

[illegible]

```
MM      MM  PPPPPPPP  IIIIII  NN      NN  IIIIII  TTTTTTTTTT
MM      MM  PPPPPPPP  IIIIII  NN      NN  IIIIII  TTTTTTTTTT
MMM     MMM  PP        PP      NN      NN  II      TT
MMM     MMM  PP        PP      NN      NN  II      TT
MM      MM  PP        PP      NNNN     NN  II      TT
MM      MM  PP        NNNN     NN  II      TT
MM      MM  PPPPPPPP  II      NN      NN  II      TT
MM      MM  PPPPPPPP  II      NN      NN  II      TT
MM      MM  PP        II      NN      NN  II      TT
MM      MM  PP        II      NN      NN  II      TT
MM      MM  PP        II      NN      NN  II      TT
MM      MM  PP        IIIIII  NN      NN  IIIIII  TT
MM      MM  PP        IIIIII  NN      NN  IIIIII  TT

LL      IIIIII  SSSSSSSS
LL      IIIIII  SSSSSSSS
LL      II      SS
LL      II      SS
LL      II      SS
LL      II      SS
LL      II      SSSSSS
LL      II      SSSSSS
LL      II      SS
LL      II      SS
LL      II      SS
LL      II      SS
LLLLLLLLLL  IIIIII  SSSSSSSS
LLLLLLLLLL  IIIIII  SSSSSSSS
```

MF
VC

20
63
61
72

50
20
79

57
20
79

73
6F
6F
00

(1)	100	EXESMPSTART - Initialize secondary processor
(1)	266	GETCONLOC - Routine to read console information location
(1)	309	MPSSOUTCHAR - Output character
(1)	376	MPSSOUTZSTRING - OUTPUT ZERO TERMINATED STRING
(1)	403	Secondary processor's error messages
(1)	421	INISBRK Initial Breakpoint

```
0000 1  : Version:      'V04-000'
0000 2  :
0000 3  :
0000 4  :
0000 5  :      .MCALL MFPR
0000 6  :      .TITLE MPINIT - SECONDARY PROCESSOR INITIALIZATION
0000 7  :      .IDENT 'V04-000'
0000 8  :
0000 9  : *****
0000 10 :
0000 11 : *
0000 12 : * COPYRIGHT (c) 1978, 1980, 1982, 1984 BY
0000 13 : * DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS.
0000 14 : * ALL RIGHTS RESERVED.
0000 15 : *
0000 16 : *
0000 17 : * THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED
0000 18 : * ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE
0000 19 : * INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER
0000 20 : * COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY
0000 21 : * OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY
0000 22 : * TRANSFERRED.
0000 23 : *
0000 24 : * THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE
0000 25 : * AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT
0000 26 : * CORPORATION.
0000 27 : *
0000 28 : * DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS
0000 29 : * SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.
0000 30 : *
0000 31 : *****
0000 32 :
0000 33 : ++
0000 34 :
0000 35 : Facility: Executive , Hardware fault handling
0000 36 :
0000 37 : Abstract: MPSS$INIT contains the routine MPSS$START that initializes
0000 38 :           a secondary processor.
0000 39 :
0000 40 : Environment: MODE=Kernel , IPL=31
0000 41 :
0000 42 : Author: RICHARD I. HUSTVEDT, Creation date: 15-May-1979
0000 43 :
0000 44 : Modified by:
0000 45 :
0000 46 : V03-005 KDM0066 Kathleen D. Morse 3-Aug-1983
0000 47 :           Change PR$_NICK to cpu-specific symbol PR780$_NICK.
0000 48 :
0000 49 : V03-004 KDM0019 Kathleen D. Morse 05-Oct-1982
0000 50 :           Allow secondary to bugcheck without waiting for primary
0000 51 :           to set it to INIT state, for all restart codes except
0000 52 :           power recovery and halt.
0000 53 :
0000 54 : V03-003 KDM0011 Kathleen D. Morse 31-Aug-1982
0000 55 :           Set AP in MPSS$GL_SAVEDAP.
```


MPINIT
V04-000

- SECONDARY PROCESSOR INITIALIZATION^{D 3}

16-SEP-1984 02:03:30 VAX/VMS Macro V04-00
5-SEP-1984 02:06:24 [MP.SRC]MPINIT.MAR;1

Page 2
(1)

0000 53 : 01 -
0000 54 : --
0000 55

MP
PS

PS
--
:A
\$A

Ph
--
In
Co
Pa
Sy
Pa
Sy
PS
Cr
As

Th
36
Th
45
20

Ma
--
-3
-3
-3
TC
73
TH
MA

```
0000 57 :  
0000 58 : INCLUDE FILES:  
0000 59 :  
0000 60 :  
0000 61 :  
0000 62 : MACROS:  
0000 63 :  
0000 64 :  
0000 65 :  
0000 66 : EQUATED SYMBOLS:  
0000 67 :  
0000 68 $IPLDEF ; Define interrupt priority levels  
0000 69 $LCKDEF ; Lock bit definitions  
0000 70 $MPMDEF ; Define MA780 registers  
0000 71 $MPSDEF ; Secondary processor states  
0000 72 $PRDEF ; Define processor register numbers  
0000 73 $PR780DEF ; Define 11/780-specific IPR numbers  
0000 74 $RPBDEF ; Define restart parameter block offsets  
0000 75 :  
00000000 0000 76 TCSR = 0 ; Offset to terminal transmitter CSR  
00000002 0000 77 TDBR = 2 ; Offset to terminal transmitter DBR  
0000 78 :  
00000013 0000 79 CONTROL_S = 19 ; Decimal equivalent for cntl-S  
00000011 0000 80 CONTROL_Q = 17 ; Decimal equivalent for cntl-Q  
0000000D 0000 81 CR = 13 ; Decimal equivalent of carriage-return  
0000000A 0000 82 LF = 10 ; Decimal equivalent of line-feed  
0000 83 :  
0000006D 0000 84 FPLA_VLOC = ^0155 ; Offset to FPLA version number location  
0000006A 0000 85 PCS_VLOC = ^0152 ; Offset to PCS version number location  
0000006B 0000 86 WCSP_VLOC = ^0153 ; Offset to WCS primary version location  
0000006C 0000 87 WCSS_VLOC = ^0154 ; Offset to WCS secondary version loc  
0000 88 :  
00000003 0000 89 RESTRT_POWERUP = 3 ; Power recovery restart code  
00000004 0000 90 RESTRT_IVLISTK = 4 ; Interrupt stack not valid  
00000005 0000 91 RESTRT_DBLERR = 5 ; Double error restart code  
00000006 0000 92 RESTRT_HALT = 6 ; Halt restart code  
00000007 0000 93 RESTRT_ILLVEC = 7 ; Illegal vector code  
00000008 0000 94 RESTRT_NOUSRWCS = 8 ; No user WCS restart code  
00000009 0000 95 RESTRT_ERRHALT = 9 ; Error halt restart code  
0000000A 0000 96 RESTRT_CHM = 10 ; CHMx with IS=1 restart code  
0000 97 :  
0000 98 .LIST MEB ; Show macro expansions
```



```
0000 100 .SBTTL EXESMPSTART - Initialize secondary processor
0000 101 :++
0000 102 : Functional Description:
0000 103 :
0000 104 : EXESMPSTART is given control by the boot or restart command file
0000 105 : for a secondary processor startup.
0000 106 : Initial entry to EXESMPSTART is made with memory
0000 107 : management disabled IPL=31 with the stack pointer set to the high
0000 108 : end of the page containing the restart control block.
0000 109 :
0000 110 : Calling Sequence:
0000 111 :
0000 112 : JMP @RPB$L_MPSTART-^X200(SP)
0000 113 :
0000 114 : Input Parameters:
0000 115 :
0000 116 : SP - Address of RPB+^x200
0000 117 :
0000 118 :--
0000 119 :
0000 120 .PSECT $AAEXENONPAGED,PAGE ; Must be in page aligned psect
0000 121 EXESMPSTART:: ; Initial entry point
0000 122 5$: MFPR #PR$_TXCS,R6 ; Get console transmitter status
0000 123 : MFPR #PR$_TXCS,R6
0000 124 : BBC #7,R6,5$ ; Wait until ready
0000 125 6$: MTPR #^XF03,#PR$_TXDB ; Send code to clear warmstart inhibit
0000 126 : MFPR #PR$_TXCS,R6 ; Get console transmitter status
0000 127 : MFPR #PR$_TXCS,R6
0000 128 : BBC #7,R6,6$ ; Wait until console accepts request
0000 129 : MOVAB W^VER$VECT,R5 ; Get address of version vector
0000 130 10$: MOVAB W^MPS$GB_CPUDATA,R6 ; Get address of secondary's cpu data
0000 131 : MFPR #PR$_SID,(R6)+ ; Get system ID for secondary
0000 132 : MFPR #PR$_SID,(R6)+
0000 133 : MOVZBL (R5)+,R1 ; Get offset to version code
0000 134 : BEQL 30$ ; 0 ends the list of version codes
0000 135 20$: BSBW GETCONLOC ; Ask console for value
0000 136 : MOVAB R0,(R6)+ ; Store it away
0000 137 : BRB 10$ ; Repeat for next version code
0000 138 30$: MOVAB -512(SP),R5 ; Compute base of RPB
0000 139 : MOVL RPB$L_SBR(R5),R4 ; Get base of SPT
0000 140 : MTPR R4,#PR$_SBR ; Set SPT base register
0000 141 : MTPR RPB$L_SCR(R5),#PR$_SLR ; and length register
0000 142 : MTPR RPB$L_SISR(R5),#PR$_SISR ; Restore Software interrupt state
0000 143 : MTPR W^MPS$GL_SCBB,#PR$_SCBB ; Restore pointer to System Control Block
0000 144 : MTPR RPB$L_PCBB(R5),#PR$_PCBB ; Restore pointer to current PCB
0000 145 : MOVL RPB$L_SVASPT(R5),R3 ; Get virtual address of SPT
0000 146 : MOVL W^MPS$GL_STRTVA,R1 ; VA in this physical page
0000 147 : BICL #^X80000000,R1 ; Clear system bit
0000 148 : ASHL #-9,R1,R1 ; and convert to VPN
0000 149 : MOVAB EXESMPSTART,R0 ; Physical address of EXESMPSTART
0000 150 : ASHL #-9,R0,R0 ; Convert to physical page number
0000 151 : SUBL R0,R1 ; Compute delta VPN-PFN
0000 152 : MOVAL (R3)[R1],R3 ; Now compute base address for POPT
0000 153 : MTPR #^X10000,#PR$_POLR ; Set dummy P0 length
0000 : MTPR R3,#PR$_POBR ; Set base for P0 page table
0000 : MOVL W^MPS$GL_ISP,R6 ; Get Saved interrupt stack pointer
0000 : INVALID ; Clear translation buffer
```

23 56 22 DB 0000
F9 56 07 E1 0003
0000F03 8F DA 0007
56 22 DB 000E
F9 56 07 E1 0011
55 01F7'CF 9E 0015
56 01C4'CF 9E 001A
86 3E DB 001F
51 85 9A 0022
13 08 13 0025
01A2 30 0027
86 50 90 002A
F3 11 002D
55 FE00 CE 9E 002F
54 00AC C5 D0 0034
0C 54 DA 0039
0D 00B8 C5 DA 003C
11 01C0'CF DA 0041
53 50 A5 D0 0046
51 01B8'CF D0 004A
51 80000000 8F CA 004F
51 51 F7 8F 78 0056
50 50 A2 AF 9E 005B
50 50 F7 8F 78 005F
51 50 C2 0064
53 6341 DE 0067
09 00010000 8F DA 006B
08 53 DA 0072
56 01BC'CF D0 0075
007A 153


```

39 00 DA 007A 154 MTPR #0,S^#PRS_TBIA
38 01 DA 007D 155 MTPR #1,#PRS_MAPEN ; Enable memory management
01B8'DF 17 0080 156 JMP @W^MPSSGL_STRTVA ; Set PC to system space
                                0084 157 MPSS$STRTVA::
                                0084 158 MOVL R6,SP ; Now restore correct stack pointer
5E 56 D0 0087 159 .IF DF,MPDBGSWT
                                0087 160 BSBW INISBRK ;***** Initial secondary breakpoint
                                0087 161 .ENDC
                                0087 162
                                0087 163
03 5C D1 0087 164 CMPL AP,#RESTRT_POWERUP ; Is this a power recovery?
                                008A 165 BEQL 9$ ; Br if yes, wait for synch w/primary
06 5C D1 008C 166 CMPL AP,#RESTRT_HALT ; Is this a halt restart?
                                008F 167 BEQL 9$ ; Br if yes, wait for synch w/primary
0D 0000'CF 00 E6 0091 168 BBSSI #LCKSV_INTERLOCK,W^MPSSGL_INTERLOCK,11$ ; Flush cache queue
00 0000'CF 00 E6 0097 169 9$: BBSSI #LCKSV_INTERLOCK,W^MPSSGL_INTERLOCK,10$ ; Flush cache queue
05 0000'CF 00 D1 009D 170 10$: CMPL W^MPSSGL_STATE,#MPSSK_INITSTATE ; Is secondary ready for init?
                                00A2 171 BNEQ 9$ ; Loop until primary sets 2ndary ready
                                00A4 172
0000'CF 5C D0 00A4 173 11$: MOVL AP,W^MPSSGL_SAVEDAP ; Save value of AP for future use
                                00A9 174
55 00000004'GF 9E 00A9 175 MOVAB G^EXESGB_CPUDATA+4,R5 ; Point past SID field for primary
56 01C8'CF 9E 00B0 176 MOVAB W^MPSSGB_CPUDATA+4,R6 ; Point past SID field for secondary
86 85 91 00B5 177 CMPB (R5)+,(R6)+ ; Check FPLA version number
                                00B8 178 BEQL 12$ ; Br if secondary does matches primary
                                00BA 179 CLRL R11 ; Indicate console terminal
51 00000266'EF 9E 00BC 180 MOVAB FPLA_MISMATCH,R1 ; Get address of error message
0191 30 00C3 181 BSBW MPSS$OUTZSTRING ; Output message to secondary console
86 85 91 00C6 182 12$: CMPB (R5)+,(R6)+ ; Check PCS version number
                                00C9 183 BEQL 13$ ; Br if secondary does matches primary
                                00CB 184 CLRL R11 ; Indicate console terminal
51 00000299'EF 9E 00CD 185 MOVAB PCS_MISMATCH,R1 ; Get address of error message
0180 30 00D4 186 BSBW MPSS$OUTZSTRING ; Output message to secondary console
86 85 B1 00D7 187 13$: CMPW (R5)+,(R6)+ ; Check WCS version number
                                00DA 188 BEQL 14$ ; Br if secondary does matches primary
                                00DC 189 CLRL R11 ; Indicate console terminal
51 000002CA'EF 9E 00DE 190 MOVAB WCS_MISMATCH,R1 ; Get address of error message
016F 30 00E5 191 BSBW MPSS$OUTZSTRING ; Output message to secondary console
01 01C7'CF 91 00E8 192 14$: CMPB W^MPSSGB_CPUDATA+3,#1 ; Check that secondary is an 11/780
                                00ED 193 BEQL 15$ ; Br if secondary is an 11/780
                                00EF 194 CLRL R11 ; Indicate console terminal
51 000002FB'EF 9E 00F1 195 MOVAB CPU_NOT_780,R1 ; Get address of error message
015C 30 00F8 196 BSBW MPSS$OUTZSTRING ; Output message to secondary console
                                00FB 197 15$:
19 FFFFD8F0 8F DA 00FB 198 MTPR #-<10*1000>,S^#PR780$ NICR ; Load next interval register
18 800000D1 8F DA 0102 199 MTPR #^X800000D1,S^#PRS_ICCS ; Clear error and start clock
                                FEF4' 30 0109 200 BSBW MPSS$MAINIT ; Initialize multi-port memory
50 0000'CF D0 010C 201 MOVL W^MPSSAL_MPMBASE,R0 ; Get base for MA780 registers
51 60 D0 0111 202 MOVL MPMSL_CSR(R0),R1 ; Fetch configuration register
                                00 EF 0114 203 EXTZV #MPMSV_CSR_PORT,- ; Get port number
                                0116 204 #MPMSV_CSR_PORT,R1,R1
52 00001111 8F 51 78 0119 205 ASHL R1,#^XT111,R2 ; Generate proper trigger mask
0000'CF 52 10 78 0121 206 ASHL #MPMSV_IIR_CTL,R2,W^MPSSGL_SCNDMSKT ; Align and store it
                                51 04 C4 0127 207 MULL #4,R1 ; Compute interrupt enable bit #
0000'CF 0F 51 78 012A 208 ASHL R1,#^XF,W^MPSSGL_SCNDMSKT ; Generate clear mask
50 0000'CF D0 0130 209 MOVL W^MPSSAL_MPMBASE,R0 ; Get base adr of MA780 registers
```



```
20 A0 0000'CF D0 0135 210 MOVL W^MPSS$GL_SCNDMSKC,MPMSL_IIR(R0) ; Clear any pending interrupt
      12 08 DA 013B 211 SETIPL #IPL$_SYNCH ; Lower IPL for a short time
      12 1F DA 013E 212 SETIPL #IPL$_POWER ; so that waiting powerfails can occur
00 0000'CF 00 E6 0141 213 BBSSI #LCK$V_INTERLOCK,W^MPSS$GL_INTERLOCK,18$ ; Flush cache
01 0000'CF 00 E1 0147 214 18$: BBC #MPSS$V_STOPREQ,W^MPSS$GL_STOPFLAG,19$ ; Halt if STOP/CPU request
      00 014D 215 HALT
      03 0000'CF D1 014E 216 19$: CMPL W^MPSS$GL_SAVEDAP,#RESTRT_POWERUP ; Is this a power recovery?
      4C 13 0153 218 BEQL 110$ ; Br if yes, power recovery
      4F 19 0155 219 BLSS 120$ ; Br if normal cold startup
      0157 220 CASE W^MPSS$GL_SAVEDAP,<- ; Else switch on restart code
      0157 221 20$,- ; 4 => Interrupt stack not valid
      0157 222 30$,- ; 5 => CPU double error halt
      0157 223 120$,- ; 6 => Halt instruction
      0157 224 50$,- ; 7 => Illegal I/E vector
      0157 225 60$,- ; 8 => No user WCS
      0157 226 70$,- ; 9 => Error pending on Halt
      0157 227 80$,- ; 10 => CHM on ISTK halt
      0157 228 90$,- ; 11 => CHM vector <1:0> .NE. 0
      0157 229 100$,- ; 12 => SCB physical read error
      0157 230 >,LIMIT=#RESTRT_IVLISTK ;
08' 04 0000'CF AF 0157 230 CASEW W^MPSS$GL_SAVEDAP,#RESTRT_IVLISTK,S^#<<30004$-30003$>/2>-1
      015D 30003$: .SIGNED_WORD 20$-30003$
      0017' 015D .SIGNED_WORD 30$-30003$
      001C' 015F .SIGNED_WORD 120$-30003$
      0049' 0161 .SIGNED_WORD 50$-30003$
      0026' 0163 .SIGNED_WORD 60$-30003$
      002B' 0165 .SIGNED_WORD 70$-30003$
      0030' 0167 .SIGNED_WORD 80$-30003$
      0035' 0169 .SIGNED_WORD 90$-30003$
      003A' 016B .SIGNED_WORD 100$-30003$
      003F' 016D .SIGNED_WORD 100$-30003$
      016F 30004$: SECBUG_CHECK MPUNKRSTRT,FATAL ; Unknown restart code
FE8E' 30 016F 231 BSBW W^MPSS$SECBUGCHK
      0004' 0172 .IIF IDN <FATAL>,<FATAL> ; .WORD BUG$_MPUNKRSTRT!4
      0174 232 20$: SECBUG_CHECK MPIVLSTK,FATAL ; Invalid interrupt stack
FE89' 30 0174 BSBW W^MPSS$SECBUGCHK
      0004' 0177 .IIF IDN <FATAL>,<FATAL> ; .WORD BUG$_MPIVLSTK!4
      0179 233 30$: SECBUG_CHECK MPDBLERR,FATAL ; Double error halt
FE84' 30 0179 BSBW W^MPSS$SECBUGCHK
      0004' 017C .IIF IDN <FATAL>,<FATAL> ; .WORD BUG$_MPDBLERR!4
      017E 234 40$: SECBUG_CHECK MPHALT,FATAL ; Halt instruction
FE7F' 30 017E BSBW W^MPSS$SECBUGCHK
      0004' 0181 .IIF IDN <FATAL>,<FATAL> ; .WORD BUG$_MPHALT!4
      0183 235 50$: SECBUG_CHECK MPILLVEC,FATAL ; Illegal Vector code
FE7A' 30 0183 BSBW W^MPSS$SECBUGCHK
      0004' 0186 .IIF IDN <FATAL>,<FATAL> ; .WORD BUG$_MPILLVEC!4
      0188 236 60$: SECBUG_CHECK MPNOUSRWCS,FATAL ; No user WCS for vector
FE75' 30 0188 BSBW W^MPSS$SECBUGCHK
      0004' 018B .IIF IDN <FATAL>,<FATAL> ; .WORD BUG$_MPNOUSRWCS!4
      018D 237 70$: SECBUG_CHECK MPERRHALT,FATAL ; Error pending on halt
FE70' 30 018D BSBW W^MPSS$SECBUGCHK
      0004' 0190 .IIF IDN <FATAL>,<FATAL> ; .WORD BUG$_MPERRHALT!4
      0192 238 80$: SECBUG_CHECK MPCHMONIS,FATAL ; CHM on interrupt stack
```

```
FE6B' 30 0192 BSBW W^MPSS$SECBUGCHK
0004' 0195 .IIF IDN <FATAL>,<FATAL> ; .WORD BUG$ MPCHMONIS!4
FE66' 30 0197 239 90$: SECBUG_CHECK MPCHMVEC,FATAL ; CHM vector <1:0> .NE. 0
0004' 019A BSBW W^MPSS$SECBUGCHK
019C 240 100$: SECBUG_CHECK MPSCBRDERR,FATAL ; SCB physical read error.
FE61' 30 019C BSBW W^MPSS$SECBUGCHK
0004' 019F .IIF IDN <FATAL>,<FATAL> ; .WORD BUG$ MPSCBRDERR!4
FE5C' 30 01A1 241 110$: BSBW MPSS$WARMSTART ; Log power recovery in the error log
03 11 01A4 242 BRB 130$ ; Continue with common code
FE57' 30 01A6 243 120$: BSBW MPSS$COLDSTART ; Log normal boot of secondary
0000'CF D4 01A9 244 130$: CLRL W^MPSS$GL PFAILTIM ; Indicate no power fail in progress
01AD 245 SETIPL #IPL$ SYNCH ; Drop IPL
12 08 DA 01AD MTPR #IPL$ SYNCH,S^#PR$ IPL
0000'CF 01 D0 01B0 246 MOVL #MPSS$K IDLESTATE,W^MPSS$GL_STATE ; Indicate ready for work
FE48' 31 01B5 247 BRW MPSS$MPSCHED1 ; Go ask for something to do
01B8 248 ;
01B8 249 ; These data fields are accessed by the secondary initialization
01B8 250 ; routine before it has memory management enabled. They MUST reside
01B8 251 ; in the same physical page as the code, since non-paged pool is not
01B8 252 ; guaranteed to be physically contiguous.
01B8 253 ;
00000084' 01B8 254 MPSS$GL_STRTVA:: ; Virtual address of starting instr
01B8 255 .LONG MPSS$STRTVA ;
01BC 256 MPSS$GL_ISP:: ; Start of interrupt stack
00000000' 01BC 257 .LONG MPSS$AL_INTSTK ;
01C0 258 MPSS$GL_SCBB:: ; Physical address of SCB base
00000000 01C0 259 .LONG 0 ;
01C4 260 MPSS$GB_CPUDATA:: ; Secondary processor cpu data
00000000 01C4 261 .LONG 0 ; SID
01C8 262 CPUVERS: ;
00000000 01C8 263 .LONG 0 ; FPLA, PCS, WCS versions
00000004 01CC 264 CPUVERSLN=-CPUVERS ;
```



```
01CC 266 .SBTTL GETCONLOC - Routine to read console information location
01CC 267 :++
01CC 268 :
01CC 269 : Functional Description:
01CC 270 :
01CC 271 : GETCONLOC is used to access the locations in console memory containing
01CC 272 : values such as WCS and FPLA version numbers.
01CC 273 :
01CC 274 : Input Parameters:
01CC 275 :
01CC 276 : R1 - Location code
01CC 277 :
01CC 278 : Output Parameters:
01CC 279 :
01CC 280 : R0 - Value contained in console cell
01CC 281 :--
01CC 282 GETCONLOC:
51 0300 C1 9E 01CC 283 MOVAB ^X300(R1),R1 ; Set code to read console memory
01CC 284 10$: MFPR #PR$_TXCS,R0 ; Get transmit status register
50 22 DB 01D1 285 MFPR #PR$_TXCS,R0 ;
F9 50 07 E1 01D4 285 BBC #7,R0,10$ ; Wait for done
23 51 DA 01D8 286 MTPR R1,#PR$_TXDB ; Request data from console
01DB 287 20$: MFPR #PR$_TXCS,R0 ; Read transmit status register
50 22 DB 01DB 287 MFPR #PR$_TXCS,R0 ;
F9 50 07 E1 01DE 288 BBC #7,R0,20$ ; Wait for done
01E2 289 30$: MFPR #PR$_RXCS,R0 ; Get receiver status
50 20 DB 01E2 289 MFPR #PR$_RXCS,R0 ;
F9 50 07 E1 01E5 290 BBC #7,R0,30$ ; And wait for done
01E9 291 MFPR #PR$_RXDB,R0 ; Now read data value
03 50 50 21 DB 01E9 291 MFPR #PR$_RXDB,R0 ;
50 04 08 ED 01EC 292 CMPZV #8,#4,R0,#3 ; Is this a valid response?
01F1 293 : BNEQ 10$ ; No, try again
01F2 294 NOP ;****TEMP
01F3 295 NOP ;****TEMP, until 780 console works
50 50 9A 01F3 296 MOVZBL R0,R0 ; Zero extend data
05 01F6 297 RSB ;
01F7 298 VERSVECT: ; Vector of version offsets
6D 01F7 299 .BYTE FPLA_VLOC ; FPLA Version offset
6A 01F8 300 .BYTE PCS_VLOC ; PCS Version offset
6C 01F9 301 .BYTE WCSS_VLOC ; WCS Secondary version offset
6B 01FA 302 .BYTE WCSP_VLOC ; WCS Primary version offset
00000004 01FB 303 VERSVECTLEN=.-VERSVECT
01FB 304 ASSUME VERSVECTLEN EQ CPUVERSLEN
00 01FB 305 .BYTE 0 ; End of list
01FC 306 ONE_PAGE:
01FC 307 ASSUME <ONE_PAGE - EXE$MPSTART> LE 512
```

```
01FC 309 .SBTTL MPSSOUTCHAR - Output character
01FC 310 :+
01FC 311 :
01FC 312 : Functional Description:
01FC 313 :
01FC 314 : This routine is called via a JSB to output a character to a
01FC 315 : specified device.
01FC 316 :
01FC 317 : Inputs:
01FC 318 :
01FC 319 : R0 = Character to output
01FC 320 : R11 = Output CSR address (0 implies console terminal)
01FC 321 :
01FC 322 : OUTPUTS:
01FC 323 :
01FC 324 : Character is output to the specified device. If the character
01FC 325 : is a carriage return and the output device is the console terminal,
01FC 326 : then a sufficient number of fill characters are also output.
01FC 327 :-
01FC 328 :
01FC 329 MPSSOUTCHAR::
51 DD 01FC 330 PUSH R1 ; Output a character
5B D5 01FE 331 TSTL R11 ; Get a scratch register
15 12 0200 332 BNEQ 20$ ; Is this the console terminal?
0202 333 MFPR #PRS_RXCS,R1 ; Br if not console terminal
31 51 20 DB 0202 334 MFPR #PRS_RXCS,R1 ; Read receive control register
07 E0 0205 335 BBS #7,R1,80$ ; Branch if received a character
0209 336 10$: MFPR #PRS_TXCS,R1 ; Read transmit control register
0209 337 MFPR #PRS_TXCS,R1
F9 51 22 DB 0209 338 BBC #7,R1,10$ ; Loop until ready
07 E1 020C 339 BEQL 10$ ; Br if not ready
F7 13 0210 340 MTPR R0,#PRS_TXDB ; Output character
23 50 DA 0212 341 BRB 30$
0B 11 0215 342 20$: BITW #^X080,TCSR(R11) ; Is device ready?
6B 0080 8F B3 0217 343 BEQL 20$ ; Br if not ready
F9 13 021C 344 20$: MOV R0,TDBR(R11) ; Output character
02 AB 50 90 021E 345 30$: CMPB #CR,R0 ; Is this a carriage return?
50 OD 91 0222 346 BNEQ 60$ ; Br if not
OF 12 0225 347 TSTL R11 ; Is this the console terminal?
5B D5 0227 348 BNEQ 60$ ; Br if not
0B 12 0229 349 40$: CLRL R0 ; Set fill character
50 D4 022B 350 PUSHL #2 ; Set fill count
02 DD 022D 351 50$: BSBB MPSSOUTCHAR ; Output a fill character
CB 10 022F 352 SOBGR (SP),50$ ; Any more fills to output?
FB 6E F5 0231 353 TSTL (SP)+ ; Clean stack
8E D5 0234 354 60$: POPL R1 ; Restore scratch register
51 8ED0 0236 355 RSB
05 0239 356 :
023A 357 : Received an input character while output was taking place. Check to see
023A 358 : if it was an XOFF (Control-S) character.
023A 359 :
023A 360 80$: MFPR #PRS_RXDB,R1 ; Get the character
13 51 51 21 DB 023A 361 MFPR #PRS_RXDB,R1
07 00 ED 023D 362 CMPZV #0,#7,R1,#CONTROL_S ; Is it a control-S?
C5 12 0242 BNEQ 10$ ; Br on not, to output
```



```
0244 363 :  
0244 364 : Received an XOFF (Control-S) character. Wait until receiving an XON  
0244 365 : before continuing. Throw away any input characters that arrive before  
0244 366 : the XON (Control-Q).  
0244 367 :  
0244 368 90$:  
0244 369 MFPR #PRS_RXCS,R1 ; Have we received a character?  
F9 51 20 DB 0244 MFPR #PRS_RXCS,R1  
51 07 E1 0247 370 BBC #7,R1,90$ ; Br on no, loop until we have  
024B 371 MFPR #PRS_RXDB,R1 ; Get the input character  
11 51 51 21 DB 024B MFPR #PRS_RXDB,R1  
00 07 ED 024E 372 CMPZV #0,#7,R1,#CONTROL_Q ; Is it a control-Q?  
EF 12 0253 373 BNEQ 90$ ; Br on no, go wait for another char  
B2 11 0255 374 BRB 10$ ; Got it. Now continue output
```

```

0257 376      .SBTTL  MPSS$OUTZSTRING - OUTPUT ZERO TERMINATED STRING
0257 377      :+
0257 378      :
0257 379      : Functional Description:
0257 380      :
0257 381      :     This routine is called via a JSB to output a string that
0257 382      :     is terminated by a zero byte.
0257 383      :
0257 384      : Inputs:
0257 385      :
0257 386      :     R1 = Address of zero terminated string
0257 387      :     R11 = Output device CSR address
0257 388      :
0257 389      : OUTPUTS:
0257 390      :
0257 391      :     Characters from the specified string are output until a
0257 392      :     zero byte is encountered.
0257 393      : -
0257 394      :
0257 395      MPSS$OUTZSTRING::
52  FF 8F 9A 0257 396      MOVZBL  #255,R2      ; Output zero terminated string
50  81 9A 025B 397 10$:  MOVZBL  (R1)+,R0      ; Set maximum allowable string length
      05 13 025E 398      BEQL    20$      ; Get next character from input string
      9A 10 0260 399      BSBB    MPSS$OUTCHAR ; Br if end of string
      F6 52 F5 0262 400      SOBGTR R2,10$    ; Output character
      05 0265 401 20$:  RSB      ; Any more characters to output?

```



```
0266 403 .SBTTL Secondary processor's error messages
0266 404 :
0266 405 : This is the ascii text for all error messages output to by
0266 406 : the secondary processor, on its console terminal.
0266 407 :
0266 408 FPLA_MISMATCH:
0266 409 .ASCII <CR><LF>
0268 410 .ASCIIZ \%MP-F-FPLA, FPLA mismatch with primary processor\

20 2C 41 4C 50 46 2D 46 2D 50 0A 0D 0268
63 74 61 6D 73 69 6D 20 41 4C 50 46 0274
61 6D 69 72 70 20 68 74 69 77 20 68 0280
72 6F 73 73 65 63 6F 72 70 20 79 72 028C
00 0298
0299 411 PCS_MISMATCH:
0299 412 .ASCII <CR><LF>
029B 413 .ASCIIZ \%MP-F-PCS, PCS mismatch with primary processor\

50 20 2C 53 43 50 2D 46 2D 50 0A 0D 0299
20 68 63 74 61 6D 73 69 6D 20 53 43 02A7
79 72 61 6D 69 72 70 20 68 74 69 77 02B3
00 72 6F 73 73 65 63 6F 72 70 20 02BF
02CA 414 WCS_MISMATCH:
02CA 415 .ASCII <CR><LF>
02CC 416 .ASCIIZ \%MP-F-WCS, WCS mismatch with primary processor\

57 20 2C 53 43 57 2D 46 2D 50 0A 0D 02CA
20 68 63 74 61 6D 73 69 6D 20 53 43 02CC
79 72 61 6D 69 72 70 20 68 74 69 77 02D8
00 72 6F 73 73 65 63 6F 72 70 20 02E4
02F0
02FB 417 CPU_NOT_780:
02FB 418 .ASCII <CR><LF>
02FD 419 .ASCIIZ \%MP-F-WCS, secondary processor is not an 11/780\

73 20 2C 53 43 57 2D 46 2D 50 0A 0D 02FB
6F 72 70 20 79 72 61 64 6E 6F 63 65 0309
6F 6E 20 73 69 20 72 6F 73 73 65 63 0315
00 30 38 37 2F 31 31 20 6E 61 20 74 0321
```

```
032D 421 .SBTTL INISBRK Initial Breakpoint
032D 422 :++
032D 423 : FUNCTIONAL DESCRIPTION:
032D 424 :
032D 425 : INISBRK is a routine to give control to XDELTA for debugging purposes.
032D 426 :--
032D 427
03 032D 428 INISBRK:: ; Initial breakpoint
05 032D 429 BPT ;
032E 430 RSB ;
032F 431
032F 432
032F 433
032F 434
032F 435 :++
032F 436 : FUNCTIONAL DESCRIPTION:
032F 437 :
032F 438 : MPSSXDELTAINT is a routine to allow XDELTA to get control
032F 439 : via the software interrupt ^XF.
032F 440 :
032F 441 :--
032F 442
032F 443 .ALIGN LONG
FB 10 0330 444 MPSSXDELTAINT:: ; XDELTA software interrupt routine
02 0330 445 BSBB INISBRK ; Call breakpoint routine
0332 446 REI ; Return from software interrupt
0333 447 .END
```


MPINIT
Symbol table

- SECONDARY PROCESSOR INITIALIZATION^{C 4}

16-SEP-1984 02:03:30 VAX/VMS Macro V04-00
5-SEP-1984 02:06:24 [MP.SRC]MPINIT.MAR;1

Page 14
(1)

BUGS_MPCHMONIS	*****	X	02
BUGS_MPCHMVEC	*****	X	02
BUGS_MPDBLERR	*****	X	02
BUGS_MPERRHALT	*****	X	02
BUGS_MPHALT	*****	X	02
BUGS_MPILLVEC	*****	X	02
BUGS_MPIVLISTK	*****	X	02
BUGS_MPNOUSRWCS	*****	X	02
BUGS_MPSCBRDERR	*****	X	02
BUGS_MPUNKRSTRT	*****	X	02
CONTROL_Q	= 00000011		
CONTROL_S	= 00000013		
CPUVERS	000001C8	R	02
CPUVERSLN	= 00000004		
CPU_NOT_780	000002FB	R	02
CR	= 0000000D		
EXESGB_CPUDATA	*****	X	02
EXESMPSTART	00000000	RG	02
FPLA_MISMATCH	00000266	R	02
FPLA_VLOC	= 0000006D		
GETCONLOC	000001CC	R	02
INISBRK	0000032D	RG	02
IPLS_POWER	= 0000001F		
IPLS_SYNCH	= 00000008		
LCKSV_INTERLOCK	= 00000000		
LF	= 0000000A		
MPMSL_CSR	= 00000000		
MPMSL_IIR	= 00000020		
MPMSS_CSR_PORT	= 00000002		
MPMSV_CSR_PORT	= 00000000		
MPMSV_IIR_CTL	= 00000010		
MPSSAL_INTSTK	*****	X	02
MPSSAL_MPMBASE	*****	X	02
MPSSCOLDSTART	*****	X	02
MPSSGB_CPUDATA	000001C4	RG	02
MPSSGL_INTERLOCK	*****	X	02
MPSSGL_ISP	000001BC	RG	02
MPSSGL_PFAILTIM	*****	X	02
MPSSGL_SAVEDAP	*****	X	02
MPSSGL_SCBB	000001C0	RG	02
MPSSGL_SCNDMSKC	*****	X	02
MPSSGL_SCNDMSKT	*****	X	02
MPSSGL_STATE	*****	X	02
MPSSGL_STOPFLAG	*****	X	02
MPSSGL_STRTVA	000001B8	RG	02
MPSSK_IDLESTATE	= 00000001		
MPSSK_INITSTATE	= 00000005		
MPSSMAINIT	*****	X	02
MPSSMPSCHED1	*****	X	02
MPSSOUTCHAR	000001FC	RG	02
MPSSOUTZSTRING	00000257	RG	02
MPSSSECBUGCHK	*****	X	02
MPSSSTRTVA	00000084	RG	02
MPSSV_STOPREQ	= 00000000		
MPSSWARMSTART	*****	X	02
MPSSXDELTAINT	00000330	RG	02
ONE_PAGE	000001FC	R	02

PCS_MISMATCH	00000299	R	02
PCS_VLOC	= 0000006A		
PRS_ICCS	= 00000018		
PRS_IPL	= 00000012		
PRS_MAPEN	= 00000038		
PRS_POBR	= 00000008		
PRS_POLR	= 00000009		
PRS_RXCS	= 00000020		
PRS_RXDB	= 00000021		
PRS_SBR	= 0000000C		
PRS_SCBB	= 00000011		
PRS_SID	= 0000003E		
PRS_SLR	= 0000000D		
PRS_TBIA	= 00000039		
PRS_TXCS	= 00000022		
PRS_TXDB	= 00000023		
PR780\$NICR	= 00000019		
RESTRT_CHM	= 0000000A		
RESTRT_DBLERR	= 00000005		
RESTRT_ERRHALT	= 00000009		
RESTRT_HALT	= 00000006		
RESTRT_ILLVEC	= 00000007		
RESTRT_IVLISTK	= 00000004		
RESTRT_NOUSRWCS	= 00000008		
RESTRT_POWERUP	= 00000003		
RPBSL_SBR	= 000000AC		
RPBSL_SLR	= 000000B8		
RPBSL_SVASPT	= 00000050		
TCSR	= 00000000		
TDBR	= 00000002		
VERSVECLEN	= 00000004		
VERSVECT	000001F7	R	02
WCSP_VLOC	= 0000006B		
WCSS_VLOC	= 0000006C		
WCS_MISMATCH	000002CA	R	02

+-----+
! Psect synopsis !
+-----+

PSECT name	Allocation	PSECT No.	Attributes
ABS	00000000 (0.)	00 (0.)	NOPIC USR CON ABS LCL NOSHR NOEXE NORD NOWRT NOVEC BYTE
\$ABSS	00000000 (0.)	01 (1.)	NOPIC USR CON ABS LCL NOSHR EXE RD WRT NOVEC BYTE
\$AAEXENONPAGED	00000333 (819.)	02 (2.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC PAGE

+-----+
! Performance indicators !
+-----+

Phase	Page faults	CPU Time	Elapsed Time
Initialization	37	00:00:00.09	00:00:00.36
Command processing	129	00:00:00.89	00:00:05.45
Pass 1	236	00:00:06.15	00:00:17.53
Symbol table sort	0	00:00:00.52	00:00:00.90
Pass 2	106	00:00:01.65	00:00:05.37
Symbol table output	12	00:00:00.07	00:00:00.14
Psect synopsis output	2	00:00:00.03	00:00:00.03
Cross-reference output	0	00:00:00.00	00:00:00.00
Assembler run totals	524	00:00:09.40	00:00:29.79

The working set limit was 1500 pages.

36134 bytes (71 pages) of virtual memory were used to buffer the intermediate code.

There were 30 pages of symbol table space allocated to hold 380 non-local and 41 local symbols.

452 source lines were read in Pass 1, producing 17 object records in Pass 2.

20 pages of virtual memory were used to define 19 macros.

+-----+
! Macro library statistics !
+-----+

Macro library name	Macros defined
\$255\$DUA28:[MP.OBJ]MP.MLB;1	16
\$255\$DUA28:[SYS.OBJ]LIB.MLB;1	6
\$255\$DUA28:[SYSLIB]STARLET.MLB;2	6
TOTALS (all libraries)	28

736 GETS were required to define 28 macros.

There were no errors, warnings or information messages.

MACRO/LIS=LISS:MPINIT/OBJ=OBJ\$:MPINIT MSRC\$:MPPREFIX/UPDATE=(ENH\$:MPPREFIX)+MSRC\$:MPINIT/UPDATE=(ENH\$:MPINIT)+EXECMLS/LIB+LIB\$:MP.ML

0248 AH-BT13A-SE
VAX/VMS V4.0

DIGITAL EQUIPMENT CORPORATION
CONFIDENTIAL AND PROPRIETARY

