SYSTEMASTER II

TECHNICAL REFERENCE MANUAL
COPYRIGHT NOTICE

Copyright (c) 1984 by TELETEK ENTERPRISES, INC

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of TELETEK ENTERPRISES, INC.

DISCLAIMER

TELETEK ENTERPRISES, INC. makes no warranties with respect to the contents of this document and specifically disclaims any implied warranties of merchantability or fitness for any particular purpose.

TELETEK ENTERPRISES, INC. reserves the right to change or modify this document without obligation of TELETEK ENTERPRISES, INC. to notify any person or organization of such revision or change.

This document may contain technical inaccuracies or typographical errors. Changes are made periodically to the information herein; these changes will be incorporated in new editions of this document.

First Edition
December 1984

TELETEK ENTERPRISES, INC
4600 Pell Drive
Sacramento, California 95838
Made in U.S.A.
TABLE OF CONTENTS

PART ONE: GETTING STARTED

1. INTRODUCTION TO THIS MANUAL ............................................. 1-1
   1.1 Purpose and Scope ...................................................... 1-1
   1.2 Organization ........................................................... 1-1
   1.3 Terminology and Conventions ......................................... 1-1
   1.4 Related Documents ..................................................... 1-2

2. INTRODUCTION TO THE SYSTEMASTER II .............................. 2-1

3. INSTALLATION ............................................................... 3-1
   3.1 Standard Installation Procedure ................................... 3-1
   3.2 Visual Inspection ...................................................... 3-1
   3.3 Correct Configuration? ............................................... 3-2
   3.4 Bus Organization ....................................................... 3-3
   3.5 Cooling ................................................................. 3-3
   3.6 Peripheral Connections ............................................... 3-4
   3.7 Preparing Your Software ............................................. 3-6
   3.8 In Case of Trouble .................................................... 3-6

PART TWO: TECHNICAL INFORMATION

4. CPU AND CONTROL LOGIC .................................................... 4-1
   4.1 Clocks ................................................................. 4-1
   4.2 Wait States ............................................................ 4-2
   4.2.1 Memory Wait States ............................................... 4-3
   4.2.2 I/O Wait States .................................................... 4-4
   4.3 I/O Decoder ............................................................. 4-5
   4.4 I/O Map ................................................................. 4-5
   4.5 Control Latch .......................................................... 4-6
   4.6 Read Write Control Port ............................................. 4-6
   4.7 Programmable Logic Arrays (PLAs) .................................. 4-7
## 5. MEMORY

<table>
<thead>
<tr>
<th>Subsection</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>5.1 Memory Maps</td>
<td>5-1</td>
</tr>
<tr>
<td>5.1.1 Standard Memory Map</td>
<td>5-1</td>
</tr>
<tr>
<td>5.1.2 Optional Memory Map</td>
<td>5-1</td>
</tr>
<tr>
<td>5.2 RAM</td>
<td>5-2</td>
</tr>
<tr>
<td>5.2.1 Bank Control</td>
<td>5-2</td>
</tr>
<tr>
<td>5.2.2 Parity Checking</td>
<td>5-2</td>
</tr>
<tr>
<td>5.2.3 Parity Initialization</td>
<td>5-3</td>
</tr>
<tr>
<td>5.2.4 Parity Clear/Disable</td>
<td>5-3</td>
</tr>
<tr>
<td>5.3 EPROM</td>
<td>5-4</td>
</tr>
<tr>
<td>5.3.1 Density Options</td>
<td>5-4</td>
</tr>
</tbody>
</table>

## 6. CHARACTER INPUT/OUTPUT

<table>
<thead>
<tr>
<th>Subsection</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>6.1 Serial I/O</td>
<td>6-1</td>
</tr>
<tr>
<td>6.1.1 CPU to ASCC Interface</td>
<td>6-1</td>
</tr>
<tr>
<td>6.1.2 ASCC Software Interface</td>
<td>6-2</td>
</tr>
<tr>
<td>6.1.3 Asynchronous and Synchronous Transfers</td>
<td>6-5</td>
</tr>
<tr>
<td>6.1.4 Serial Connectors</td>
<td>6-6</td>
</tr>
<tr>
<td>6.2 Parallel I/O</td>
<td>6-8</td>
</tr>
<tr>
<td>6.2.1 CPU to CIO interface</td>
<td>6-8</td>
</tr>
<tr>
<td>6.2.2 CIO Software Interface</td>
<td>6-9</td>
</tr>
<tr>
<td>6.2.3 CIO Counter/Timers</td>
<td>6-11</td>
</tr>
<tr>
<td>6.2.4 Parallel Connectors</td>
<td>6-12</td>
</tr>
</tbody>
</table>

## 7. FLOPPY DISK INPUT/OUTPUT

<table>
<thead>
<tr>
<th>Subsection</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>7.1 WD2797-02 Disk Controller</td>
<td>7-1</td>
</tr>
<tr>
<td>7.2 CPU to FDC Interface</td>
<td>7-1</td>
</tr>
<tr>
<td>7.3 FDC Software Interface</td>
<td>7-2</td>
</tr>
<tr>
<td>7.3.1 Disk Controller Command Summary</td>
<td>7-3</td>
</tr>
<tr>
<td>7.4 Disk Controller Adjustment</td>
<td>7-5</td>
</tr>
<tr>
<td>7.5 Drive Interface</td>
<td>7-8</td>
</tr>
<tr>
<td>7.5.1 Drive Connector</td>
<td>7-8</td>
</tr>
<tr>
<td>7.5.2 Drive Signal Definition</td>
<td>7-9</td>
</tr>
<tr>
<td>7.5.3 Drive Configurations</td>
<td>7-10</td>
</tr>
</tbody>
</table>

## 8. DIRECT MEMORY ACCESS (DMA)

<table>
<thead>
<tr>
<th>Subsection</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>8.1 CPU to DMA interface</td>
<td>8-1</td>
</tr>
<tr>
<td>8.2 DMA support logic</td>
<td>8-1</td>
</tr>
<tr>
<td>8.3 DMA Channels</td>
<td>8-1</td>
</tr>
<tr>
<td>8.4 DMA Software Interface</td>
<td>8-2</td>
</tr>
</tbody>
</table>
9. INTERRUPTS .................................................. 9-1
  9.1 Interrupt Structure .................................... 9-1
  9.2 Interrupt Controller ................................... 9-4
    9.2.1 CPU to UIC Interface ............................... 9-4
    9.2.2 Interrupt assignment ............................... 9-4
    9.2.3 UIC Software Interface ............................. 9-4
    9.2.4 UIC Register Bit Definitions ..................... 9-5
    9.2.4 UIC Command Summary ............................... 9-6

10. IEEE 696 (S-100) BUS INTERFACE ......................... 10-1
  10.1 Power and Ground ...................................... 10-1
  10.2 Permanent Master Interface ........................... 10-1
    10.2.1 Status Bus ....................................... 10-2
    10.2.2 Control Bus ...................................... 10-2
    10.2.3 Address and Data Bus ............................. 10-3
    10.2.4 Interrupt and Reset Functions .................... 10-3

APPENDICES

Appendix A  -  Specifications ............................... A-1
Appendix B  -  Board Layout Diagram ....................... B-1
Appendix C  -  Schematic Diagrams .......................... C-1
Appendix D  -  Bibliography .................................. D-1
Appendix E  -  Glossary ...................................... E-1
(this page intentionally blank)
PART ONE: GETTING STARTED
CHAPTER 1 - INTRODUCTION TO THIS MANUAL

1.1 PURPOSE AND SCOPE

This manual was designed to explain everything you need to know to own, install, operate, evaluate, customize, or write software for the Teletek Systemaster II. Both introductory and advanced information on the hardware is included. This is a hardware manual only, and does not cover the use of any of the currently available software.

This manual is valid for Revision 2 boards.

1.2 ORGANIZATION

This manual consists of two main parts.

PART ONE: GETTING STARTED explains in simple terms how to configure and install your Systemaster II. The information is easy to read and avoids technical jargon as much as possible. If you just want to plug in your new board and start using it, this part is for you.

PART TWO: TECHNICAL INFORMATION covers the architecture of the Systemaster II in explicit detail. The information is by nature very technical. A much greater knowledge of electronics and computer terminology is assumed.

At the back of the manual, several appendices cover general information not required in the reading. A specification summary and a series of supplementary diagrams are included.
1.3 TERMINOLOGY AND CONVENTIONS

Throughout this manual, signal names that have a leading slash ("/name") represent active low signals on the CPU side of the S-100 bus. Signal names with a trailing asterisk ("name*") denote active low signals on the S-100 bus.

The terms "IEEE 696" and "S-100" apply to the same standard bus specification. They are used interchangeably throughout this manual.

Most of the abbreviations and part numbers used in this manual are defined in "Appendix E - Glossary".

1.4 RELATED DOCUMENTS

A bibliography is provided in the APPENDICIES section. The suggested literature will provide more complete information on the major integrated circuits used on this board.
CHAPTER 2 - INTRODUCTION TO THE SYSTEMASTER II

The Teletek Systemaster II is the next evolutionary step in Teletek's line of S-100 master processors. Systemaster II is an 8-bit, full function single board computer consisting of 85 integrated circuits on a four-layer S-100 board. At the heart of Systemaster II is the powerful Zilog Z80H microprocessor. High speed, high performance, and greater memory density are achieved on a standard-size S-100 board through use of the latest LSI support circuitry.

Systemaster II may be used as a dedicated single user computer or as a bus master in a multiprocessor/multitasking system. This flexibility is possible because the Systemaster II contains all of the features required for most applications. These features include:

* 2 Serial ports.
* 2 Parallel ports.
* Flexible disk interface.
* 64K or 128K bytes of dynamic RAM.
* Reconfigurable EPROM pads for high density integrated circuits.
* DMA capabilities, fully programmable.
* Interrupt controller, 8 individual vectors.
* Optional adapters for IEEE 488 or SCSI control.

With the above capabilities Systemaster II can provide high performance computing power in:

* Word processing.
* Data base management.
* Dedicated industrial control.
* Laboratory and instrumentation control.
CHAPTER 3 - INSTALLATION

3.1 STANDARD INSTALLATION PROCEDURE

Installing the Systemaster II is straightforward. Most installations will require the following steps:

1. Inspect the Systemaster II for shipping damage.
2. Ensure that the Systemaster II is configured correctly.
3. Make any necessary hardware modifications.
4. Plug the board into the S-100 mainframe slot.
5. Attach the floppy drive cable.
6. Attach the local console cable.
7. Attach any other serial devices.
8. Attach any parallel devices.
9. Turn on and boot the system.
10. Make copies of operating system diskettes.
11. Configure the operating system.

3.2 VISUAL INSPECTION

Upon receipt of the Systemaster II, check the shipping package for any signs of abuse while in transit. If you suspect that the package has been dropped or pierced, notify the shipping company immediately.

Inspect the circuit board for loose components, excessive moisture or anything that might not be normal. If any diskettes were shipped with the Systemaster II, check them for damage such as bending, or signs of a sharp object being placed against them. Diskettes are quite fragile and any damage to the media surface will render them inoperative. Again, notify the shipping company if you find any damage.
3.3 CORRECT CONFIGURATION?

With the component side of the board up and the connector facing you, verify that the following options are correct:

E5 - These two option pins are used only while testing the floppy disk controller. For normal operation, the two pins should not be connected.

E12 - These three option pins determine the source for the timing signal CPUCLK. On a 6 MHz board, the top two pins should be connected. On an 8 MHz board, the bottom two pins should be connected.

---

<p>| | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>J5</td>
<td>J4</td>
<td>J3</td>
<td>J2</td>
<td>J1</td>
</tr>
</tbody>
</table>

: E5

: E12

---

view from component side

NOTE:
Any other modifications to your board will violate your warranty unless you have been authorized by Teletek to make those modifications.
3.4 BUS ORGANIZATION

Which slot you plug into is quite arbitrary unless you will be running six or more slaves and a hard disk controller such as Teletek's HD/CTC. To provide good bus flow and minimize bus noise in an application such as this, the following bus organization is recommended:

<table>
<thead>
<tr>
<th>H</th>
<th>M</th>
<th>S</th>
<th>S</th>
<th>S</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>A</td>
<td>L</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>/</td>
<td>S</td>
<td>A</td>
<td>A</td>
<td>A</td>
</tr>
<tr>
<td>C</td>
<td>T</td>
<td>V</td>
<td>V</td>
<td>V</td>
</tr>
<tr>
<td>C</td>
<td>E</td>
<td>E</td>
<td>E</td>
<td>E</td>
</tr>
<tr>
<td>C</td>
<td>R</td>
<td>#1</td>
<td>#2</td>
<td>#16</td>
</tr>
<tr>
<td></td>
<td></td>
<td>A</td>
<td>B</td>
<td>P</td>
</tr>
</tbody>
</table>

address slaves sequentially——>

3.5 COOLING

The Systemaster II needs to be in a well ventilated area due to the high density of integrated circuits on the board. Ideally, the board should be mounted vertically in a stream of air which is moving across its face. Ensure that the fan is close to the card cage for maximum cooling. Whatever the position, forced air cooling is mandatory.
3.6 PERIPHERAL CONNECTIONS

In most cases, the peripheral connections need only be flat ribbon cables with the appropriate crimp style connectors. The location of each of the header connectors is shown below and in "Appendix B - Board Layout Diagram". All these header connectors are male, allowing the use of similar female connectors on each of the cables. Make sure that pin 1 of each cable is toward the left edge of the board when the cable is installed.

Bring peripheral cables neatly away from the board with enough slack to prevent any tension being applied to the cable. Too much tension may cause the cable to separate from its crimp connection and cause intermittent problems.

It is possible to order pre-assembled cables meeting your specifications directly from Teletek. Contact Teletek for pricing and shipping information.

---

50-pin edge connector

DB-25 connector

Centronics connector

<- same

J5

J4

J3

J2

J1

B

A

B

A

floppy disk connector (50-pin)

serial connectors (16-pin)

parallel connectors (16-pin)

view from component side
Connector options

It is possible to configure the two 8-bit parallel ports into one 16-bit port. Depending on the application, it may be advantageous to build a split connector to accommodate this as shown:

![Diagram of connector options](image)

Parallel connectors (16-pin)
3.7 PREPARING YOUR SOFTWARE

If you have not yet made backup copies of your software diskettes, do so now.

To configure your operating system, refer to the software documentation enclosed with your diskettes.

3.8 IN CASE OF TROUBLE

If the Systemaster II does not respond the first time it is connected. relax. Due to the complexity of the board there are many areas that may have inadvertently been overlooked. Take the time to read the manual thoroughly, especially the "Peripheral Connections" section. The following trouble-shooting guide lists the most common problems.

1. Are both your system and your console plugged in? Are they both turned on? Is your boot diskette in the correct drive? Is the drive door shut?

2. Check the console cable and verify the handshaking signals. Make sure the console is set at the proper baud rate.

3. If the Systemaster II was originally shipped without RAM, make sure the memory chips are installed correctly. Remember that the RAM devices must use the 128 cycle refresh mode in order to be compatible with the Systemaster II's refresh circuit.

4. Check the disk drive cable and the disk drive configuration. Has the write precompensation been correctly adjusted for your particular disk drives?

5. Have the correct options or modifications been added to the board for the operating system being used? Are you using an operating system designed to work on the Systemaster II?

6. If the console and cable are working properly, the correct RAM is installed. the diskette circuitry is configured properly, the correct hardware option modifications have been added, and the operating system has been correctly configured, the Systemaster II itself may be faulty. Try another Systemaster II if one is available. Otherwise, return the board to your dealer for check-out. (If you purchased your Systemaster II directly from Teletek obtain a Return Merchandise Authorization (RMA) number from the factory before shipping the board.)
CHAPTER 10 - IEEE 696 (S-100) BUS INTERFACE

Although the S-100 bus interface has been a defacto standard since 1975, many compatibility problems have been solved by the recent (1982) adoption of the IEEE 696 standard specification. The following is a description of the IEEE 696 (S-100) signals as implemented on the Systemaster II.

10.1 POWER AND GROUND

Systemaster II has the following power requirements:

- 5 volts at 2.0 amps
- +12 volts at 40.0 milliamps
- -12 volts at 40.0 milliamps

Onboard voltage is regulated and power supply decoupling is provided both at the card edge and distributed throughout the board.

10.2 PERMANENT MASTER INTERFACE

Systemaster II is configured as a permanent master. This means that it can transfer device-dependent messages to and from all bus slaves. It is also responsible for generating the timing for all bus cycles. Another board in the system may become a temporary master by asserting the HOLD signal on the bus. Once the temporary master has completed its task, it must return control to the permanent master, in this case the Systemaster II.

Systemaster II echos all of its states to the bus by means of timing signals. Please note that the 8 MHz version makes no attempt to slow down to the 6 MHz maximum bus speed described in the IEEE standard specification. The only way to meet the IEEE maximum speed requirement with a faster CPU is by adding wait states and slowing down all transitions, all the time. This lowers the performance of the 8 MHz master by a significant percentage. Teletek chose to provide a full performance 8 MHz master for those applications which require this high speed. For applications which require the board to stay within the IEEE specifications, Teletek recommends the 6 MHz Systemaster II.
The following is a description of the Systemaster II IEEE 696/S-100 interface signals.

10.2.1 Status Bus

The status bus consists of seven signals which identify the nature of the bus cycle in progress, and qualify the nature of the address on the address bus. Each of these seven signals are three-state lines which may be disabled by asserting the status disable signal SDSB* on the S-100 bus.

- sMEMR: Memory read
- sMI: Operation code fetch
- sINP: Input
- sOUT: Output
- sWO*: Write cycle
- sINTA: Interrupt acknowledge
- sHLTA: Halt acknowledge

10.2.2 Control Bus

The control bus consists of five output control signals (denoted by the lowercase p) and five input control signals.

The five output control signals determine the timing and movement of data during any bus cycle. These signals are typically monitored by slave or controller boards on the bus.

- pSYNC: Start of new bus cycle
- pSTVAL: Address and status are valid
- pDBIN: Generalized read strobe
- pWR*: Generalized write strobe
- pHLDA: Hold acknowledge signal

The five input control signals allow bus slaves to request operations of the Systemaster II and to synchronize the operation of the master with conditions internal to the slave.

- RDY: Slave RDY
- XRDY: Front panel RDY
- INT*: Interrupt line
- NMI*: Non-maskable interrupt line
- HOLD*: Hold request
10.2.3 Address and Data Bus

Systemaster II provides the Z80's 16-bit address bus to the S-100 interface. This means that a linear addressing range of 64K bytes is possible. The refresh address functions of the Z80 may also be used by bus devices since the RFSH* (refresh) signal is also provided on the bus. The address lines are buffered by three state drivers which may be disabled by the S-100 address disable signal ADSB*.

A0 through A15 Address bus

Data transfers into Systemaster II pass through octal three state buffers. Systemaster II will only allow data onto its internal bus when qualified bus devices are detected and no onboard memory or I/O read is occurring.

DI0 through DI8 Input data bus

Data transfers out of the Systemaster II also pass through a three state driver which may be selectively disabled by bus devices using the data out disable signal DODSB*.

DO0 through DO8 Output data bus

10.2.4 Interrupt and Reset Functions

Bus devices that wish to use Systemaster II's vectored interrupt controller have access to five interrupt lines. The interrupt lines are connected to the 9519 and their use is at the user's discretion unless otherwise specified.

V10* through V14* Vectored interrupt lines

Systemaster II contains a power up clear/reset circuit that insures that the CPU and all logic are correctly initialized. A reset is generated automatically on power up or can be caused by a front panel reset. To insure a proper reset, whenever the board is powered down allow a minimum of 30 seconds before powering up again. This lets the reset circuit come to a known condition and be armed for a power up reset.

POC* Power on clear. Automatic on power up.
Slave Clr* Reset all slaves. Automatic on power up.
Reset* Master reset. Typically connected to a front panel reset switch.
(this page intentionally blank)
CHAPTER 4 - CPU AND CONTROL LOGIC

The Systemaster II control logic consists of a Zilog Z80B or Z80H CPU, running at 6 MHz or 8 MHz respectively, and several bipolar and MOS LSI integrated circuits. Programmable logic arrays (PLAs) are used to reduce random logic and therefore pack more features onto the board.

4.1 CLOCKS

All clocks are provided by two TTL crystal oscillators running at 16 MHz and 24 MHz (U23 and U30 respectively). The appropriate frequencies are derived at U24 (a 74LS393). Their values are as follows:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPUCLK</td>
<td>8 MHz or 6 MHz</td>
</tr>
<tr>
<td>DMACLK</td>
<td>4 MHz or 3 MHz</td>
</tr>
<tr>
<td>FDCLK2M</td>
<td>2 MHz</td>
</tr>
<tr>
<td>FDCLK1M</td>
<td>1 MHz</td>
</tr>
<tr>
<td>PCLK</td>
<td>6 MHz</td>
</tr>
</tbody>
</table>

Since the clock inputs to the Z80 CPU and the DMA controller require strict levels typical of MOS devices, two HCT parts are used to guarantee the minimum and maximum clock level inputs to these devices. A 74HCT74 (U19) and a 74HCT00 (U20) provide the high speed rail to rail MOS clock interface to the DMA and CPU respectively. Any field replacement of these components must be with HCT devices. LS or S devices cannot provide the voltage levels and the transition times required by the MOS devices.

The Systemaster II is factory configured for either 8 or 6 MHz operation. If you change the operating frequency yourself, you must ensure that the correct clocks are chosen at jumper E12, the correct LSI controllers and components are installed and the correct board modifications are made. Contact Teletek for more information.
4.2 WAIT STATES

As technology advances, CPUs are breaking speed barriers and making more stringent demands of the support circuitry that surrounds them. Faster CPUs such as the Z80B and Z80H require faster memory and peripherals. Where faster support chips are either not available or prohibitively expensive, the CPU must be slowed down instead.

Wait states are a technique of stalling the CPU for a specific number of clock cycles.

Systemaster II uses wait states to slow down for RAM, EPROM and I/O operations. The following table gives the number of wait states for each operation:

<table>
<thead>
<tr>
<th>Operation</th>
<th>6 MHz</th>
<th>8 MHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>RAM</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>EPROM</td>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td>I/O</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>

1 wait state = 1 clock cycle
= 1 x CPUCLK
= 166.7 ns for 6 MHz
= 125.0 ns for 8 MHz
4.2.1 Memory Wait States

Memory wait states are provided by U36 (a 74LS164) and U28 (the FDC PLA). The 74LS164 is a shift register and is used to provide a variety of shifted /MREQ signals to be used as gates for different wait state lengths. Pin 3 (MLWS) is used to gate one wait state for RAM. Pin 5 (M3WS) provides the gate for three waits. The FDC PLA does an internal multiplex so that when RAM is active the correct number of wait states for RAM are inserted and when PROM is active, the correct number of wait states for PROM are inserted.

Memory wait state configuration is quite flexible. The Systemaster II is capable of providing up to eight wait states in individual combinations for RAM and EPROM. This is done by connecting the appropriate signal from U36 to pin 7 of the FDC PLA for RAM wait states or to pin 8 of the same PLA for PROM wait states.

When changing the Systemaster II from one speed to the other in the standard configurations, a different FDC PLA is required. Consult Teletek if your application requires this.

The following figures will help when calculating additional wait states. These figures are provided for general information only!

<table>
<thead>
<tr>
<th>Critical 280 Timing Parameters</th>
<th>6 MHz</th>
<th>8 MHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>(no external delays considered) (times calculated with no wait states)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Parameter</td>
<td>------</td>
<td>------</td>
</tr>
<tr>
<td>Memory Fetch</td>
<td>203 ns</td>
<td>140 ns</td>
</tr>
<tr>
<td>(time from /M1)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory Read/Write</td>
<td>203 ns</td>
<td>150 ns</td>
</tr>
<tr>
<td>(time from /MREQ)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
4.2.2 I/O Wait States

I/O wait states serve to synchronize the CPU interaction with the ASCC, CIO, DMA and interrupt controller. Both the 6 and 8 MHz versions of Systemaster II use two I/O wait states, so no alterations are necessary to change from one speed to the other.

I/O wait states are generated by U38 (a 74LS164 shift register) and U17 (a 74LS32). Since the shift register provides seven usable taps, it is possible to add as many as seven wait states to I/O operations. However, while there is no limit on the maximum number of wait states, there is a required minimum for proper operation. Systemaster II requires two wait states. Fewer than two will not guarantee proper onboard device access.

If your application requires additional wait states, these can be added by replacing the signal going to U17 pin 13 with the proper tap output from U38. Refer to the following table and to "Appendix C - Schematic Diagrams".

<table>
<thead>
<tr>
<th>I/O WAIT STATES FROM U38 TAPS</th>
</tr>
</thead>
<tbody>
<tr>
<td>pin 5</td>
</tr>
<tr>
<td>pin 6</td>
</tr>
<tr>
<td>pin 10</td>
</tr>
<tr>
<td>pin 11</td>
</tr>
<tr>
<td>pin 12</td>
</tr>
<tr>
<td>pin 13</td>
</tr>
</tbody>
</table>

4-4
4.3 I/O DECODER

I/O addresses for onboard devices are decoded by U44 (a 74LS138). Onboard I/O functions occupy four addresses per port, except for the CONTROL LATCH, which uses eight. Onboard I/O decoding is disabled for all non-I/O operations, effectively eliminating I/O noise. The following is a brief description of the decoded ports:

/CTL0   - Control 0
/CTL1   - Control 1
/CIOEN  - CIO Enable
/ASCCEN - ASCC Enable
/UICEN  - Universal Interrupt Controller Enable
/FDCEN  - Floppy Disk Controller Enable
/DMAEN  - DMA Enable
/RWPORT - Read Write PORT

4.4 I/O MAP

Onboard I/O devices occupy 32 consecutive addresses ranging from 00h to 1Fh, as shown in the table below. The remaining I/O addresses (20h to FFh) may be used for other boards such as slaves and disk controllers. When setting the address on other boards, make sure that none of the addresses conflict.

<table>
<thead>
<tr>
<th>Onboard I/O Addresses</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ports</td>
</tr>
<tr>
<td>----------------------</td>
</tr>
<tr>
<td>00h - 07h</td>
</tr>
<tr>
<td>08h - 0Bh</td>
</tr>
<tr>
<td>0Ch - 0Fh</td>
</tr>
<tr>
<td>10h - 13h</td>
</tr>
<tr>
<td>14h - 17h</td>
</tr>
<tr>
<td>18h - 1Bh</td>
</tr>
<tr>
<td>1Ch - 1Fh</td>
</tr>
<tr>
<td>20h - FFh</td>
</tr>
</tbody>
</table>
4.5 CONTROL LATCH

Onboard control is implemented with U3, a 74LS259 addressable latch. The latch is bit addressable. This means that individual bits may be set or cleared without affecting the rest of the bits.

Writing a one or zero to an address between 00h and 07h sets or clears a bit as defined in the following table:

<table>
<thead>
<tr>
<th>Address</th>
<th>Mnemonic</th>
<th>State</th>
</tr>
</thead>
<tbody>
<tr>
<td>00h</td>
<td>OFFBOARD</td>
<td>0 = onboard RAM 1 = offboard RAM</td>
</tr>
<tr>
<td>01h</td>
<td>BANK-0/1</td>
<td>0 = bank 0 1 = bank 1</td>
</tr>
<tr>
<td>02h</td>
<td>FDMOTOR</td>
<td>0 = motor off 1 = motor on</td>
</tr>
<tr>
<td>03h</td>
<td>FDSEL0</td>
<td></td>
</tr>
<tr>
<td>04h</td>
<td>FDSEL1</td>
<td></td>
</tr>
</tbody>
</table>


<table>
<thead>
<tr>
<th>Address</th>
<th>Mnemonic</th>
<th>State</th>
</tr>
</thead>
<tbody>
<tr>
<td>05h</td>
<td>FD-D/S</td>
<td>0 = double density 1 = single density</td>
</tr>
<tr>
<td>06h</td>
<td>FD-5/8</td>
<td>0 = 5.25 inch 1 = 8 inch</td>
</tr>
<tr>
<td>07h</td>
<td>/PROMEN</td>
<td>0 = EPROM on 1 = EPROM off</td>
</tr>
</tbody>
</table>

4.6 READ WRITE CONTROL PORT

One additional port is used for two special control signals. An I/O operation to any port between 1Ch and 1Fh will access this port.

Any write clears the parity error interrupt.

Any read brings in the status of the floppy drive Dual Side signal in bit 0. Bit 0 = 0 means the diskette is single sided. Bit 0 = 1 means the diskette is double sided.
4.7 PROGRAMMABLE LOGIC ARRAYS (PLAs)

Rapid advances in semiconductor technology have resulted in ever larger and more powerfull integrated circuits. One of the fruits of these advancements are PLAs - programmable logic arrays. PLAs are integrated circuits that can be programmed in much the same manner as PROMs. In brief, the PLA contains an array of OR and AND gates that can be selectively fused (connected) together to implement combinatorial functions. The result is that, once programmed, one PLA device may contain the equivalent of up to ten discrete MSI circuits.

Systemaster II makes use of PLAs to implement functions that would have required extensive discrete logic. Other reasons for using PLAs are:

- it is an easy way to program hardware
- hardware modification is easier
- the space savings is tremendous

The following paragraphs explain each of the four PLAs used on the Systemaster II and give their output signal definitions.

FDC PLA - The Floppy Disk Control PLA (U28) is used to provide drive selects and clock control to the floppy disk controller. It also gates onboard I/O decodes and generates memory wait states. Note: This PLA must be changed when the CPU speed is changed.

Signals:
FDCCLK - Floppy Disk Controller Clock
DS0 - Drive Select 0
DS1 - Drive Select 1
DS2 - Drive Select 2
DS3 - Drive Select 3
/MWAIT - Memory WAIT states
/IOEN - I/O Enable

RAM PLA - The RAM PLA (U22) is used to initiate RAM access cycles, control bank switching and keep track of all RAM operations. This PLA defines the common boundary and must be changed when the memory map is changed.

Signals:
/RAMOFF - Informs additional logic of type of onboard or offboard RAM access.
/BANK0SW - Control signal for enabling bank 0.
/BANK1SW - Control signal for enabling bank 1.
/REFRESH - Informs RAM logic of refresh.
/START - Begins RAM timing at the start of cycles.
WAIT PLA - The WAIT PLA (U35) is used to multiplex the proper wait signals to the CPU. It also generates RAM and EPROM select signals and RAM parity control.

Signals:
/ON - RAM transceiver control signal.
P/OM - Gated parity data for input to parity IC.
/ON - Parity read clock.
/WAIT - Combination of all the wait states.
A15 - CPU address 15
/PROMSEL - PROM select.

S-100 PLA - The S-100 PLA (U55) generates all the appropriate signals to the S-100 bus.

Signals:
SOUT - Output operation in progress
SINP - Input operation in progress
SMEMR - Generalized memory read
SINTA - Interrupt acknowledge in progress
SWO* - Generalized memory write
/SSTRB - Strobes S-100 cycle initiates
/PHLDA - Hold acknowledge in progress
DIDS - Disable the input data buffers

Normally there will be no need to change PLAs unless you suspect that your board has a faulty device or you want to change to a faster CPU speed, different number of wait states, different size of common area, etc.

All of the PLAs on Systemaster II are available only from Teletek and should be handled with care to prevent static damage.
CHAPTER 5 - MEMORY

Systemaster II is designed with many storage features that make it ideal for single and multiuser environments.

5.1 MEMORY MAPS

5.1.1 Standard Memory Map

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FFFFh</td>
<td>2K RAM COMMON</td>
</tr>
<tr>
<td>F800h</td>
<td>62K RAM BANK 0</td>
</tr>
<tr>
<td>8000h</td>
<td>32K phantom EPROM</td>
</tr>
<tr>
<td>0000h</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2K RAM COMMON</td>
</tr>
<tr>
<td></td>
<td>62K RAM BANK 1</td>
</tr>
<tr>
<td></td>
<td>32K phantom EPROM</td>
</tr>
</tbody>
</table>

5.1.2 Optional Memory Map

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FFFFh</td>
<td>4K RAM COMMON</td>
</tr>
<tr>
<td>F000h</td>
<td>60K RAM BANK 0</td>
</tr>
<tr>
<td>8000h</td>
<td>32K phantom EPROM</td>
</tr>
<tr>
<td>0000h</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4K RAM COMMON</td>
</tr>
<tr>
<td></td>
<td>60K RAM BANK 1</td>
</tr>
<tr>
<td></td>
<td>32K phantom EPROM</td>
</tr>
</tbody>
</table>
5.2 RAM

Onboard memory is implemented with 64K x 1 dynamic RAM devices. These RAMs make use of the 280 CPU refresh capabilities and hence are specified as having a 128 row/2 ms refresh cycle. A 6 MHz board requires 150 ns RAM devices, while an 8 MHz board requires 120 ns devices. If you substitute any RAM yourself, you must use devices of the correct refresh type and operating speed. (See "Appendix A - Specifications".)

5.2.1 Bank Control

Bank control is done with the BANK-0/1 and OFFBOARD bits of the control latch. There is no memory management hardware.

The RAM PLA determines a memory address called the common boundary. All writes and reads above the common boundary are directed to onboard memory, regardless of the state of the OFFBOARD control signal. Writes above the common boundary go to both onboard memory banks, resulting in duplicate copies of common at the top of each bank. Reads above the common boundary come from the onboard bank last selected with BANK-0/1.

Below the common boundary, memory accesses are more normal. If the OFFBOARD bit is set to zero, reads and writes act on the onboard bank last selected with BANK-0/1. If the OFFBOARD bit is set to one, reads and writes act on an offboard bank.

5.2.2 Parity Checking

An added feature of the Systemaster II is its use of parity as a memory error detection mechanism. The Systemaster II is set up to check for even parity, and because it has an even parity bus (8 bits), the operation is easy to understand.
Parity checking is done with U41 (a 74LS280) and each RAM bank has an individual RAM used to store parity information. The following action takes place when doing a write to RAM:

- If the byte to be written contains an even number of one bits, then the output of the parity checker is a zero. This zero is written to the parity RAM along with the byte, leaving the total number of one bits unchanged.

- If the byte to be written contains an odd number of one bits, then the output of the parity checker is a one. This one is written to the parity RAM along with the byte, making the total number of one bits even.

As you can see, any byte that does not contain an even number of ones is forced to be even by the parity checker. We can therefore be sure that all bytes written to RAM are of even parity. This means that if no errors occur to the data while in memory, every byte we read back will be even. If any byte is not even, the parity checker will detect the error. Additional support circuitry will then post the parity error interrupt.

5.2.3 Parity Initialization

There are no set procedures for initializing parity since this is strictly a hardware function. However, one traditional action is to write zeros to all of RAM and then read them back. This checks your RAM for bad cells and at the same time starts you out with a clean slate (all locations set to zero).

5.2.4 Parity Clear/Disable

The parity interrupt signal /PARINT is connected to request 0 of the interrupt controller. When necessary, this individual interrupt may be masked out in the interrupt controller, effectively disabling parity.

Once a parity error has been handled by an interrupt routine, the parity interrupt should be cleared by doing a dummy write to any address at /RWPORF (1Ch to 1Fh).
5.3 EPROM

EPROM operation on Systemaster II is very flexible. Upon power up or reset condition, the PROM is automatically enabled at location 0000h. In this condition, the memory map is partitioned with the lower 32K (0000h to 8000h) as PROM area. While the PROM is enabled, it is still possible to write to the RAM in the same address range as the PROM (the lower 32K). Writes to an address in the lower 32K will go to the RAM, while reads from the lower 32K come from the PROM. This switching is done automatically in hardware.

The PROM can be disabled under software control. This is done with the /PROMEN bit of the control latch. When the PROM is disabled, it is effectively removed from the memory map. This means that now the entire addressing range may be used to address RAM.

5.3.1 Density options

In the past, the size of onboard firmware has been limited by the size of the EPROM standard on the board. Systemaster II overcomes this limitation by providing a fully approved JEDEC EPROM socket with the capability to handle 2K to 32K devices (2716 to 27256). This means that custom firmware may be implemented in an appropriately sized EPROM by simply modifying the socket pads.

The diagram on the next page shows the JEDEC approved INTEL universal site for EPROMS which Systemaster II uses. It shows an EPROM whose pins on either side have different classifications. For example, to find the required signals for 2716s, simply read the 2716 column on either side. The illustration clearly shows which signals change between densities.
JEDEC APPROVED INTEL UNIVERSAL SITE FOR EPROMS

<table>
<thead>
<tr>
<th></th>
<th>2</th>
<th>2</th>
<th>2</th>
<th>2</th>
<th>2</th>
<th>7</th>
<th>7</th>
<th>7</th>
<th>7</th>
<th>7</th>
<th>1</th>
<th>3</th>
<th>6</th>
<th>1</th>
<th>2</th>
<th>5</th>
<th>8</th>
<th>6</th>
</tr>
</thead>
<tbody>
<tr>
<td>VPP</td>
<td>VPP</td>
<td>VPP</td>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>28</td>
<td></td>
<td></td>
</tr>
<tr>
<td>A12</td>
<td>A12</td>
<td>A12</td>
<td></td>
<td></td>
<td></td>
<td>2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>27</td>
<td></td>
<td>A13</td>
</tr>
<tr>
<td>A7</td>
<td>A7</td>
<td>A7</td>
<td>A7</td>
<td>A7</td>
<td>A7</td>
<td>3</td>
<td>26</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A5</td>
<td>A5</td>
<td>A5</td>
<td>A5</td>
<td>A5</td>
<td>A5</td>
<td>5</td>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td>A9</td>
<td>A9</td>
<td>A9</td>
<td>A9</td>
<td>A9</td>
<td>A9</td>
<td></td>
<td></td>
</tr>
<tr>
<td>A4</td>
<td>A4</td>
<td>A4</td>
<td>A4</td>
<td>A4</td>
<td>A4</td>
<td>6</td>
<td>23</td>
<td></td>
<td></td>
<td>VPP</td>
<td>A11</td>
<td>A11</td>
<td>A11</td>
<td>A11</td>
<td>A11</td>
<td>A11</td>
<td></td>
<td></td>
</tr>
<tr>
<td>A1</td>
<td>A1</td>
<td>A1</td>
<td>A1</td>
<td>A1</td>
<td>A1</td>
<td>9</td>
<td>20</td>
<td></td>
<td>/CE</td>
<td>/CE</td>
<td>/CE</td>
<td>/CE</td>
<td>/CE</td>
<td>/CE</td>
<td>/CE</td>
<td>/CE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>A0</td>
<td>A0</td>
<td>A0</td>
<td>A0</td>
<td>A0</td>
<td>A0</td>
<td>10</td>
<td>19</td>
<td></td>
<td>D7</td>
<td>D7</td>
<td>D7</td>
<td>D7</td>
<td>D7</td>
<td>D7</td>
<td>D7</td>
<td>D7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>D0</td>
<td>D0</td>
<td>D0</td>
<td>D0</td>
<td>D0</td>
<td>D0</td>
<td>11</td>
<td>18</td>
<td></td>
<td>D6</td>
<td>D6</td>
<td>D6</td>
<td>D6</td>
<td>D6</td>
<td>D6</td>
<td>D6</td>
<td>D6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>D1</td>
<td>D1</td>
<td>D1</td>
<td>D1</td>
<td>D1</td>
<td>D1</td>
<td>12</td>
<td>17</td>
<td></td>
<td>D5</td>
<td>D5</td>
<td>D5</td>
<td>D5</td>
<td>D5</td>
<td>D5</td>
<td>D5</td>
<td>D5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>D2</td>
<td>D2</td>
<td>D2</td>
<td>D2</td>
<td>D2</td>
<td>D2</td>
<td>13</td>
<td>16</td>
<td></td>
<td>D4</td>
<td>D4</td>
<td>D4</td>
<td>D4</td>
<td>D4</td>
<td>D4</td>
<td>D4</td>
<td>D4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>14</td>
<td>15</td>
<td></td>
<td>D3</td>
<td>D3</td>
<td>D3</td>
<td>D3</td>
<td>D3</td>
<td>D3</td>
<td>D3</td>
<td>D3</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The standard Systemaster II is configured for a 2K EPROM. The table below lists the steps necessary to convert a standard board to accept an EPROM of a different size. (The locations of the "E" pads are shown in "Appendix B - Board Layout Diagram").

<table>
<thead>
<tr>
<th>EPROM</th>
<th>Disconnect</th>
<th>Connect</th>
</tr>
</thead>
<tbody>
<tr>
<td>2732, 4K</td>
<td>E3-2 from E3-1</td>
<td>E3-2 to E3-3</td>
</tr>
<tr>
<td>2764, 8K</td>
<td>E3-2 from E3-1</td>
<td>E3-2 to E3-3</td>
</tr>
<tr>
<td>27128, 16K</td>
<td>E3-2 from E3-1</td>
<td>E3-2 to E3-3</td>
</tr>
<tr>
<td>27256, 32K</td>
<td>E3-2 from E3-1</td>
<td>E3-2 to E3-3</td>
</tr>
<tr>
<td></td>
<td>E2-3 from E3-1</td>
<td>E2-2 to E2-3</td>
</tr>
<tr>
<td></td>
<td>E1-2 from E1-1</td>
<td>E1-2 to E1-3</td>
</tr>
</tbody>
</table>
CHAPTER 6 - CHARACTER INPUT/OUTPUT

Any computer is virtually useless unless you can communicate with it through some kind of interface. Once provided with such an interface, you can interact with the computer and program it to do useful work.

Systemaster II provides both serial and parallel interfaces that are completely reprogrammable and can be configured for a variety of applications.

6.1 ASCC SERIAL PORT CONTROLLER

Serial ports on the Systemaster II are controlled through a Zilog Asynchronous Serial Communications Controller (ASCC). The ASCC is a dual channel serial transmitter and receiver, and is an upgrade of the Zilog SIO. It provides two very powerful serial ports.

6.1.1 CPU to ASCC Interface

The CPU communicates with the ASCC via programmed I/O. The ASCC looks like four port addresses to the CPU. Each channel (A or B) has its own control register and its own data register. Internally, the ASCC contains 14 write registers and 7 read registers.

Each channel's write register set includes the following:

- 10 registers used for control
- 2 registers used for sync character generation
- 2 registers used for baud rate generation

Each channel's read register set is composed of:

- 4 registers used for status functions
- 2 registers used by the baud rate generator
- 1 register for the receive buffer
6.1.2 ASCC Software Interface

The ASCC contains two independent asynchronous serial channels, each with its own baud rate generator. Each channel has a set of internal read registers (RRx) and write registers (WRx), and two external ports called the control and data ports to access these registers. The control and data port addresses for the ASCC channels are shown below. Several of the internal ASCC registers are common to both channels and can be accessed through either channel's control port.

<table>
<thead>
<tr>
<th>ASCC Port Addresses</th>
</tr>
</thead>
<tbody>
<tr>
<td>0Ch Port B control</td>
</tr>
<tr>
<td>0Dh Port B data</td>
</tr>
<tr>
<td>0Eh Port A control</td>
</tr>
<tr>
<td>0Fh Port A data</td>
</tr>
</tbody>
</table>

The ASCC internal registers are accessed in a two-step process, using a pointer register to address the internal register. To access a particular register, the pointer bits must be set by writing to WR0. WR0 is common to both channels and a write to either channel's control port will set the pointer bits in WR0. After the pointer bits are set, the next read or write operation with the selected channel's control port will access the desired internal register for that channel. After this read or write operation, the pointer bits are reset to zeros, and the next write to either control port will access WR0. If the state of the pointer bits is unknown, then a read from either channel's control port will reset them to zeros. Also, each channel's internal transmit data buffer register WR8 and internal receive data register RR8 can be accessed directly by a read or write operation with the desired channel's data port.

Each ASCC channel is initialized by writing a stream of bytes to the control port for that channel. This stream of bytes contains pointer register values followed by register content values for loading the internal registers needed to configure the channel's operation mode. A separate stream of bytes is sent to each ASCC channel.

Each channel is initialized with respect to three areas:

- asynchronous mode format
- baud rate generation
- interrupt operation
The asynchronous mode configuration allows specification of the following parameters:

- 5, 6, 7 or 8 bits per character
- 1, 1.5 or 2 stop bits for transmitter
- Odd, even, or disabled parity generation
- Times 1, 16, 32 or 64 clock rates
- Hardware CTS*/DCD* handshaking via Auto Enables option
- Selection of transmit and receive clock sources from RTxC* pin
  TRxC* pin
  Baud Rate Generator Output

Each channel contains a baud rate generator to provide the transmit and/or receive clock(s). The baud rate generator consists of a two-byte down counter and some multiplexing logic. Given an input clock source (either the PCLK pin or RTxC* pin), the baud rate generator will divide this source by the value in the baud rate Time Constant registers to produce a clock for the transmit and/or receive section. The PCLK pin is driven by a 6 MHz clock and the RTxC* pin is driven by a 24 MHz clock.

The ASCC allows vectored interrupts for all internal interrupting sources using the Vector-Includes-Status mode. In this mode, the base interrupt vector held in WR9 has certain bits modified to produce a response vector that identifies which internal interrupt source is being acknowledged. WR9 is common to both channels and can be accessed through either channel's control port. Each internal interrupt source in the ASCC can be enabled or disabled individually. The internal interrupt sources in the ASCC are as follows:

- Ch B Transmit Buffer empty
- Ch B External/Status Change
  Zero Count of Baud Rate generator
  DCD* pin transition
  SYNC* pin transition
  CTS* pin transition
  Break detection
- Ch B Receive Character Available
- Ch B Special Receive Condition
  Parity Error
  Overrun error
  Framing Error
- Ch A Transmit Buffer empty
- Ch A External/Status Change
- Ch A Receive Character Available
- Ch A Special Receive Condition
Usage Notes:

- The number of transmit stop bits can be selected but the receiver always checks for one stop bit.

- The ASCC contains both a receive data FIFO and a receive error FIFO so that receive errors can be stacked along with the associated receive characters. The act of reading the data pops both the data and error FIFOs. If status is needed it must be read before reading the data.

- The ASCC provides both Local-Loopback and Auto-Echo modes for diagnostic purposes.

- Each channel's baud rate generator output can be routed out to the associated TRxC* pin for diagnostic uses.

- Since the pointer bits in WR0 are always reset to zeros after an access, writes to WR0 and reads from RR0 can be done without first setting the pointer bits.

- When reading RR2, Channel A returns the base interrupt vector and Channel B returns a vector which includes status information.

- RR3, the interrupt pending register, can only be read from Channel A.

- All ASCC interrupt service routines should end with a RESET HIGHEST IUS command to the proper ASCC channel. In addition, if an error condition is present (such as Parity Error) then an ERROR RESET command should also be sent.

- The ASCC supports the generation of a BREAK signal in WR5, and detection of a break signal in RR0.

- WR5 controls the levels of the DTR* and RTS* pins on the ASCC device and at the serial connector if that is the function specified for those pins. These lines should be considered when handshaking problems are present.
6.1.3 Asynchronous and Synchronous Transfers.

The ability to transfer serial data to other computers and peripherals is one of the features that make Systemaster II a true single board computer. This is further enhanced by the ability to communicate with both asynchronous and synchronous protocols.

Asynchronous transmissions is defined as transmitting the smallest unit of data (one byte) independent of any other unit of data. Each byte is tagged with a start and a stop bit and also parity information. This type of transmission is used with slow speed devices such as terminals, printers and low speed modems. Systemaster II when equipped with the ASCC can provide all the intelligence needed for asynchronous transmissions in a variety of baud rates.

Synchronous transmissions are intended for high speed transfers as might be required when two computers are communicating. Synchronous transfers are a bit more complicated because they involve the transfer of a packet of bytes and special trailer and header characters depending on the protocol. Instead of transmitting a byte at a time, the data can now be packaged and transmitted in blocks at a very fast rate. This type of communications is also possible with Systemaster II. In order to do this, the ASCC is replaced with a SCC which is a part that handles synchronous protocols. Provisions for receiving a remote clock are provided onboard.
6.1.4 Serial Connectors

Systemaster II uses RS232-C to communicate serially to the outside world. RS232-C is a standard for connecting a defined set of wires from one computer to another or from computer to modem. The standard also defines the signal voltage transitions (+12 to -12) and the maximum distance (50 feet).

The ports on the ASCC are translated to RS232-C by U6 and U5 both of which are 75188 level translators. Signals coming from the connector are translated to TTL by U7 and U4 (75189s). The connectors on Systemaster II are 16-pin straight headers which are typically connected to a DB-25 connector through a ribbon cable. Pins on the DB-25 are aligned with the header by ensuring that pin 1 on the header plug is pin 1 of the DB-25.

Serial channels 0 and 1 are on connectors J3 and J4 respectively, as shown:

```
|____J5____| |_J4_| |_J3_| |_J2_| |_J1_| |
```

Port B    Port A
|__________|
|          |
| serial   |
| connectors|
| (16-pin) |

view from component side

The following table shows the signal connections for each serial port and how they relate to the EIA pins. Both connectors have the same signal connections.

<table>
<thead>
<tr>
<th>Header Pin</th>
<th>DB-25 Pin</th>
<th>EIA Signal</th>
<th>Direction from master</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>2</td>
<td>Transmitted data</td>
<td>In</td>
</tr>
<tr>
<td>5</td>
<td>3</td>
<td>Received data</td>
<td>Out</td>
</tr>
<tr>
<td>7</td>
<td>4</td>
<td>Request to send</td>
<td>In</td>
</tr>
<tr>
<td>9</td>
<td>5</td>
<td>Clear to send</td>
<td>Out</td>
</tr>
<tr>
<td>11</td>
<td>6</td>
<td>Data set ready</td>
<td>Out</td>
</tr>
<tr>
<td>13</td>
<td>7</td>
<td>Signal ground</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>20</td>
<td>Data terminal rdy</td>
<td>In</td>
</tr>
</tbody>
</table>

6-6
The Systemaster II is considered a DCE (Data Communications Equipment) if you have problems communicating with another device make sure that the appropriate connections are made and that they are facing the correct direction.
6.2 CIO PARALLEL PORT CONTROLLER

Systemaster II provides two parallel ports controlled by a Zilog Counter/Timer and Parallel I/O Controller (CIO). The CIO is a parallel communications controller with additional interrupt and counter/timer capabilities.

6.2.1 CPU To CIO Interface

The CIO is I/O mapped and looks like four I/O ports to the Systemaster II as shown below:

<table>
<thead>
<tr>
<th>CIO Port Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>08h Port C data</td>
</tr>
<tr>
<td>09h Port B data</td>
</tr>
<tr>
<td>0Ah Port A data</td>
</tr>
<tr>
<td>0Bh Control</td>
</tr>
</tbody>
</table>

The CIO is operated at its full speed of 6Mhz. Communication with either a 6 or 8 MHz Systemaster II is ensured by dedicated logic that synchronizes both.
6.2.2 CIO Software Interface

The Z8536-CIO contains two 8-bit parallel ports, one 4-bit parallel port, three 16-bit counter/timers, and a set of internal registers to configure and control these parallel ports and counter/timers. The CIO has an external control port through which all internal registers are accessed. The CIO also has three external data ports, one for the data register associated with each parallel port.

Accessing the CIO internal registers is done with a state machine and a pointer register. The pointer register holds a value that addresses one of the CIO's internal registers. The state machine determines if accesses to the CIO control port are to the pointer register or to an internal register. The Zilog Z8036 Z-CIO/Z8536 CIO Counter/Timer and Parallel I/O Unit Technical Manual gives a good discussion of the state machines operation. In general, after a reset operation the CIO is left in State 0. Reads from the control port in State 0 leave the state machine in State 0 and access the internal register currently addressed by the pointer register. Writes to the control port in State 0 update the pointer register and put the state machine into State 1. A read or write in State 1 accesses the internal register addressed by the pointer register and places the state machine back into State 0.

Each CIO parallel port or counter/timer is initialized by writing a stream of bytes to the control port. This stream of bytes contains pointer register values followed by register content values for loading the internal registers needed to configure the various operation mode.
The CIO supports a multitude of parallel port operating modes. The CIO parallel ports are used to support parallel printers and will be discussed in that context. Port A and Port B will each support one parallel printer. Port C provides the additional lines required to support handshaking. Port A and Port B allow specification of the following operating modes:

- Output Port with handshake modes
- Interlock Handshake
- Strobed Handshake
- Pulsed Handshake (in conjunction with Counter/Timer 3)
- Three-Wire Handshake
- Variable Deskew timing of the DAV handshake line
- Single or Double buffered mode
- Interrupts on one or two bytes
- Data line polarity
- Normal
- Inverted
- Data line drivers
- Normal Output
- Open Drain Output
- Pattern matching
- AND or OR matching
- Pattern Polarity (Normal/Inverted)
- Pattern Transition
- Pattern Match Mask
- Port A and Port B can be linked to operate as a 16-bit port

CIO interrupts are generated by Port A, Port B, and each of the three counter/timers. Each interrupt source has an associated control register and the CIO also has a Master Interrupt Control Register. Port A, and Port B each have a separate interrupt response vector. The counter/timers share one interrupt response vector. The CIO identifies the internal interrupt source being acknowledged by encoding status information into the returned interrupt response vector. At the end of any CIO interrupt service routine a RESET IUS command should be issued to the internal CIO source that generated the interrupt.
6.2.3 CIO Counter/Timers

A added feature of the CIO is the provision of three independent 16-bit counter/timers. Each counter/timer is fully programmable for down count, time constant and mode of count.

Each of the CIO's three counter/timers allow the following operating modes to be specified:

- Continuous or Single-Cycle mode
- Output Waveform
- Pulse
- One-Shot
- Square-Wave
- Retrigger of counter in the middle of a countdown
- External access to
- Counter Output
- Counter Enable
- Count Input
- Trigger Input
- Gate Input

- Counter/Timer 1 (CT1) and Counter/Timer 2 (CT2) can be linked to form a 32-bit counter with the options of:

  - CT1's output gates CT2
  - CT1's output triggers CT2
  - CT1's output is CT2's count input
6.2.4 Parallel Connectors

The parallel ports on Systemaster II exit to the outside world through two 16-pin headers, each. in the following fashion:

```
8 data lines > 16
-------------/  pin
-------------
```

| J1 = Parallel port A |
| J2 = Parallel port B |

2 control lines > hdr (see board layout)

As shown in the illustration, each port is configured (standard product) as an 8-bit output port with a data strobe and a acknowledge input. The typical devices attached to these ports are Centronics-type printers and peripherals. In most cases the cable required is a 16-conductor flat ribbon cable with a header plug on one end and a cinch connector on the other. An alternative to making your own cables is to order them from Teletek. The tables on the next page give the pinouts for each port and show their relation to the Centronics connector.

The following illustration shows the location of the parallel connectors:

```
/\_J5___|_J4___|_J3___|_J2___|_J1___|
|    |    |    |    |    |
|    |    |    |    |    |
B    A |
|_______|
parallel connectors (16-pin)
```

view from component side
### Port A Signals

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>CIO pin</th>
<th>Header pin</th>
<th>Centronics pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>Port A data 0</td>
<td>33</td>
<td>15</td>
<td>2</td>
</tr>
<tr>
<td>Port A data 1</td>
<td>32</td>
<td>13</td>
<td>3</td>
</tr>
<tr>
<td>Port A data 2</td>
<td>31</td>
<td>11</td>
<td>4</td>
</tr>
<tr>
<td>Port A data 3</td>
<td>30</td>
<td>9</td>
<td>5</td>
</tr>
<tr>
<td>Port A data 4</td>
<td>29</td>
<td>7</td>
<td>6</td>
</tr>
<tr>
<td>Port A data 5</td>
<td>28</td>
<td>5</td>
<td>7</td>
</tr>
<tr>
<td>Port A data 6</td>
<td>27</td>
<td>3</td>
<td>8</td>
</tr>
<tr>
<td>Port A data 7</td>
<td>26</td>
<td>1</td>
<td>not used</td>
</tr>
<tr>
<td>/ACKINA</td>
<td>21</td>
<td>14</td>
<td>10</td>
</tr>
<tr>
<td>/DAVA</td>
<td>22</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>+5 volt</td>
<td></td>
<td>6</td>
<td>not used</td>
</tr>
<tr>
<td>Ground</td>
<td></td>
<td>8</td>
<td>19-30</td>
</tr>
</tbody>
</table>

### Port B Signals

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>CIO pin</th>
<th>Header pin</th>
<th>Centronics pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>Port B data 0</td>
<td>8</td>
<td>15</td>
<td>2</td>
</tr>
<tr>
<td>Port B data 1</td>
<td>9</td>
<td>13</td>
<td>3</td>
</tr>
<tr>
<td>Port B data 2</td>
<td>10</td>
<td>11</td>
<td>4</td>
</tr>
<tr>
<td>Port B data 3</td>
<td>11</td>
<td>9</td>
<td>5</td>
</tr>
<tr>
<td>Port B data 4</td>
<td>12</td>
<td>7</td>
<td>6</td>
</tr>
<tr>
<td>Port B data 5</td>
<td>13</td>
<td>5</td>
<td>7</td>
</tr>
<tr>
<td>Port B data 6</td>
<td>14</td>
<td>3</td>
<td>8</td>
</tr>
<tr>
<td>Port B data 7</td>
<td>15</td>
<td>1</td>
<td>not used</td>
</tr>
<tr>
<td>/ACKINB</td>
<td>19</td>
<td>14</td>
<td>10</td>
</tr>
<tr>
<td>/DAVB</td>
<td>20</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>+5 volt</td>
<td></td>
<td>6</td>
<td>not used</td>
</tr>
<tr>
<td>Ground</td>
<td></td>
<td>8</td>
<td>19-30</td>
</tr>
</tbody>
</table>

It is important to note that the parallel ports are not buffered. This limits the distance that a peripheral can be located from the Systemaster II. This should not cause any problems as long as this distance is less than 15 feet. Should your application require longer cable lengths, Teletek recommends the addition of an external board containing single ended or differential drivers. Teletek's PPD board is available for this purpose.
(this page intentionally blank)
CHAPTER 7 - FLOPPY DISK INPUT/OUTPUT

Floppy disks are at present the most affordable and the most popular non-volatile storage medium in use with computers. As floppy densities rise and drive electronics become more sophisticated it is quite clear that the floppy subsystem will be with us for a long time.

7.1 DISK CONTROLLER

Systemaster II makes use of the latest technology in disk controllers by using the Western Digital WD2797-02 Floppy Disk Controller. This integrated circuit is very dense. The overall reliability of the floppy disk section is enhanced because this chip contains an internal data recovery circuit. Two external potentiometers and one trim capacitor are all that is required to adjust the circuit for operation with a large variety of disk drives.

7.2 CPU to FDC INTERFACE

The following are the floppy disk I/O port assignments:

<table>
<thead>
<tr>
<th>FLOPPY DISK CONTROLLER PORT ASSIGNMENTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address</td>
</tr>
<tr>
<td>---------</td>
</tr>
<tr>
<td>14h</td>
</tr>
<tr>
<td>15h</td>
</tr>
<tr>
<td>16h</td>
</tr>
<tr>
<td>17h</td>
</tr>
<tr>
<td>1Ch-1Fh</td>
</tr>
</tbody>
</table>

The first four ports are defined by the Western Digital WD2797 floppy disk controller. The last four addresses are the Read Write Control Port. (See section 4.6) Reading from any of the last four ports brings in the status of the floppy drive Dual Side signal on bit 0:

Bit 0 = 0 The disk is single sided
Bit 0 = 1 The disk is double sided
7.3 FDC SOFTWARE INTERFACE

The CPU communicates with the FDC (floppy disk controller) via programmed I/O reads and writes. All of the internal registers are programmed and checked for status in this manner. It is possible to poll the FDC for data transfers; however, the Systemaster II makes use of DMA and interrupts to maximize the transfer rate.

The FDC DMA request pin FDRQ is connected to the DMA RDY input. This signal is used by the FDC to request the initiation of a DMA transfer. The DMA is programmed to accept RDY as a high voltage level.

FDCINT is the FDC interrupt request signal that is used to post an interrupt to the 9519 controller. The 9519 accepts this signal as interrupt request #2 and uses the active low level option.

Other floppy disk drive control functions are implemented with an onboard control latch. These auxiliary control functions are drive select, disk density (FM or MFM), drive size (5.25 or 8 inch), and drive motor on/off. For more details on the control latch, see Section 4.4 of this manual.
7.3.1 Disk Controller Command Summary

(Programming Summary for WD 2797 FDC)

<table>
<thead>
<tr>
<th>7 6 5 4 3 2 1 0</th>
<th>STATUS REGISTER</th>
</tr>
</thead>
<tbody>
<tr>
<td>Busy</td>
<td>Index detected or DMA request</td>
</tr>
<tr>
<td></td>
<td>Track 0 or Lost data (under/over run)</td>
</tr>
<tr>
<td></td>
<td>CRC error</td>
</tr>
<tr>
<td></td>
<td>Seek error or Record not found</td>
</tr>
<tr>
<td></td>
<td>Head loaded or Record type (read)</td>
</tr>
<tr>
<td></td>
<td>Write protected</td>
</tr>
<tr>
<td></td>
<td>Not ready</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>R1 R0</th>
<th>Step rate</th>
<th>length</th>
<th>Sector length</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0</td>
<td>3 or 6</td>
<td>0</td>
<td>128 bytes</td>
</tr>
<tr>
<td>0 1</td>
<td>6 or 12</td>
<td>1</td>
<td>256 bytes</td>
</tr>
<tr>
<td>1 0</td>
<td>10 or 20</td>
<td>2</td>
<td>512 bytes</td>
</tr>
<tr>
<td>1 1</td>
<td>15 or 30</td>
<td>3</td>
<td>1024 bytes</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Flag</th>
<th>Value</th>
<th>Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>E</td>
<td>0</td>
<td>No head load delay</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Delay 15/30 ms</td>
</tr>
<tr>
<td>H</td>
<td>0</td>
<td>Unload head</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Load head</td>
</tr>
<tr>
<td>L</td>
<td>0</td>
<td>Sector size times 2</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Normal sector size</td>
</tr>
<tr>
<td>M</td>
<td>0</td>
<td>Single sector</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Multiple sectors</td>
</tr>
<tr>
<td>U</td>
<td>0</td>
<td>Select disk side 0</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Select disk side 1</td>
</tr>
<tr>
<td>V</td>
<td>0</td>
<td>No verify</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Verify destination track</td>
</tr>
</tbody>
</table>
FDC COMMANDS

Force interrupt > 1101 I3 I2 I1 I0
ACTION: terminate current command and interrupt on condition
INPUT: I0 not-ready to ready condition
I1 ready to not-ready condition
I2 every index pulse
I3 immediate interrupt

Rezero --------> 0000 H V R1 R0
(recalibrate)
ACTION: issues up to 255 step pulses until "zero" signal
OUTPUT: loads track with 0

Seek ---------> 0001 H V R1 R0
INPUT: track register contains current track
data register contains track to seek
OUTPUT: track register contains new current track

Read address --> 11000 E 00
(read id)
OUTPUT: 6 bytes of data: 0 Track number
1 Side number
2 Sector number
3 Sector length
4,5 CRC 1 and 2
also puts track number in sector register

Read sector ---> 100 M L E U 0
INPUT: track register, sector register, side select
OUTPUT: sector data, status in status register

Write sector ---> 101 M L E U 0
INPUT: track reg., sector reg., side select, sector data
OUTPUT: status in status register

Write track ---> 11110 E U 0
(format track)
INPUT: selected track. all track format bytes
7.4 DISK CONTROLLER ADJUSTMENT

Adjustment of the floppy disk controller is not complicated. Results are easily achieved if the procedure given here is followed. Nevertheless, these adjustments are recommended for qualified people only and should be done with reliable equipment.

The following diagram shows the locations of the test jumper pins (E5) and the discrete components used for adjustment of write precompensation and the data separator.

```
+-----+ Write precompensation
|     |
|     | +-----+ Read pulse width
|     |
|  _J5_ | ( ) ( ) | _J4_ | _J3_ | _J2_ | _J1_ |
R1    R2

E5 :  <-- Calibration jumper

C22  <-- VCO adjust trim capacitor

view from component side
```

Head load timing is controlled by U11, a 74LS221 one shot. The standard head load timing is set at approximately 40 ms and will work fine with most drives. If a different value is required, use the formula below to derive the value of either the resistor or the capacitor for the new time desired. Then replace the component with one of the new value.

Head load time = 0.7 x R4 x C3
Write Precompensation Adjustment

1. Set /Test (pin 22) to a logic high. This is done by insuring that jumper E5 is out.

2. Strobe /MR (pin 19). On systems with front panel reset, simply reset. If your system does not have a front panel reset, momentarily short /MR to ground.

3. Set /TEST (pin 22) to a logic low. This is done by installing jumper E5.

4. Observe pulse width on WD (pin 31).

5. Adjust WPW (pin 33) for the desired precompensation value. This is done by monitoring the pulse width on pin 31 and adjusting pot R1 for the desired value. Measure the pulse width at TTL high levels.

\[ \frac{2.0v}{-----} \frac{2.0v}{-----} \]
\[ \langle----pw----\rangle \quad (pw = \text{amount of write precomp}) \]

It is possible to set the write precompensation even if you do not have an oscilloscope. Before each board leaves the factory, pot R1 is calibrated and has the three most common write precompensation settings marked on it. Simply refer to the drawing below and set the pot for the desired value. Note that the drawing is an approximation only; the location of the marks will vary from board to board.

\[
\begin{array}{c|c}
125 & 250 \\
\backslash & \backslash \\
\_ & \_ \\
- & - & 500 \\
/ & \backslash & \\
\end{array}
\]

Write Precompensation
Potentiometer
(in nanoseconds)

6. Set /TEST (pin 22) to logic high. This is done by removing the jumper at E5.
Data Separator Adjustment

1. Set /Test (pin 22) to a logic high. This is done by insuring that jumper E5 is out.

2. Strobe /MR (pin 19). On systems with front panel reset, simply reset. If your system does not have a front panel reset, momentarily short /MR to ground.

The disk controller must be adjusted for 8 inch double density. Once this is done the internal logic takes care of internal divides for the correct density and data rates. Therefore, it is very important that the size and density control bits are set correctly: FD-5/8 = 1, FD-D/S = 0. If these control signals are not correctly set, the test signals will be meaningless.

3. Set /TEST (pin 22) to a logic low. This is done by installing jumper E5.

4. Observe pulse width on TG43 (pin 29). Make all observations at TTL high levels.

5. Adjust pot R2 for 1/8 of the read clock (250 ns).

6. Observe frequency of DIRC (pin 16).

7. Adjust VCO trim pot C22 for the correct data rate (500 KHz).

8. Set /TEST (pin 22) to a logic high. This is done by removing the jumper at E5.

The following table is included for your convenience:

<table>
<thead>
<tr>
<th>Data Rate</th>
<th>5.25 inch FM</th>
<th>5.25 inch MFM</th>
<th>8 inch FM</th>
<th>8 inch MFM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read Clock</td>
<td>125 KHz</td>
<td>250 KHz</td>
<td>250 KHz</td>
<td>500 KHz</td>
</tr>
<tr>
<td>1/8 of Read Clock</td>
<td>8 us</td>
<td>4 us</td>
<td>4 us</td>
<td>2 us</td>
</tr>
<tr>
<td></td>
<td>1 us</td>
<td>500 ns</td>
<td>500 ns</td>
<td>250 ns</td>
</tr>
</tbody>
</table>

** WARNING **

Ensure that jumper E5 is removed after all the adjustments have been made. While this jumper is installed the disk controller echoes its internal signals to several output pins including the data bus. This will definitely cause problems with the CPU.
7.5 DISK DRIVE INTERFACE

The drive interface consists mainly of signal conditioning logic. Signals to the drive are driven by high current sinking schottky drivers. Signals from the drive are received through schmitt devices which clean up the signal before it reaches the disk controller.

7.5.1 Drive Connector

The floppy disk controller interfaces to the disk drive via J5, a 50-pin header. The header conforms to the ANSI standard for 8 inch drives, as follows:

<table>
<thead>
<tr>
<th>Ground Pin</th>
<th>Signal Pin</th>
<th>Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>2</td>
<td>/TG43</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>not used</td>
</tr>
<tr>
<td>5</td>
<td>6</td>
<td>not used</td>
</tr>
<tr>
<td>7</td>
<td>8</td>
<td>/TG43</td>
</tr>
<tr>
<td>9</td>
<td>10</td>
<td>/DS</td>
</tr>
<tr>
<td>11</td>
<td>12</td>
<td>not used</td>
</tr>
<tr>
<td>13</td>
<td>14</td>
<td>/SS0</td>
</tr>
<tr>
<td>15</td>
<td>16</td>
<td>not used</td>
</tr>
<tr>
<td>17</td>
<td>18</td>
<td>/HLD</td>
</tr>
<tr>
<td>19</td>
<td>20</td>
<td>/IP</td>
</tr>
<tr>
<td>21</td>
<td>22</td>
<td>/READY</td>
</tr>
<tr>
<td>23</td>
<td>24</td>
<td>not used</td>
</tr>
<tr>
<td>25</td>
<td>26</td>
<td>/DSEL0</td>
</tr>
<tr>
<td>27</td>
<td>28</td>
<td>/DSEL1</td>
</tr>
<tr>
<td>29</td>
<td>30</td>
<td>/DSEL2</td>
</tr>
<tr>
<td>31</td>
<td>32</td>
<td>/DSEL3</td>
</tr>
<tr>
<td>33</td>
<td>34</td>
<td>DIR</td>
</tr>
<tr>
<td>35</td>
<td>36</td>
<td>/STEP</td>
</tr>
<tr>
<td>37</td>
<td>38</td>
<td>WD</td>
</tr>
<tr>
<td>39</td>
<td>40</td>
<td>/WG</td>
</tr>
<tr>
<td>41</td>
<td>42</td>
<td>/TR00</td>
</tr>
<tr>
<td>43</td>
<td>44</td>
<td>/WPRT</td>
</tr>
<tr>
<td>45</td>
<td>46</td>
<td>/RRD</td>
</tr>
<tr>
<td>47</td>
<td>48</td>
<td>not used</td>
</tr>
<tr>
<td>49</td>
<td>50</td>
<td>/MOTOR</td>
</tr>
</tbody>
</table>

Connector J5 is a standard 50-pin header for 8 inch drives. To hook up 5.25 inch drives it will be necessary to transpose the signals to a 34-pin header. If you build this connector yourself make sure it conforms to the ANSI standard and refer to the schematics. Optionally, you may order an assembled and fully tested connector from Teletek.
7.4.2 Drive Signal Definition

The following is a brief description of the meaning and purpose of the drive interface signals. For a more explicit description of these signals, refer to the manual for your particular drives.

<table>
<thead>
<tr>
<th>Signal</th>
<th>Direction</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>/TG43</td>
<td>out</td>
<td>Track Greater than 43. An active low signal means a track above 43 is being accessed.</td>
</tr>
<tr>
<td>/DS</td>
<td>in</td>
<td>Double sided. An active low signal tells the controller the drive contains a double sided disk.</td>
</tr>
<tr>
<td>/SSO</td>
<td>out</td>
<td>Side Select Output. Selects either side of the diskette.</td>
</tr>
<tr>
<td>/HLD</td>
<td>out</td>
<td>Head Load. Controls the loading of the Read/Write against the media.</td>
</tr>
<tr>
<td>/IP</td>
<td>in</td>
<td>Index Pulse. Informs the controller an index hole has been sensed.</td>
</tr>
<tr>
<td>/READY</td>
<td>in</td>
<td>Drive READY. This input indicates the drive is ready for access.</td>
</tr>
<tr>
<td>/DSEL0</td>
<td>out</td>
<td>Drive SELECT 0. Selects drive 0.</td>
</tr>
<tr>
<td>/DSEL1</td>
<td>out</td>
<td>Drive SELECT 1. Selects drive 1.</td>
</tr>
<tr>
<td>/DSEL2</td>
<td>out</td>
<td>Drive SELECT 2. Selects drive 2.</td>
</tr>
<tr>
<td>/DSEL3</td>
<td>out</td>
<td>Drive SELECT 3. Selects drive 3.</td>
</tr>
<tr>
<td>/DIR</td>
<td>out</td>
<td>DIRECTION. Controls the direction of the disk read/write heads.</td>
</tr>
<tr>
<td>/STEP</td>
<td>out</td>
<td>STEP Pulse. Moves the read/write heads one cylinder in either direction.</td>
</tr>
<tr>
<td>/WD</td>
<td>out</td>
<td>Write Data. Contains the MFM or FM encoded data being written to disk.</td>
</tr>
<tr>
<td>/WG</td>
<td>out</td>
<td>Write Gate. Informs the drive that a write operation is coming up.</td>
</tr>
</tbody>
</table>
/TR00  in  On Track 00. Informs the controller that the heads are positioned over cylinder zero.

/WPRT  in  Write PRoTect. This signal informs the controller that the diskette in use is write protected.

/RRD  in  Read Raw Data. Contains the MFM or FM encoded data being read from disk.

/MOTOR  out  MOTOR control. Controls the drive motor. 0 = on. 1 = off.

7.4.3 Drive Configurations

Most floppy disk drives can be customized by the owner/user through the use of trace cuts, shunts, jumpers or switches. The supported customization options are described in the manual provided by the manufacturer of the floppy disk drive. Many of the options are purely personal preference; the factory settings are acceptable for use with the Systemaster II.

Three of the common floppy disk drive options are critical to the Systemaster II:

1. The Western Digital floppy disk controller checks the READY signal from a drive before selecting the side. For this reason, the drive must return the READY signal whenever a diskette is in the drive, regardless of the type of diskette and the side selected. Do not use READY qualified by the side selected and the number of sides. In other words, if a single sided diskette is in the drive and the second side is selected, the READY signal should be returned anyway.

2. The drive door should be locked with "HEAD LOAD".

3. The head should be loaded with the "HEAD LOAD" signal, not with the "SELECT" signal.
CHAPTER 8 - DIRECT MEMORY ACCESS (DMA)

Direct Memory Access (DMA) is a technique used to speed up data transfers. DMA operates by using a special controller that does only one thing, transfer data from one place to another. By using this dedicated controller it is not necessary to repeat CPU commands or read data into the CPU during a data transfer. Once the DMA is set up and started, the CPU "goes to sleep" while the DMA controller takes care of the transfer.

Systemaster II uses the Zilog Z80 DMA controller and makes full use of that chip's capabilities.

8.1 CPU to DMA INTERFACE

The DMA is I/O mapped at 18h to 1Bh. The CPU accesses the DMA chip's internal registers via I/O reads and writes. Internal register access is done with register base pointers.

8.2 DMA SUPPORT LOGIC

The DMA uses minimal support logic. The controller is operated at half of the CPU speed: 3 MHz on the 6 MHz board and 4 MHz on the 8 MHz board. No wait states are implemented on its RDY/WAIT line.

8.3 DMA CHANNELS

A DMA channel is essentially a transfer path with a source and a destination. The Z80 DMA is a single channel device; however, because its source and destination addresses are fully programmable, its performance is equal to or greater than that of most multichannel devices. On the Systemaster II, the possible transfer paths are:

- DMA to/from ASCC channels
- DMA to/from CIO channels
- DMA to/from floppy disks
- DMA to/from memory
- DMA to/from S-100 bus
  (for slaves, hard disk controller, etc.)
8.4 DMA SOFTWARE INTERFACE

Operation of the DMA device is not trivial. As mentioned before, access to the internal registers is done with a pointer technique. Even the simplest transfer will require that most or all of the registers be loaded with a value. If you plan to write your own drivers, Teletek recommends that you purchase the Zilog Z80 DMA Technical Manual. See "Appendix D - Bibliography".

9.1 INTERRUPT STRUCTURE

Prioritization of interrupt sources occurs in the following three areas:

1. The Z80 daisy-chain interrupt scheme implements interrupt priorities between actual hardware devices based on their physical location in the daisy-chain. This daisy-chain includes the AM9519 interrupt controller, the Z8531-ASCC, and the Z8536-CIO in that order with the AM9519 at the start of the daisy-chain as shown below.

```
+5v
|    |
| IEI |
| 9   |
| 5   | ---- Eight interrupt requests are
| 1   |     prioritized internally.
| 9   |
|     _IEO_
```

```
IEI
A
S
C
     _IEO_
```

```
IEI
C | ---- When the port inputs
I |     are set to interrupt,
O |     the CIO prioritizes
     internally.
     _IEO_ (lowest priority)
     *     
```

9-1
2. The AM9519 prioritizes its 8 interrupt request inputs.
   - 74LS74 Parity Error Latch
   - WD2797 FDC interrupts
   - S-100 bus Vectored Interrupt Lines (V10-V14)

3. The Z8531-ASCC and Z8536-CIO each contain an internal daisy-chain which prioritizes interrupt sources internal to the particular device.

   A device on the daisy-chain which has an interrupt under service will prevent any other devices further down the daisy-chain from posting interrupts. The CIO and SCC will disable the lower daisy chain if either an Interrupt Under Service bit is set or the Disable Lower Daisy-chain (DLC) bit is set. The AM9519 will disable the lower daisy-chain if an interrupt is under service and its ISR bit is set. The AM9519 also disables the lower daisy-chain when the Master Mask control bit M7 in the mode register is set to 0, both disabling the lower daisy-chain and disarming the AM9519.

   The table on the next page is a map of the interrupt structure hierarchy based on interrupt source priorities and listing all possible sources from the interrupting devices. During a Z80 mode 2 interrupt acknowledge cycle, the Z8531-ASCC and Z8536-CIO devices have the ability to alter a base interrupt vector response byte to indicate which internal interrupt source is being acknowledged (called Vector-Includes-Status mode). The bits that are modified in the base vector are listed in the <Status Vector> column. Note that the priorities of the internal interrupt sources in the SCC and CIO do NOT correspond one-to-one with the modification of the base interrupt vectors.

   Not all interrupting devices are used in Vector-Includes-Status mode, but vectors have been assigned and entries have been allocated in the interrupt vector table for all possible interrupt sources.
### Interrupt Priority Map

<table>
<thead>
<tr>
<th>Source Device</th>
<th>Condition</th>
<th>Status Vector</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;highest&gt;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>9519-V10</td>
<td>74LS74 Parity ERROR*</td>
<td></td>
</tr>
<tr>
<td>V11</td>
<td>available</td>
<td></td>
</tr>
<tr>
<td>V12</td>
<td>WD2797 INTRQ*</td>
<td></td>
</tr>
<tr>
<td>V13</td>
<td>S-100 - V10</td>
<td></td>
</tr>
<tr>
<td>V14</td>
<td>S-100 - V11</td>
<td></td>
</tr>
<tr>
<td>V15</td>
<td>S-100 - V12</td>
<td></td>
</tr>
<tr>
<td>V16</td>
<td>S-100 - V13</td>
<td></td>
</tr>
<tr>
<td>V17</td>
<td>S-100 - V14</td>
<td></td>
</tr>
<tr>
<td>Z8531-ASCC</td>
<td>Ch A Rx Special Cond.</td>
<td>-----111x</td>
</tr>
<tr>
<td></td>
<td>Ch A Rx Buffer Full</td>
<td>-----110x</td>
</tr>
<tr>
<td></td>
<td>Ch A Tx Buffer Empty</td>
<td>-----100x</td>
</tr>
<tr>
<td></td>
<td>Ch A EXT/STATUS</td>
<td>-----101x</td>
</tr>
<tr>
<td></td>
<td>Ch B Rx Special Cond.</td>
<td>-----011x</td>
</tr>
<tr>
<td></td>
<td>Ch B Rx Buffer Full</td>
<td>-----010x</td>
</tr>
<tr>
<td></td>
<td>Ch B Tx Buffer Empty</td>
<td>-----000x</td>
</tr>
<tr>
<td></td>
<td>Ch B EXT/STATUS</td>
<td>-----001x</td>
</tr>
<tr>
<td>Z8536-CIO</td>
<td>Counter/Timer #3</td>
<td>-----00x</td>
</tr>
<tr>
<td></td>
<td>Port A</td>
<td>-----000x</td>
</tr>
<tr>
<td></td>
<td>to</td>
<td>-----111x</td>
</tr>
<tr>
<td></td>
<td>Counter/Timer #2</td>
<td>-----01x</td>
</tr>
<tr>
<td></td>
<td>Port B</td>
<td>-----000x</td>
</tr>
<tr>
<td></td>
<td>to</td>
<td>-----111x</td>
</tr>
<tr>
<td></td>
<td>Counter/Timer #1</td>
<td>-----10x</td>
</tr>
<tr>
<td></td>
<td>Counter/Timer ERR</td>
<td>-----11x</td>
</tr>
<tr>
<td>&lt;lowest&gt;</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Each interrupt source in the AM9519 has its own interrupt response vector. There are base interrupt response vectors for each of the following ASCC or CIO interrupt sources:

- ASCC uses only one base vector
- CIO Port A base vector
- CIO Port B base vector
- CIO Counter/Timer base vector
9.2 INTERRUPT CONTROLLER

Systemaster II's interrupt capabilities are enhanced by the use of a programmable interrupt controller. The AM9519 Universal Interrupt Controller (9519 UIC) is an interrupt handling device that manages the masking, priority resolution and vectoring of up to eight interrupts.

9.2.1 CPU to UIC Interface

The 9519 UIC is I/O mapped at 10h to 13h. I/O ports 10h and 11h are tied to the 9519 data port and command/status port, respectively. The ports are duplicated at 12h and 13h.

<table>
<thead>
<tr>
<th>Interrupt Controller Ports</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address</td>
</tr>
<tr>
<td>--------</td>
</tr>
<tr>
<td>10h</td>
</tr>
<tr>
<td>11h</td>
</tr>
</tbody>
</table>

9.2.2 Interrupt Assignment

The interrupt request inputs of the 9519 are fully programmable for polarity: high or low. The Systemaster II uses active low polarity. The eight inputs are prioritized as follows:

IREQ0* 74LS74 Parity ERROR*
IREQ1* available
IREQ2* WD2797 INTRQ*
IREQ3* S-100 - V10
IREQ4* S-100 - V11
IREQ5* S-100 - V12
IREQ6* S-100 - V13
IREQ7* S-100 - V14

9.2.3 UIC Software Interface

The 9519 Interrupt Controller must be enabled to receive interrupts from the Z8531 ASCC or the Z8536 CIO. If the 9519 is disabled, the lower daisy-chain will also be disabled, preventing interrupts from the lower priority interrupting devices.

9-4
9.2.4 UIC Register Bit Definitions

**STATUS REGISTER**

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
</table>

- Binary vector of highest priority
- Active interrupt request (valid only if bit 7 = 0)
- Master interrupt enable
  - 0 = disabled, 1 = enabled
- Interrupt mode
  - 0 = interrupt, 1 = polled
- Priority mode
  - 0 = fixed, 1 = rotating
- Master chip enable
  - 0 = disabled, 1 = enabled
- Interrupt pending
  - 0 = interrupt, 1 = no interrupts

**MODE REGISTER**

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
</table>

- Priority mode
  - 0 = fixed, 1 = rotating
- Vector selection
  - 0 = individual vector, 1 = common
- Interrupt mode
  - 0 = interrupt, 1 = polled
- Output interrupt signal polarity
  - 0 = active low, 1 = active high
- Input interrupt signal polarity
  - 0 = active low, 1 = active high
- Register pre-select
  - 00 = Interrupt service reg.
  - 01 = Interrupt mask reg.
  - 10 = Interrupt request reg.
  - 11 = Auto clear register
- Master chip enable
  - 0 = disable, 1 = enable
9.2.5 UIC Command Summary

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000 0000</td>
<td>Reset</td>
</tr>
<tr>
<td>001 0000</td>
<td>Clear all IRR and IMR bits</td>
</tr>
<tr>
<td>001 lxxx</td>
<td>Clear IRR and IMR bits xxx</td>
</tr>
<tr>
<td>0100 0000</td>
<td>Clear all IRR bits</td>
</tr>
<tr>
<td>0101 0000</td>
<td>Set all IRR bits</td>
</tr>
<tr>
<td>0100 lxxx</td>
<td>Clear IRR bit xxx</td>
</tr>
<tr>
<td>0101 lxxx</td>
<td>Set IRR bit xxx</td>
</tr>
<tr>
<td>0010 0000</td>
<td>Clear all IMR bits</td>
</tr>
<tr>
<td>0011 0000</td>
<td>Set all IMR bits</td>
</tr>
<tr>
<td>1011 0000</td>
<td>Preselect IMR for loading</td>
</tr>
<tr>
<td>0010 lxxx</td>
<td>Clear IMR bit xxx</td>
</tr>
<tr>
<td>0011 lxxx</td>
<td>Set IMR bit xxx</td>
</tr>
<tr>
<td>1100 0000</td>
<td>Preselect auto clear register for loading</td>
</tr>
<tr>
<td>111BY1 BY0xxx</td>
<td>Load BY1 and BY0 into interrupt response byte count (see table below) and preselect reponse memory xxx</td>
</tr>
<tr>
<td>0110 0000</td>
<td>Clear highest priority ISR bit</td>
</tr>
<tr>
<td>0111 0000</td>
<td>Clear all ISR bits</td>
</tr>
<tr>
<td>0111 lxxx</td>
<td>Clear ISR bit xxx</td>
</tr>
<tr>
<td>100x xxxx</td>
<td>Load mode register bits 4-0 with xxxxx</td>
</tr>
<tr>
<td>1010 xx00</td>
<td>Load mode register bits 6-5 with xx</td>
</tr>
<tr>
<td>1010 xx01</td>
<td>Load mode register bits 6-5 with xx and set mode register bit 7</td>
</tr>
<tr>
<td>1010 xx10</td>
<td>Load mode register bits 6-5 with xx and clear mode register bit 7</td>
</tr>
</tbody>
</table>

Interrupt response bytes

<table>
<thead>
<tr>
<th>BY1</th>
<th>BY0</th>
<th>byte count</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>3</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>4</td>
</tr>
</tbody>
</table>
APPENDIX A - SPECIFICATIONS

CPU  Z80B (6 MHz) or Z80H (8 MHz)

SPEED  6 MHz: 0 wait states for all RAM cycles as well as all offboard memory accesses. 2 wait states (536 ns) for EPROM.

8 MHz: 1 wait state for all RAM cycles as well as all offboard memory accesses. 3 wait states (525 ns) for EPROM.

MEMORY  RAM: Stacked 128K bytes dynamic RAM with parity, in two 64K banks. 128 cycle, 2 ms refresh rate required. 6 MHz board uses 150 ns devices. 8 MHz board uses 120 ns devices.

EPROM: 28-pin socket defined for JEDEC approved INTEL universal site for EPROMS. 450ns, 2K device standard. Provisions for removing from memory map and automatic enable at 0000h upon power-up or reset.

PERIPHERALS  Two serial ports implemented with 6 MHz Zilog Z8531 ASCII. Both with full modem handshake. RS-232 drivers onboard.

Two parallel ports implemented with 6 MHz Zilog Z8536 CIO. Ports can be configured for two full Centronics devices, optional SCSI or IEEE 488 ports, or multiprocessing communication.

CLOCK  Zilog CIO provides interrupt time clock for use as chronograph or multiprocessing timer.

FLOPPY DISKS Support for 4 single/double sided, single/double density, 8 inch and 5.25 inch floppy disk drives. Implemented with Western Digital's WD2797-02.
**DMA**

| DMA | 1 DMA channel controlled by a Zilog DMA running at half the speed of the CPU: 3 MHz on the 6 MHz board and 4 MHz on the 8 MHz board. The hardware request is assigned to floppy for byte transfers. |

**INTERRUPTS**

| INTERRUPTS | Vectored interrupts provided by AMD9519A-1 for onboard devices. Interrupts are assigned for FDC, DMA and parity error. Five interrupt inputs are available on the S-100 bus for true vectored interrupt control. |

**BOARD**

| BOARD | Four layer board, 5.125" x 10.00", excluding edge connector. Solder masked. Silk screened. |

**POWER**

| POWER | +5 volts @ 2.0 amps  
+12 volts @ 40 milliamps  
-12 volts @ 40 milliamps |

**COOLING**

| COOLING | Forced air cooling is required. |
APPENDIX B - BOARD LAYOUT DIAGRAM
(this page intentionally blank)
Missing from original
APPENDIX C - SCHEMATIC DIAGRAMS

The schematic diagrams shown on the following pages are proprietary to TELETEK ENTERPRISES INC. and are copyrighted.
(this page intentionally blank)
Missing from original
APPENDIX D - BIBLIOGRAPHY

Zilog literature
-----------------
The Z80B/Z80H Technical Manual
The Z8530 SCC Technical Manual
  (includes ASCC information)
The Z8536 CIO Technical Manual
The Z80 DMA Technical Manual

Available from:

Zilog Incorporated
1315 Dell Avenue 99 South Bedford St.
Campbell, CA 95008 or Burlington, MA 01803
(408) 370-8120 (617) 273-4222

PLA literature
---------------
Monolithic Memories
2175 Mission College Blvd.
Santa Clara, CA 95050
(408) 970-9700

AM9519 literature
------------------
MOS Microprocessors and Peripherals Databook
Advanced Micro Devices
901 Thompson Place
P.O. Box 3453
Sunnyvale, CA 94088
(408) 732-2400

WD2797 literature
------------------
Western Digital
2445 McCabe Way
Irvine, CA 92714
(415) 941-0216
(this page intentionally blank)
APPENDIX E - GLOSSARY

This glossary is a summary of the abbreviations used in this manual. It is intended only as a general reference for readers who have limited experience with computer hardware and the many abbreviations used to describe it. This is in no way a complete list of the jargon used in this manual.

Units

---

s seconds
ms milliseconds thousandths of a second
us microseconds millionths of a second
ns nanoseconds billionths of a second
K kilobytes multiples of 1024 bytes
KHz kilohertz thousands of cycles per second
MHz megahertz millions of cycles per second

Industry Abbreviations

-------------------

RAM random access memory
ROM read-only memory
PROM programmable read-only memory
EPROM erasable programmable read-only memory
EEPROM electrically erasable programmable read-only memory

CPU central processing unit
HCT high speed CMOS technology
IC integrated circuit
I/O input/output
LS low power shotky
PCB printed circuit board
S shotky
TTL transistor-transistor logic
Generic Part Numbers
---------------------
2716  2K x 8-bit EPROM
2732  4K x 8-bit EPROM
2764  8K x 8-bit EPROM
27128 16K x 8-bit EPROM
27256 32K x 8-bit EPROM

74HCT00  hex inverter
74HCT74  dual D latch

74LS32  quad OR gate
74LS164  8-bit parallel output serial shift register
74LS221  dual one-shot
74LS259  8-bit addressable latch
74LS280  parity checker/generator
74LS393  dual 4-bit counter

Manufacturer's Part Numbers
-----------------------------
AM9519  Advanced Micro Devices Universal Interrupt Controller (UIC)
Z8536  Zilog Counter/Timer and Parallel I/O Unit (CIO)
WD2797  Western Digital Floppy Disk Controller (FDC)

Manufacturer's Abbreviations
-------------------------------
ASCC  Zilog Asynchronous Serial Communication Controller
CIO   Zilog Counter/Timer and Parallel I/O Unit (Z8536)
UIC  Advanced Micro Devices Universal Interrupt Controller (AM9519)
Design Philosophy

The Teletek Systemaster II* is the next evolutionary step in our line of S-100 master boards. Our first introduction was the FDC-I in 1980 followed by the Systemaster in April of 1982. Now, with a larger and more sophisticated end-user base, demand for faster systems, with more memory, is increasing. Teletek's response to this demand is the Systemaster II*, an ideal four-function master board for a single-user system, or a cost-effective high performance system controller/file server for a multi-user, multi-processing system, capable of supporting 8-bit and/or 16-bit slaves.

The Systemaster II* is an 8-bit, four-function single board computer which fully conforms to the S-100/IEEE-696 standard. The Systemaster II* achieves optimum performance in multi-user systems when combined with SBC-IIs, SBC-Ils, or SBC 8667s from Teletek. The Systemaster II* will also support slave boards by other manufacturers when appropriate software drivers are provided.

CPU

Systemaster II* has a 280H microprocessor operating at 6 MHz in the standard configuration. An optional 280H operating at 8MHz is also available. This flexibility in CPU speeds offers the system integrator the freedom to design a system with consideration for the cost versus performance issues.

RAM Memory

One row of stacked 64K DRAMs provide two 64K banks of parity checked RAM for a total of 128K of memory. The banks are software selectable and parity functions may be disabled. The RAM is optimized for use with CP/M 3.0 or TurboDOS 1.3 banked memory requirements.

ROM Memory

The JEDEC approved ROM layout is used on Systemaster II*. That is, a 28 pin socket may be configured to handle the following devices: 2716, 2732, 2764, 27128 or 27256. This capability allows the user to run application firmware of up to 32K bytes. Memory space is maximized by providing the capability to enable or disable the ROM from the memory area. When this is done, the full 64K addressing range may be used for RAM. The ROM is automatically enabled upon power up or reset. The Systemaster II* comes with 2K of ROM in the standard configuration.

Direct Memory Access (DMA) Controller

The 280A DMA controller makes full use of memory speed by controlling high speed transfers onboard and over the bus. The flexibility of this device provides for "memory to I/O", "I/O to memory" and "memory to memory" transfers. The hardware DMA request is dedicated to the floppy controller, however, software DMAs may be initiated for memory and I/O.

Serial Ports

Two RS232C serial channels are provided for communications with terminals and other serial devices. Both channels are full duplex at 50 to 19200 baud. Full modem handshake is provided for each channel, and baud rates to each port are software selectable. The standard configuration comes with a Zilog ASCC for asynchronous communications. An optional SCC may be substituted for synchronous protocols like SDLC. RS232 drivers are onboard, thus there are no pad-boards required, resulting in clean, neat packaging.

Parallel Ports

Systemaster II* provides two independent 8-bit, bidirectional parallel ports. Parallel port control is provided by the Zilog CIO which supports various combinations of handshake and data transfers. In the standard configuration, both ports support Centronics interfaces. Both ports may be combined to form a 16-bit port. An optional adapter may be attached that will enable the user to control test and lab instrumentation via IEEE-488 (GPIB) control, or convert the ports into a SCSI interface for control of hard disks and other devices.

Interval Clock

The CIO has three independent 16-bit counter/timers which are software controlled. One timer is used for a "tick clock" used in system management. The other two CTCs are available for software time related functions.

Interrupts

Systemaster II* uses the Zilog mode 2 interrupts. The serial and parallel controllers are in an "interrupt daisy chain". The rest of the controllers are supported by an AMD9519 which provides eight individual programmable and vectored interrupts. The interrupts are assigned to the DMA, floppy disk, and parity functions while the remaining five interrupts are available for the S-100 bus. Providing true vectored interrupts to the S-100 bus will raise system efficiency by allowing interrupt driven communications to slaves and other devices on the bus.

Floppy Disk Control

Flexible disk control is managed by the Western Digital WD2797. This IC has an on-chip phase lock loop-data recovery circuit and prewrite compensation that provide high performance for the following capabilities:

- Single density (IBM 3740) or double density (System 34) data transfers under software selection and control.
- IBM diskette formatting capability.
- Simultaneous control of single or double sided drives.
- Simultaneous control of up to four 5.25" and/or four 8" drives.
- Multiple sector read/write.
- Automatic seek with verify.
- Software control of motor and media sense drive signals.
- Selectable sector sizes of 128K, 256K, 512K or 1024K bytes.
- CRC error detection.
- Programmable step rates for single density diskettes of: 6ms, 12ms, 20ms, and 30ms.
- Programmable step rates for double density diskettes of: 3ms, 6ms, 10ms, and 15ms.

Software

The Systemaster II* is supported under both TurboDOS 1.3 and CP/M 3.0. A single, intelligent, on-board EPROM will boot either operating system from floppy or hard disk, providing convenience and ease of operation to the end user. The software dynamically determines the size, density, number of sides and number of tracks of each floppy disk in the system thereby increasing the user "friendliness" of the system. Extensive use of DMA, buffered console I/O and printer output, cache disk buffering and optional RAM Drive provide for high speed operation. The memory banking capability of the Systemaster II* hardware is exploited to provide a TPA of over 63K under TurboDOS 1.3 and 68K under CP/M 3.0.

Utility programs to configure the system and to format, backup, and verify most kinds of disks are provided in addition to the standard utility programs available with each operating system. Teletek's popular Tape Utility, for archiving data to cartridge tape, is also supported under both operating systems.

(Specifications subject to change without notice)
OVERVIEW

Teletek's implementation of TurboDOS on the Systemaster II includes significant improvements in all areas of the software. Compared with the driver code for the original Systemaster (here called Systemaster I, for clarity), the code for Systemaster II is faster, smaller, more flexible, more modular, and generally easier to use. This document will highlight the most important differences.

FLOPPY DISKS

Two major improvements have been made to the Systemaster II TurboDOS floppy disk implementation: 5.25 inch mini-floppy disk support has been included, and all disk formats have been changed to be more flexible. Data exchange between systems is supported through the standard CP/M single density format and through all four standard TurboDOS formats.

The Systemaster II supports both 8 inch and 5.25 inch disk drives. Both sizes may be installed in the same system, allowing you to copy files from one size to the other. The system will cold-boot from either size. Once the operating system has been GENSEd for the particular drive mix being used, both the system and the diskette format program (SM2FMT) will automatically self-adjust as you switch between different size drives. Among other changes, the format program will present a menu appropriate to the size of the diskette selected for formatting.

You can now format diskettes with any of four sector sizes in either single or double density. You may also select the operating system (logical) disk parameters most suitable to your application. For example, you may increase or decrease the number of directory entries on a particular disk and that disk will remain compatible with all other Systemaster II disks, standard or non-standard. For your convenience, the most popular formats are simple menu choices in the format program. Other formats can be designed by selecting the custom format option.

The format program is set up standard for 77 tracks per side on 8 inch drives and 40 tracks per side on 5.25 inch drives; however the number of tracks for 5.25 inch drives is a patchable variable and may be changed with the TurboDOS MONITOR command. (The byte is at location 0104 hex when the format program is viewed from the MONITOR. The most common values are 23, 28 and 50 hex, for 35, 40 and 80 tracks per side, respectively.) Disks
FLOPPY DISKS (continued)

with different numbers of tracks may be mixed in the operating
system with no difficulty. Note, however, that disks written
with different track spacings may NOT be mixed between drives;
disks written on a 48 tpi drive cannot be read on a 96 tpi drive,
and vice versa.

All Systemaster II diskettes have at least one reserved
track to allow them to be labeled with a format description.
Parameters such as the number of tracks, the size of the sectors,
and the number of directory entries are read from this label each
time the disk is inserted, and are used to construct a temporary
disk format table in the operating system. In addition to vastly
increasing the flexibility of diskette formats and speeding the
process of logging on each new diskette, this use of disk labels
eliminates unused format tables from the operating system.

Due to the number of supported diskette formats, the memory
savings from the elimination of disk tables is considerable.
With two drive sizes, four sector sizes, two densities, two
sides, and innumerable choices for block size, directory size and
number of tracks, over 1200 different floppy disk formats are
possible. Without the use of diskette labels, the tables for all
these formats would require over 16K of system memory. With the
use of disk labels, only 56 bytes are required.

The reserved track results in a loss of 4K to 8K of avail-
able data space on 8 inch floppy disks, when compared to similar
formats for Systemaster I. Since most work is done on hard disks
anyway, Teletek does not feel this should be a problem.

HARD DISKS

There are several major improvements in the HD/CTC drivers
for Systemaster II over those designed for Systemaster I. These
improvements include sector skewing, DMA data transfers, an
optional interrupt driven protocol, and the ability to cold-boot
the system directly from the hard disk.

The use of sector skewing in the new Systemaster II driver
for HD/CTC (SM2HD) makes the hard disk format incompatible with
the format used previously. However, compatibility between old
and new systems is possible. To make a Systemaster II system
compatible with an existing disk, the Systemaster II may use the
generic hard disk driver (HDCTC). To make a non-Systemaster II
system compatible with the new format, skewing can be added to
the "HDCTC" driver by adding the following patch to the PAR file:

SKWTBL = 00,05,0A,0F,04,09,0E,03,08,0D,02,07,0C,01,06,0B
HARD DISKS (continued)

The interrupt driven protocol is selectively enabled by a
patch parameter, allowing the standard HD/CTC hardware to be used
with the new driver. Maximum system performance is obtained by
modifying the HD/CTC for S-100 vectored interrupts and suitably
setting the hard disk interrupt patch parameter.

All of these improvements together allow the system to read
multiple hard disk sectors per disk rotation. Use a 1K disk
buffer size in the TurboDOS operating system.

For more complete details on using the HD/CTC, including how
to boot directly from the hard disk, read document C1014-A.02,
"How to Optimize HD/CTC Performance with Systemaster II". This
document is available from Teletek.

SERIAL PORTS

Improvements in the serial port drivers include interrupt
driven output buffers as well as interrupt driven input buffers,
and a multi-channel serial communications manager.

The interrupt driven output buffers allow optimum data
output to printers and terminals. Remember, TurboDOS does back-
ground multi-tasking. During the time a process is running it
may send buffered data, and while the process is not running the
data will continue to be sent from the buffer to the printer or
terminal.

The multi-channel serial communications manager allows
additional serial communications channels to be added to the
system by writing additional drivers and linking them into the
operating system. For example, the Teletek PSIO board could add
an additional four communication ports to a system with the
appropriate drivers. These additional communications ports would
be directly accessible by the TurboDOS T-functions 34 through 40.

PARALLEL PORTS

The parallel ports include interrupt driven output buffers
as described in the serial port section above.

NETWORK DRIVERS

The network drivers have been redesigned to allow DMA data
transfers, optional interrupt protocol, and reentrant execution
by multiple processes. Complete information may be found in
document C1014-A.03, entitled "Systemaster II Network Options".
This document is available from Teletek.
TELETEK READ/WRITE DISK VERIFY UTILITY
for TurboDOS

Copyright 1985 by TELETEK Enterprises Inc.
All rights reserved.

TVERIFY Command
The TVERIFY command scans a disk for bad blocks, and marks them so that TurboDOS will avoid using them.

Syntax
TVERIFY {d:}

Explanation
The TVERIFY command tests every block on the disk identified by "d:“. (If the "d:" parameter is omitted, TVERIFY will prompt you for a drive letter.) Each block is tested by first reading and saving the original data from the block, then writing any optional test patterns into the block and verifying each pattern, and finally re-writing the original data back into the block and verifying it. If bad blocks are detected, TVERIFY will tell you how many were encountered and will create a read-only directory entry under the name BLOCKS.BAD in the current user area to reserve the defective blocks and prevent their subsequent use by TurboDOS. The disk to be verified must be attached to the processor in which the command is executed. Use of the TVERIFY command is restricted to privileged log-ons only.

Up to eight test patterns may be used. These test patterns are suggested:

01010101 10101010 11001100 00110011
11100000 00001111 11111111 00000000

If you enter 0 for the number of test patterns, the program reverts to a read-only verification like the VERIFY command supplied by Software 2000 on the TurboDOS distribution diskette.

The execution time for TVERIFY will vary greatly depending on the number of test patterns chosen and the size and speed of the drive. A read-only verify of a single density floppy usually completes in less than a minute. Testing all eight patterns on a 20 megabyte formatted hard drive may take as long as four hours.
TELETEK READ/WRITE DISK VERIFY UTILITY
for TurboDOS

Copyright 1985 by TELETEK Enterprises Inc.
All rights reserved.

Example #1:

```0A}TVERIFY B:

How many test patterns would you like to use (0-8)? 0

Insert disk to be verified in drive B
Enter <CR> to begin verifying: [RETURN]

Preparing to verify disk,
DO NOT INTERRUPT

Verifying blocks on drive: B

Verify completed - 0 bad blocks found

0A}```

Example #2:

```0A}TVERIFY
Select disk to verify: B
How many test patterns would you like to use (0-8)? 2
Input test pattern in binary (ie: 10101010, etc.): 00110011
Input test pattern in binary (ie: 10101010, etc.): 11001100

Insert disk to be verified in drive B
Enter <CR> to begin verifying: [RETURN]

Preparing to verify disk,
DO NOT INTERRUPT

Verifying blocks on drive: B

Marking bad blocks in directory
Verify completed - 4 bad blocks found

0A}```
TELETEK READ/WRITE DISK VERIFY UTILITY
for TurboDOS

Copyright 1985 by TELETEK Enterprises Inc.
All rights reserved.

<table>
<thead>
<tr>
<th>Error Messages</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-privileged user</td>
</tr>
<tr>
<td>Unable to execute from bank 1</td>
</tr>
<tr>
<td>Unable to lockout verify drive</td>
</tr>
<tr>
<td>Verify drive not ready</td>
</tr>
<tr>
<td>Not enough memory for bad block list</td>
</tr>
<tr>
<td>Error marking bad blocks</td>
</tr>
<tr>
<td>Bad sector in disk directory</td>
</tr>
</tbody>
</table>
1.0 INTRODUCTION

The new Systemaster II TurboDOS system includes three different network options/drivers for use with different slave boards and different system requirements.

In the following section, each of the Systemaster II TurboDOS network options will be presented in detail. The required operating system modules and configuration parameters will be included.

The third section of this document will provide an example of how to implement a mixed SBC-I and SBC-II TurboDOS system.

The last section of this document will give some pointers on how to get the maximum performance out of the new network drivers provided with the Systemaster II.

Some of the configuration parameters will be presented as "xxxxx@". In these cases the true parameter name will be formed by substituting a letter (A, B, C, etc.) for the "@" on all parameters depending on what order the network drivers appear in the TurboDOS GEN file. For example, if a driver is the first network driver in the GEN file, all of it's parameters will be of the form "xxxxxA" and the next network drivers parameters will be of the form "xxxxxB".

We will occasionally make reference to a "slave", this is one slave processor, not one slave board (eg: the SBC-II is two slaves but only one board).

Refer also to the Software 2000 TurboDOS IMPLEMENTOR'S GUIDE for complete descriptions of network configuration parameters built into the TurboDOS operating system.
2.1 Network option 1

The 'SM2MX2' network driver (network option 1 in the GEN and PAR files) supports both SBC-I and SBC-II slaves in mixed systems. This driver is basically the same as the network driver for the original Systemaster, and may be used with the standard Teletek TurboDOS slave boot proms. Changes from the Systemaster network driver were made to timing delay constants to allow for the faster processor on the Systemaster II.

This network driver supports a total of 16 slaves in the system. This includes combinations of SBC-I and SBC-II slaves however, the SBC-II slave currently will not work with this driver under TurboDOS 1.41 (only TurboDOS 1.3).

This driver uses a complicated hard-polled network protocol and a poll routine to poll the slaves. This allows one network transaction to be in process at a time. This polled protocol makes this the slowest network driver option.

2.1.1 Modules required

The modules required in the Systemaster II operating system for this network option are:

'SM2MX2' Systemaster II network driver
'@INT0' or '@INT9' Only if SBC-I slaves are in system
'INT02' or 'INT92' Only if SBC-II slaves are in system

The SBC-I slaves must use the 'NETSX1' slave network driver and the 'HNITS1' or 'HNITSB' initialization modules. The SBC-II slaves must use the 'NETSX2' slave network driver and the 'HNITS2' initialization module.

Standard SBC-I and SBC-II slave TurboDOS boot proms must be used.

2.1.2 Configuration parameters

The SM2MX2 driver has five patchable parameters as follows:

CKTNUM This byte value is the circuit address/number that this network driver controls.

NMBSLV This byte value between 1 and 16 (1-10 hex) is the number of slaves on this network circuit and the number of slaves the SM2MX2 is to service (1 per SBC-I and 2 per SBC-II).

SLVPAT This 16 byte table is the slave port address table. It contains the base address for each slave on the network circuit.
SLVSST  This 16 byte table is the slave file suffix character table. It contains one character for each slave, this character is appended to the filename "OSSLAVE" to identify the slave's download file ("OSSLAVEx.SYS").

TYPTBL  This 16 byte table is the slave type table. For each slave it contains either a "1" for an SBC-I slave or a "2" for an SBC-II slave.

=====================================================================
-----------------< NETWORK OPTION 1 EXAMPLE PARAMETERS >-----------------
=====================================================================
CKTNUM    =  0       <-- This is the only circuit
NMBSLV    =  1       <-- There is only one slave

Slave system file suffix characters:
  Slave --> ABCDEFGHIJKLMNOP

SLVSST    = "      "    <-- Send "OSSLAVE.SYS" to all slaves

Slave system type table:
  Slave --> ABCDEFGHIJKLMNOP

TYPTBL    = "11111111111111"  <-- All slaves are SBC-I's

Slave port assignments:
  Slave --> A  B  C  D  E  F  G  H

SLVPAT    = 0B0,0B4,0B8,0BC,0C0,0C4,0C8,0CC
  Slave --> I  J  K  L  M  N  O  P

SLVPAT + 8 = 0D0,0D4,0D8,0DC,0E0,0E4,0E8,0EC

=====================================================================
2.2 Network option 2

The 'SM2NT1' network driver (network option 2 in the GEN and PAR files) supports up to 16 SBC-I slaves. This network driver is unique to the Systemaster II and utilizes additional hardware to provide a higher level of performance. Included among the improvements are DMA network data transfers, an optional interrupt driven network protocol, and the ability to handle multiple network transactions simultaneously. This driver requires new SBC-I boot proms and an optional "sky bus" connection cable (only needed if using the interrupt network protocol).

When using the interrupt driven protocol, the Systemaster II parallel ports are used as interrupt controllers to detect and service slave network requests. Each slave has its parallel B port bit #2 (SBC-1 J2 pin #8) connected to one of the Systemaster II parallel port bit lines by a "sky bus" connector cable. In systems with 1 to 8 slaves only the Systemaster II parallel B port is used, allowing the A parallel port to still be used for a parallel printer. More than 8 SBC-I slaves require both Systemaster II parallel ports for interrupt operation.

This network option may be combined with network option 3 to support mixed systems of SBC-I and SBC-II slave boards. In this configuration the slaves will each reside on their own circuit. The parameter examples for a mixed system will be given in section 3.0.

2.2.1 Modules required

The modules required in the Systemaster II operating system for this network option are:

'SM2NT1' Systemaster II network driver
'SM2DMA' Systemaster II DMA transfer support
'NT1INT' ONLY if interrupt network protocol is used and "sky bus" cable is installed.

The SBC-I slaves must use the 'SBLNET' slave network driver and the 'SBLINIT' initialization module.

New SBC-I slave TurboDOS boot proms must be used with this network option.

Additionally, if the interrupt driven network protocol is used, a special "sky bus" connection cable must be used to connect the SBC-I's and the Systemaster II. The hardware interconnections between the SBC-I slaves' B parallel ports and the Systemaster II's parallel ports follow on the next page.
2.2.2 Configuration parameters

The SM2NT1 driver has five patchable parameters as follows:

CKTNM@ This byte value is the circuit address/number that this network driver controls.

NMBSL@ This byte value between 1 and 16 (1-10 hex) is the number of slaves on this network circuit and the number of slaves that SM2NT1 is to service (1 per SBC-I).

SLVPA@ This 16 byte table is the slave port address table. It contains the base address for each slave on the network circuit.

SLVSU@ This 16 byte table is the slave file suffix character table. It contains one character for each slave, this character is appended to the filename "OSSLAIVE" to identify the slave's download file ("OSSLAIVE.SYS").

SLVFL@ This byte value controls whether diagnostic slave boot messages are output to serial port A on the slave. If set to 00 in the PAR file, then no boot messages are displayed. Setting this parameter to 0F will display messages at 19200 baud and 0E will display messages at 9600 baud. All other values are indeterminate.
--------- < NETWORK OPTION 2 EXAMPLE PARAMETERS > ---------

(note that this example assumes 'SM2NT1' is the first network driver in the GEN file)

CKTNUA = 0 <=-- This is the first circuit
NMBSLA = 1 <=-- There is only 1 SBC-I

Slave system file suffix characters:
  Slave --> ABCDEFGHIJKLMNOP
SLVSSA = "1111111111111111" <=-- Send "OSSLAVE1.SYS" to all slaves

Slave port assignments:
  Slave --> A B C D E F G H
SLVPAA = 0B0,0B4,0B8,0BC,0C0,0C4,0C8,0CC
  Slave --> I J K L M N O P
SLVPAA + 8 = 0D0,0D4,0D8,0DC,0E0,0E4,0E8,0EC

Slave boot diagnostic message control:
SLVFLA = 0E <=-- Display boot messages at 9600 baud
2.3 Network option 3

The 'SM2NT2' network driver (network option 3 in the GEN and PAR files) supports up to 16 SBC-II slaves. This network driver is unique to the Systemaster II and, similar to network option 2, also provides a higher level of performance. Included among the improvements are DMA network data transfers and the ability to handle multiple network transactions simultaneously. This driver requires new SBC-II boot proms.

This network option may be combined with network option 2 to support mixed systems of SBC-I and SBC-II slave boards. In this configuration the slaves will each reside on their own circuit. The parameter examples for a mixed system will be given in section 3.0.

2.3.1 Modules required

The modules required in the Systemaster II operating system for this network option are:

'SM2NT2' Systemaster II network driver
'SM2DMA' Systemaster II DMA transfer support

The SBC-II slaves must use the 'SB2NET' slave network driver.

New SBC-II slave TurboDOS boot proms must be used with this network option.

2.3.2 Configuration parameters

The SM2NT2 driver has five patchable parameters as follows:

CKTNM@ This byte value is the circuit address/number that this network driver controls.

NMBSL@ This byte value between 1 and 16 (1-10 hex) is the number of slaves on this network circuit and the number of slaves that SM2NT2 is to service (2 per SBC-II).

SLVPA@ This 16 byte table is the slave port address table. It contains the base address for each slave on the network circuit.

SLVSU@ This 16 byte table is the slave file suffix character table. It contains one character for each slave, this character is appended to the filename "OSSLAVE" to identify the slave's download file ("OSSLAVEx.SYS").
SLVFLA: This byte value controls whether diagnostic slave boot messages are output to serial port A on the slave. If set to 00 in the PAR file, then no boot messages are displayed. Setting this parameter to a non-zero value will display messages at whatever baud rate the SBC-II slave hardware has been configured for.

-----------------------------< NETWORK OPTION 3 EXAMPLE PARAMETERS >-----------------------------
(note that this example assumes 'SM2NT2' is the first network driver in the GEN file)

CKTNUA = 0           <-- This is the first circuit
NMBSLA = 2           <-- There is only 1 SBC-II but 2 slaves

Slave system file suffix characters:
Slave --> ABCDEFGHIJKLMNOP
SLVSSA = "2222222222222222" <-- Send "OSSLAVE2.SYS" to all slaves

Slave port assignments:
Slave --> ABCDEFGHIJKLMNOP
SLVPAA = 80,84,88,8C,90,94,98,9C
Slave --> IJKLMNOP
SLVPAA + 8 = 0A0,0A4,0A8,0AC,0B0,0B4,0B8,0BC

Slave boot diagnostic message control:
SLVFLA = OFF           <-- Display boot messages

-----------------------------
3.0 Mixed slave systems

In order to support mixed systems of SBC-I and SBC-II slaves with the new Systemaster II network drivers it is necessary to configure the TurboDOS operating system with multiple network circuits. Each type of slave (SBC-I, SBC-II, etc.) will reside on its own network circuit and have its own circuit driver.

The system modules for a mixed system are the same as those detailed in the network option descriptions.

To illustrate a mixed slave system, we will use an example. Our example will include 2 SBC-II slave boards (4 slaves) and 4 SBC-I slave boards for a total of 8 system users. See the following illustration.

```
CIRCUIT 0                  CIRCUIT 1

Node                      Node
SBC-I <-1-                /--1--> SBC-II (1/2)
SBC-I <-2-               /--2--> SBC-II (1/2)
         ---------------------- SYSTEMASTER ----------------------
                     |                   |                   |
                     > S-100         |                   |
                     |                   |                   |
SBC-I <-3-               |                   |--3--> SBC-II (1/2)
SBC-I <-4-               |                   |--4--> SBC-II (1/2)

```

**EXAMPLE MIXED SLAVE SYSTEM ILLUSTRATED**

First in our example is an excerpt from the GEN file for the Systemaster II:

```
;===============================================================
;-----------< NETWORK OPTION 2 >-------------------------------
;===============================================================
;
SM2NT1 ;Fast SBC-I network driver
NT1INT ;Fast SBC-I network interrupt support module
;
;===============================================================
;-----------< NETWORK OPTION 3 >-------------------------------
;===============================================================
;
SM2NT2 ;Fast SBC-II network driver
;
;===============================================================
;
SM2DMA ;Systemaster II DMA block transfer support routine
;
```

Section 3 09-05-85
Before we go on to the PAR file for the Systemaster II, we would like to make a couple of observations from the GEN file.

The SBC-I network ('SM2NT1') will be assigned to 'CKTDRA' by TurboDOS and the SBC-II network ('SM2NT2') will be assigned to 'CKTDRA'. Likewise, all configuration parameters for 'SM2NT1' and 'SM2NT2' will take the form of 'xxxxxA' for 'SM2NT1' and 'xxxxxB' for 'SM2NT2'. This would change if the module order was different in the GEN file (i.e. the modules were reversed).

The SBC-I network will be using the interrupt driven protocol and "sky bus". Note that we have also included the 'SM2DMA' DMA support module, this module MUST be included for either of these network drivers to work.

Now we present an excerpt from the PAR file for the Systemaster II:

;================================================================
; NETWORK PARAMETERS
;
; NMBMBS = 10 ;Number of network mssg. buffers
; NMBRPS = 08 ;Number of network reply buffers
; NMBSVC = 08 ;Number of network server processes
;
; NMBCKT = 02 ;Number of network circuits
; CKTAST = (0000),CKTDRA,(0100),CKTDRA
;
;================================================================
; NETWORK OPTION 2 PARAMETERS >--------------------------
;================================================================
;
; CKTNUA = 0 ;network circuit number
; NMBSLA = 4 ;number of network slaves
;
; Slave system file suffix characters:
; Slave --> ABCDEFGHIJKLMNOP
; SLVSSA = "1111111111111111"
;
; Slave port assignments:
; Slave --> A B C D E F G H
; SLVPAA = 0B0,0B4,0B8,0BC,0C0,0C4,0C8,0CC
; Slave --> I J K L M N O P
; SLVPAA + 8 = 0D0,0D4,0D8,0DC,0E0,0E4,0E8,0EC
;
; Slave boot diagnostic message control:
; -SLVFLA = 0F ;display boot messages at 19200 baud
; SLVFLA = 0E ;display boot messages at 9600 baud
; -SLVFLA = 00 ;do not display boot messages
;

example parameters continued on next page
Now a description of each of these parameters:

**NMBSVC**
This parameter sets the number of network server processes started by TurboDOS. We have set it equal to the number of slaves (8) as per TIG.

**NMBCKT**
This is the number of network circuits. We set it to 2 because we have one circuit for SBC-I slaves and another circuit for SBC-II slaves.

**CKTAST**
This table assigns the network addresses and the network drivers for each network circuit. We have two entries, one for each circuit. The first entry, "(0000),CKTDR", is for the SBC-I circuit and gives the Systemaster II a network address of node 0 and circuit 0, to the SBC-I slaves. The second entry, "(0100),CKTDR", is for the SBC-II circuit and gives the Systemaster II a network address of node 0 and circuit 1, to the SBC-II slaves. Note that 'CKTDR' and 'CKTDR' are assigned to the network drivers as shown in our GEN file discussion.
CKTNUA  'SM2NT1' will be circuit 0.
CKTNUB  'SM2NT2' will be circuit 1.
NOTE:  These circuit numbers MUST match the high nibble of the 'CKTAST' entry for each network driver.

NMBSLA  Number of slaves for 'SM2NT1' = 4 (1 per SBC-I).
NMBSLB  Number of slaves for 'SM2NT2' = 4 (2 per SBC-II).
Note that 'NMBSLB' has been set to 4 even though we only have 2 SBC-II boards since each SBC-II board has two slaves.

SLVSSA  Send 'OSSLABE1.SYS' to all 'SM2NT1' slaves (SBC-I).
SLVSSB  Send 'OSSLABE2.SYS' to all 'SM2NT2' slaves (SBC-II).

SLVPAA  I/O port assignments for 'SM2NT1' slaves (1 per SBC-1).
SLVPAB  I/O port assignments for 'SM2NT2' slaves (2 per SBC-2).

SLVFLA  We will send boot messages on 'SM2NT1' slaves.
SLVFLB  We will send boot messages on 'SM2NT2' slaves.

We have not included the disk and printer assignment tables for the Systemaster II since these tables are unchanged from a normal TurboDOS configuration. We will not include the GEN and PAR excerpts for the SBC-I either for the same reason, they do not change.

The GEN file for the SBC-II slave systems includes the 'SB2NET' slave circuit driver. Otherwise the SBC-II GEN file is the same. Now we present the PAR file excerpts from the SBC-II slave systems.

;===============================================================================
;------------------------<  SBC-II NETWORK OPTION 3  >------------------------
;===============================================================================
;
NMBCKT   =   1       ;Number of network circuits
CKTAST    =   (0100),CKTDRA  ;Circuit assignment table
DEFDID    =   (0100)      ;Default destination address
FWDTABLE  =   (0001)     ;Message forwarding table

DSKAST   =   80,(0100),81,(0100),82,(0100),83,(0100)
DSKAST + 0C =  84,(0100),85,(0100),86,(0100),87,(0100)
DSKAST + 18 =  88,(0100),89,(0100),8A,(0100),8B,(0100)
DSKAST + 24 =  8C,(0100),8D,(0100),8E,(0100),8F,(0100)

PTRAST   =   80,(0100),81,(0100),82,(0100),83,(0100)
PTRAST + 0C =  84,(0100),85,(0100),86,(0100),87,(0100)
PTRAST + 18 =  88,(0100),89,(0100),8A,(0100),8B,(0100)
PTRAST + 24 =  8C,(0100),8D,(0100),8E,(0100),8F,(0100)

QUEAST   =   80,(0100),81,(0100),82,(0100),83,(0100)
QUEAST + 0C =  84,(0100),85,(0100),86,(0100),87,(0100)
QUEAST + 18 =  88,(0100),89,(0100),8A,(0100),8B,(0100)
QUEAST + 24 =  8C,(0100),8D,(0100),8E,(0100),8F,(0100)
Now a description of each of these parameters:

**NMBCKT** Each slave is only connected to one network circuit at the present time.

**CKTAST** This table assigns the network address and the network driver for our network circuit. We have one entry, '(0100),CKTDR', and it gives the slave a network address of node x and circuit 01 (the node address is set up during slave initialization).

**DEFDID** The 'DEFDID' (DEFault Destination IDentification) corresponds to the network address to send any requests not specifically addressed to a network node. In our example we have set this to the network address of the Systemaster II in relation to this slave (circuit number 1, node 0).

**FWDTRL** The network forwarding table provides a link (read that "stepping stone") to network circuits that are not connected to this processor. In our example, the slave does not have direct access to network circuit number 0. Through the forwarding table the slave can get indirect access to circuit 0 by sending messages to circuit 1 and letting another network node (ie: the Systemaster II) forward the message. Our forwarding table entry, '0001', makes all references to circuit 0, the first byte, be forwarded through circuit 1, the second byte. Technically all other network address patches are not required if the forwarding table is patched, however for system efficiency, we suggest configuring them as shown here.

**DSKAST** On the slave, these assignment tables all default to remote devices on network address 0000. For our example we need to change the default network address for all devices to network address 0100 since we are attached to circuit number 1.
4.0 Maximum system performance

The optimum performance will be obtained by:

1. Using the 'SM2NT1' network driver along with the 'NT1INT' interrupt support module for SBC-I slaves.
2. Using the 'SM2NT2' network driver for SBC-II slaves.
3. Using a number of network server processes equal to the number of slaves.
4. Use additional network circuits on the Systemaster II as in the following example:

    ;===============================================================
    ; NETWORK PARAMETERS
    ;
    NMBCKT = 04    ;Number of network circuits
    CKTAST = (0000),CKTDRA,(0000),CKTDRA,
              (0000),CKTDRA,(0000),CKTDRA
    ;
    ;===============================================================

This will allow multiple slave transactions to be processed simultaneously instead of sequentially as shown by the two following illustrations.

|--Slave transaction 1------>|--Slave transaction 5------>
    |--Slave transaction 2------>|--Slave transaction 6------>
       |--Slave transaction 3------>
          |--Slave transaction 4------>

OVERLAPPED SLAVE TRANSACTION PROCESSING

|--Slave transaction 1------>|--Slave transaction 2------>

NON-OVERLAPPED SLAVE TRANSACTION PROCESSING
How to Use HD/CTC Options With Systemaster II

Systemaster II has a new hard disk driver that will allow the user to boot directly from a hard disk drive that is under the control of the Teletek HD/CTC or HDC. This document will explain the step by step procedure to achieve this goal.

The name of the new hard disk driver is "SM2HD". It will work only with Systemaster II. Note that, due to the changes in hard disk skewing, SM2HD is not compatible with the old HD/CTC driver. That is, if you format the hard disk with SM2HD, you will not be able to access to it if you switch back to the Systemaster and the HD/CTC driver. Another difference is that, with SM2HD, partitioning of the hard disk on a head basis is no longer available. SM2 has other advantages, however.

First, with the new driver access to the hard disk is via DMA thru THE SM2DMA module that must be included in the system generation. Second, if the hard disk you are using has a binary number of R/W heads (2, 4, 8 or 16), then you can take advantage of the fast divide routine. Third, you can implement interrupts on the hard disk controller for additional access speed.

The following paragraphs explain how to divide the hard disk into logical drives. Since most of the recent generation of hard disk drives employ the buffered track seek method, their firmware does not allow you to pull the R/W heads outside the data tracks upon power down. However, by dividing the disk drive into logical drives and setting one logical drive as a "power down" driver, you can get around this problem and assure yourself a trouble free hard disk drive operation. (more on this later)

In our typical system, we have Systemaster II, HD/CTC with 27 meg Rodime 240 5.25" hard disk drive, CDC 96 meg Phoenix hard disk drive with removable cartridge with a Konan SMD-200 controller, and three Qume DataTrack 8" floppy disk drives. We intend to use the Rodime drive as our system drive (logical drive) "A:". We would like to boot from hard disk drive "A:" without the aid of a floppy. The Phoenix drive is to be divided into 6 logical drives, "B:" thru "G:". The floppies are assigned to the logical drives "H:" thru "J:".

We will set up two different "SM2LOADx" files. If the suffix x is "A" it denotes that the system boots from logical drive "A:". And if the suffix x is "H" the system boots from logical drive "H:"
In setting up the "SM2LOADA.GEN" file we include:

SM2HD ;System Master II driver for HD/CTC
;DSKDRB for TurboDOS disk assignment table
FDIVIDE ;Fast divide routine, Rodime 204 has 8 heads
SM2DMA ;Needed by SM2HD for DMA
$KONPNX ;Konan/Phoenix driver, DSKDRB
WDLPFY2 ;New driver for floppy
SM1DST ;Systemaster I floppy compatibility module

The Disk Assignment Table in "SM2LOADA.PAR" file is:

; Disk assignments:
;                         --A-- --B-- --C-- --D--
DSKAST = 00,DSKDRB,05,DSKDRB,04,DSKDRB,03,DSKDRB
;                         --E-- --F-- --G-- --H--
DSKAST+0C = 02,DSKDRB,01,DSKDRB,00,DSKDRB,00,DSKDRC
;                         --I-- --J-- --K-- --L--
DSKAST+18 = 01,DSKDRC,02,DSKDRC,0ff,(000),0ff,(000)
;                         --M-- --N-- --O-- --P--
DSKAST+24 = 0ff,(000),0ff,(000),0ff,(000),01,DSKDR

Note that, DSKDRB, the first disk driver in "SM2LOADA.GEN" file (SM2HD) has two logical drives. The logical drive "A:" is the
power down drive "P:". The logical drives "B:" thru "G:" are on
the second driver, DSKDRB or "$KONPNX". And the floppies, drives
"H:" thru "J:" are on the third driver, DSKDRC of "WDLPFY2".

The section relating to the floppy drives is as follows:

; FLOPPY DRIVER PARAMETERS
;'WDLPFY2'
;
; This table defines the floppy drives to the driver.
; The high nibble defines the drive size (0 = 8 inch and
; 1 = 5.25 inch) and the low nibble defines the step rate.
;
; Drive step rates are:
;                         8 inch drive       5.25 inch drive
; __________________________________________________________
;   00  -->  3 ms.         10  -->  6 ms.
;   01  -->  6 ms.         11  -->  12 ms.
;   02  --> 10 ms.         12  -->  20 ms.
;   03  --> 15 ms.         13  -->  30 ms.
; __________________________________________________________
;
; 0 1 2 3 ;floppy drive number
DRVTBL = 00,00,00,00 ;all drives 8" with 3 ms. step
;
; 'MTRDLY' sets the delay time between starting the floppy drive
; motors and any disk access. This parameter is a number of
; system tics (1/60 of a second). The default is a 2 second
; delay.
MTRDLY = (078) ;2 second motor start delay
; ;2 sec * 60 ticks/sec = 120 ticks
; ;120 decimal = 78 hex
; ;Include it in parenthesis as it is a
; ;Define Word as opposed to Define Byte.

The section of the "SM2LOADA.PAR" relating to "SM2HD" and Rodime
204 hard Disk Drive is:

; HARD DISK DRIVER PARAMETERS
; 'SM2HD'
; (see also: the HD/CTC USER'S GUIDE)
;
; 'HDPORT' is the base input/output port address for the HD/CTC
;
; -HDPORT = 30 ;standard HD/CTC port address
; -HDPORT = 80 ;optional port addresses
; -HDPORT = 0B0
HDPORT = 0F0 ;Choose 0F0 as 30 thru 37
; ;are taken by $KONPNX
;
; 'HDINT' is the vectored interrupt assigned to the HD/CTC
;
; NOTE: The standard HD/CTC does not support vectored
; interrupts. Unless you have modified your HD/CTC
; for vectored interrupts, this patch MUST be 0.
;
; -HDINT = 0 ;use no interrupts (standard HD/CTC)
HDINT = 3 ;HD/CTC interrupt on S-100 pin 4
; -HDINT = 4 ;interrupt on S-100 pin 5
; -HDINT = 5 ;interrupt on S-100 pin 6
; -HDINT = 6 ;interrupt on S-100 pin 7
; -HDINT = 7 ;interrupt on S-100 pin 8
;
; 'HDSHFT' is a shift factor for use with the optional 'SM2HD'
; divide support routine, 'FDIVIDE'. Do not include
; this patch if 'FDIVIDE' is not included.

;----HDSHFT = 1 ;hard disk with 2 heads
;----HDSHFT = 2 ;4 heads
HDSHFT = 3 ;8 heads
; ;Rodime 204 has 8 heads
;----HDSHFT = 4 ;16 heads
; Physical disk parameters
; for 27 meg Rodime 204 drive
;
HDOPTN = 08 ;Options, write verification
HDDRVS = 01 ;1 Hard disk drive
HDCYLs = 140 ;320 Cylinders
HDEHDS = 08 ; 8 R/W heads
HDSTEP = 0 ;Cylinder step rate
HDSTEP - 1 = 0 ; buffered 10 usec.
HDCST = 01 ;Cylinder settling time, 1 ms.
HDWRCL = 140 ;Low write current on cyl. #320
HDWRCL-2 = (0) ;Write precomp cylinder, all cylinders
;
; Logical hard disk parameters
;
; DRIVE 0 PARAMETERS
;
HD0BLK = 84 ;Fixed media, 2k allocation block
HD0RTK = (01) ; 1 reserved tracks
HD0TK = 09FF ; 2559 Tracks
HD0BKS = 27F8 ;10232 Blocks = ((2559-1)*8)/2
HD0DIR = 20 ;2048 Directory entries
;
; POWER DOWN DRIVE PARAMETERS
;
HD1BLK = 83 ;Fixed media, 1k allocation block
HD1RTK = 09FF ;2559 Reserved tracks
HD1TK = 0A00 ;2560 Tracks
HD1BKS = (08) ;8 Blocks = ((2560-2559)*8)/1
HD1DIR = 1 ;32 Directory entries
;
Note that the logical drive "A:" has one reserved system track and all the tracks of logical drive "A:" act as reserved tracks for the second logical drive on Rodime 204, "P:". In calculating the number of data blocks per logical drive, we calculate the total number of data tracks, multiply it with total number of blocks per track (8/2) or (8/1).

The CDC Phoenix and Konan SMD-200 controller parameters are:

; CDC Phoenix/Konan SMC100/200 Controller Parameters
;
PNXDST = 84 ;Fixed drive with 2k block size
PNXDIR = 20 ;2048 directory entries
;
The above parameters are also included in the "SM2MSTR.GEN" and "SM2MSTR.PAR" files.

Since it is desired to bring the system up from logical drive "A:" we include the following patches in the "SM2LOAD.PAR" file.
; The following patch may be used to specify which disk to
; use when loading the system.
; 01 --> use drive A, 02 --> use drive B, etc.
;
LOADFN = 01 ;Get system from default drive
;
; The following patch is used to specify the filename to use
; when loading the system ('SM2MSTR.SYS').
;
LOADFN + 1 = "SM2MSTR ","SYS"
;
Prepare the "SM2LOADH.GEN" file identical to the "SM2LOADA.GEN" file. The only difference between "SM2LOADA.PAR" and "SM2LOADH.PAR" files is that the latter has:

```plaintext
; LOADFN = 08 ; Get system from default drive, H:
```

The next operation is to generate the SM2LOAD.COM and SM2MSTR.SYS files thru:

```plaintext
GEN SM2LOADA.COM
GEN SM2LOADH.COM
GEN SM2MSTR.SYS;UOFF00 KOF800
```

The next item is to prepare the "BOOTDST.PAR" file. For "direct booting" purposes we will treat the hard disk as if it was a single logical disk drive with a single reserved track. Thus the parameters in the "BOOTDST.PAR" file will look like this:

```plaintext
;=======================================================================================
; SYSTEMASTER TURBODOS HD/CTC BOOT PROM
; BOOT DISK SPECIFICATION TABLE
; "BOOTDST.PAR"
; 1-7-85
;=======================================================================================
; ***** NOTE: There is no GEN file for the 'BOOTDST.COM'
; Gen the 'BOOTDST.COM' as follows:
; xA\013GEN BOOTDST.COM<cr> ; do normal GEN command
; * BOOTDST<cr> ; no GEN file, input name
; * <cr> ; no other files so return
; pass 1
; BOOTDS
; pass 2
; BOOTDS
; processing parameter file.....
;=======================================================================================
; HARD DISK PHYSICAL PARAMETERS
; Number of cylinders per drive.
; HDCYLS = 140 ; 320 cylinders
; Number of heads per drive.
; HDHEDS = 08 ; 8 heads
;=======================================================================================
```
HARD DISK LOGICAL PARAMETERS

Block size

HDBBLK = 84 ; 2k block size

Number of reserved tracks (MUST be at least 1)

HDBRTK = (01) ; 1 reserved track

Number of tracks on drive

HDBTK = 0A00 ; 2560 tracks

Number of allocation blocks

HDBBKs = 27FC ; 10236 2k Blocks = ((2560-1)*8)/2

Number of directory blocks

HDBDIR = 20 ; 2048 directory entries

Generate the "BOOTDST.COM" file as described in the text.

We will now form a system diskette that boots from floppy drive "H:"

"H:"

Format a diskette using your generic system. Copy onto it the following files:

SM2LOADH.COM
SM2LOADA.COM
SM2MSTR.SYS

and your slave system files

that "SM2MSTR.SYS" looks for.

Then copy:

SM2LOADH.COM as SM2LOAD.COM

onto that floppy.

Also include all other system COM files. Be careful not to write

over the files that you have previously copied.

Turn off your system. Attach your hard disks, floppies etc. for

final configuration. Insert the newly formed system disk into

the first physical floppy drive and cold boot the system. When

the system signs on attach yourself to the master processor:

MASTER

Reduce the buffers to minimum allowable limit by:

BUFFERS N2
Select the first bank:

BANK 0

Format your hard disk:

HDFMT

Since we have only one physical drive you have to specify drive "0" for the question asked. It will take approximately 10 to 12 minutes to format the hard disk. Next, you have to clear the directory and hash it thru via:

ERASEDIR A:

command and asking for the hashed directory. Teletek has an excellent program that is called "TVERIFY" that goes beyond the TurboDOS read only "VERIFY" command. You can specify up to 8 patterns to test the disk drive. If you have time, approximately 4 hours for 8 patterns on 20 meg formatted drive, please do so. See the separate TVERIFY documentation, DN: C-1750-A.00.

The very next operation ust be the placement of the "BOOTDST.COM" file onto system tracks:

BOOT BOOTDST.COM A:

Since the limited amount of code in the system "PROM" may have difficulty in locating "SM2LOAD.COM" among 2048 directory entries, you have to place that as one of the first files onto the hard disk drive "A:" by:

COPY SM2LOADA.COM 0A:SM2LOAD.COM

Note that the name change is necessary as you want to boot from the hard disk "A:" You may then copy "SM2MSTR.SYS" and the slave system files. Finally copy all your files onto the drive "A:". Do not forget to copy all of the user level 31 files if you are using password protection. To flush the disk buffers issue:

CHANGE *

Take out all the diskettes from floppies. Do a cold reset. The system will attempt to search the floppies for the "SM2LOAD.COM" file. Since it can not find it, it will look to the hard disk attached to the HD/CTC and if it finds a code in the system tracks, it will execute it. Booting up from hard disk may take up to 30 seconds after the reset button has been pressed because of the search priority assigned to the floppy. You may still use the floppies to bring up another system configuration.

Enjoy the floppy free system!
SYSTEMASTER II TURBODOS FLOPPY DISK DRIVER.

VERSION 2

This new version of the SYSTEMASTER II floppy driver supports optional modules to allow reading and writing different floppy disk formats.

The "SM1DST" module supports the 8 inch floppy disk formats used by the SYSTEMASTER TurboDOS system.

The "PCDST" module supports the 5.25 inch mini-floppy disk formats used by the IBM-PC. This module is for future use with 16-bit TurboDOS systems and will not currently serve any useful purpose since the file system and directory format used by the IBM-PC are totally incompatible with the TurboDOS file system and directory format.

To support non-SYSTEMASTER II disk formats do the following:

1. Replace the original "WDFLPY" driver with the new version included on this diskette.

2. Include the desired format support modules ("SM1DST" and/or "PCDST") in the "SM2MSTR.GEN" file.

3. Gen a new master operating system.

The SYSTEMASTER II will not be able to boot the system from these foreign disk formats but it will be able to read and write them once it is running.

CAUTION: In certain situations, SM2FMT (Systemaster II format program) running under WDFLPY2 and SM1DST may not be able to label the volume of the disk on floppy. The system will prompt the user with a FATAL ERROR message. If this should occur, please use "ERASEDIR" immediately on the drive in question. If ERASEDIR also reports an error, choose the "ABORT" option. At this point go back and re-execute SM2FMT program to format and label the diskette in question.
The Use Of Multi Circuits
With
Systemaster II

Systemaster II, with its super fast Z80H processor and new software drivers is capable of handling more than a single circuit as described in the TurboDOS manual. This documentation will explain how to implement these features. The standard release version of the Systemaster II files come with 4 different circuit drivers. These are:

a. Hard Polled SBC-1 and SBC-2 driver,
b. Interrupt Driven SBC-1 driver,
c. Fast SBC-2 driver,
d. SBC-86/87 driver

TurboDOS is capable of handling 255 circuits with up to 255 nodes (processors). The actual network topology is defined by a series of tables in each processor and define the network as "seen" from the viewpoint of each processor. These tables are:

1. NMBCKT
2. CKTAST
3. DSKAST
4. PTRAST
5. QUEAST
6. DEFDID
7. FWDTBL

The detailed description of each table is given in "TurboDOS 1.4 Z80 Implementor's Guide" pages 2-20 thru 2-22 and their default values in pages 2-7 thru 2-19.

In order to clarify these concepts let us pick a Systemaster II with:

a. 2 serial printers A and B and a parallel printer C,
b. 2 each hard polled SBC-1's

First you should include the proper drivers for the slaves within "SM2MSTR.GEN" file. Towards the end of the file include:

SM2MX2 ;Standard combination driver .CKTDR
@INT0 ;No boot message @INT9 displays 9600 baud msg.
SM2NT1 ;Fast SBC-1 network driver .CKTDRB
NTLINT ;Interrupt support module
SM2NT2 ;Fast SBC-2 network driver .CKTDRC
SM2DMA ;Needed by Interrupt Drivers

You do not need to modify PTRAST, QUEAST of the master if you are not going to use global printers on the slaves' local ports. Similarly the DSKAST table of the master does not need to be modified. However we need to modify the following labels:
NMBCKT = 03 ;Three network circuit drivers are being used

CKTAST = (0000),CKTDRA,(0200),CKTDRB,(0300),CKTDRC

Hard polled SBC-1's are assigned to node point 0 and they are represented by CKTDRA, as SM2MX2 is the first driver on the list. The interrupt driven SBC-1 driver, CKTDRB (SM2NT1 plus NTIINT), is assigned to node point 2. And the fast SBC-2 driver, CKTDRC (SM2NT2), is assigned to node point 3.

SLVPN = 'SM2SLAV ','SYS' ;Slave system file name

The labels of the the first driver, CKTDRA, are as follows:

CKTNUM = 0 ;Network circuit number
NBMSLV = 2 ;Number of network slaves on the circuit
SLVSST = 'BBBBBBBBBBBBBB'B ;Slave suffix table
SLVPAT = 0B0,0B4,0B8,0BC,0C0,0C4,0C8,0CC,
         0D0,0D4,0D8,0DC,0E0,0E4,0E8,0EC
TYPTBL = '11111111111111' ;All SBC-1's

Similarly the second driver, CKTDRB, labels are:

CKTNUA = 2 ;Network circuit number
NBMSLA = 2 ;Number of slaves on this circuit
SLVSSA = 'IIIIIIIIIIIIIIIIII' ;Slave suffix table
SLVPAA = 40,44,48,4C,50,54,58,5C,60,64,68,6C,70,74,78,7C
SLAFLA = 0E ;Display boot message at 9600 baud, set at
            ;0F for 19.2k baud or 00 for no message.

The last circuit for SBC-2's, CKTDRC, will have the following labels:

CKTNUB = 3 ;Network circuit number
NBMSLB = 2 ;Number of slaves on this circuit
SLVSSB = '22222222222222222' ;Slave suffix table
SLVPAB = 80,84,88,8C,90,94,98,9C,0A0,0A4,0A8,0AC,0B0,0B4,0B8,0BC
SLAFLB = 0E ;Display boot message at 9600 baud, set at
            ;0F for 19.2k baud or 00 for no message.

Other parameters to be considered are:

NMBSVC = 06 ;Number of Services, choose the same value
            ;as number of slaves
NMBMBBS = 0C ;Number of message buffers
MAXMBS = 0C ;Put a lid on message buffers
NMBRPS = 06 ;Number or reply packets
MAXRPS = 06 ;Put a lid on reply packets
NMBUFOS = 04 ;Number of disk buffers, increase it with
              ;BUFFER command
Next GEN the system file for Systemaster II. You may find that the above parameters may not leave enough TPA within the BANK 0 of the master to format DS/DD 8" diskette. The minimum TPA required to format 8" DS/DD diskette is around 17.5k. First try to reduce number and maximum number of message buffers and reply packets as well as number of disk buffers (minimum is 2). If still no luck, you may try to GEN another system with a single circuit driver that will secure you sufficient TPA and use that to format floppies.

Next, prepare the "SM2SLAVB" GEN and PAR files. Use "SM2LAV1" GEN and PAR files as a model. If you are using 128k slaves do not forget to include the "BNKMGR", "BNKREQ" and "SB1BNK" modules. Since CKTDRA will be using the hard polled driver, include the NETSX1 and HNTSB1 modules; and comment out the SB1NET and SB1NT1 modules. If you are going to use a local spooling serial printer, include CTSLIST and DSPOOL. Within the PAR file you do not need to change the default values of the DSKAST since you will be using the circuit number 0. If the first three printers are on the master and a spooling local serial printer is assigned to the printer D, the PTRAST and QUEAST will be entered as follows:

PTRAST = 80,(0000), 81,(0000), 82,(0000), 1,LSTDRA,
         off,(0000), off,(0000), off,(0000), off,(0000),
         off,(0000), off,(0000), off,(0000), off,(0000),
         off,(0000), off,(0000), off,(0000), off,(0000),

QUEAST = 80,(0000), 81,(0000), 82,(0000), 0,(0000),
         off,(0000), off,(0000), off,(0000), off,(0000),
         off,(0000), off,(0000), off,(0000), off,(0000),
         off,(0000), off,(0000), off,(0000), off,(0000),

You do not need to change any other default value due to the fact that CKTDRA is assigned to the circuit number 0. Once these changes are made GEN the SYS file for the hard polled slaves.

Next prepare the "SM2SLAV1" GEN and PAR files, build a "Sky Bus" cable, (see Section 2 of Systemaster II TurboDOS Network Documentation, chapter 3.0 "Mixed Slave Systems") and secure "Interrupt PROMs" for the SBC-1 from Teletek. The particulars of this task are discussed in the article titled "Interrupt Drive SBC-1's With Systemaster II". Please read it carefully! Don't forget to change the PROMs on these slaves and alter the addresses of the slaves. You have to build a "Sky Bus" also.
The last task is to prepare "SM2SLAV2" GEN and PAR files. You'll also need to secure new PROMs for SBC-IIs from Teletek to be used with this driver. With the distribution diskette, you will find these drivers. In the "SM2SLAV2.GEN" file comment out NETSX2 module and include "SB2NET" and "RTCNU" modules. If spooling local printer D is desired include "CTSLIST" and "DSPOOL" modules also. Since the circuit assignment number has been changed from 0 to 3 we have to modify all the parameters that relate to "Network" in the "SM2SLAV2.PAR" file. Thus the "SM2SLAV2.PAR file should include:
DSKAST = 80,(0300),81,(0300),82,(0300),83,(0300),
         84,(0300),85,(0300),86,(0300),87,(0300),
         88,(0300),89,(0300),8A,(0300),8B,(0300),
         8C,(0300),8D,(0300),8E,(0300),8F,(0300)

PTRAST = 80,(0300),82,(0300),83,(0300),1,LSTDRA,
         0ff,(0300),0ff,(0300),0ff,(0300),0ff,(0300),
         0ff,(0300),0ff,(0300),0ff,(0300),0ff,(0300),
         0ff,(0300),0ff,(0300),0ff,(0300),0ff,(0300)

QUEAST = 80,(0300),82,(0300),83,(0300),0,(0000),
         0ff,(0300),0ff,(0300),0ff,(0300),0ff,(0300),
         0ff,(0300),0ff,(0300),0ff,(0300),0ff,(0300),
         0ff,(0300),0ff,(0300),0ff,(0300),0ff,(0300)

CKTAST = (0000),CKTDRA ;There is only one circuit on SBC-2 side

DEFDID = (0300) ;Default destination master

FWDTBL = (0xffff) ;No forwarding is required

When these changes are done generate the new "SM2SLAV2.SYS" file and copy it onto your boot disk with the rest of the SYSTEM files. Turn off the power. Change the PROMs on SBC-1's and SBC-2's. Attach the "Sky Bus" cable. Turn on the power and press reset. Enjoy the multi-circuit "System Master 2". Run some benchmarks to appreciate its power.
Interrupt Driven SBC-Is

This documentation will explain how to get the extra performance out of SBC-1s networked with Systemaster II. With a minimum amount of expense you can increase the total system performance by at least 50%. If you are planning to use more than one type of slave with Systemaster II you should also refer to the article titled "Multi Circuits With Systemaster II.

The difference between a "hard polled" SBC-1 and an "interrupt driven" SBC-1 can be easily explained with a single waiter in a restaurant. The "hard polled" method is analogous to a waiter checking each table whether the service is desired or not. The "interrupt driven" method on the other hand is analogous to waiter providing the service when it is requested. It is needless to say that as the number of tables (services) increase the first method will suffer unnecessary delays whatever the speed of the waiter.

You may remedy the situation by increasing the amount of load a waiter can carry at one time (by increasing disk buffers, network services, message buffers etc.), but you will still feel the drop in the service. In order to implement the second method we have to come up with a way to attract the attention of the waiter (master server). The raising of the hand by the customer (slave processor) is done thru the bit number 2 of the parallel port B. Each customer (interrupt driven slave processor) is assigned to one of the parallel bits of the master server starting with the 8th bit of the parallel port B and ending with the 1st bit of parallel port A. It is obvious that if we use all bits available in two parallel ports, we can handle upto 16 interrupt driven slaves. Thus we need to make a cable that will connect the parallel port, 2nd bit of each interrupt driven slave to the individual bits of the parallel ports of the Systemaster II. This cable will connect B8 of Systemaster II to B2 of Slave 0, B7 of SM2 to B2 of Slave 1 etc.

A "Sky Bus" cable is required for this implementation as are interrupt SBC-1 boot proms. Documentation on the cable construction is given in the documentaiton Systemaster II TurboDOS Network Documentation.

Once these two items above are secured, the following changes are to be made in the .GEN and .PAR files of Systemaster II and SBC-1's. Assuming that we will be using only interrupt driven SBC-1's (please refer to the article on multiple circuits) your Systemaster II .GEN file should include:

```plaintext
SM2DMA ;SM2 DMA block transfer support routine
SM2NT1 ;SBC-1 interrupt driver
NT1INT ;Support module
```
You should cancel SM2MX2, @INT0, @INT9, INT02, and INT92 if you are using a single circuit. And in System Master II PAR file you should set the following labels as:

NMBCKT = 01 ;Number of actual circuits
CKTAST = (0200),CKTDRA ;States that interrupt driver (SM2NT1) is assigned to circuit 0200
SLVFN = 'SM2SLAV','SYS';Slave system file

Under the network option for the interrupt driven slaves set the following labels as:

CKTNUA = 2 ;Network circuit number ( 2 for 0200)
NMBSLA = 1 ;Number of actual int. driven slaves
SLVSSA = "IIIIIIIIIIIIII" ;Suffix x of the SM2SLVx.SYS file
SLVPAA = 40,44,48,4C,50,54,58,5C,60,64,68,6C,70,74,78,7C ;Leave 0B0 thru 0EF to polled slaves ;and don't forget to address the slave ;at 40 hex.
SLVFLA = 0E ;Proper baud rate constant for boot message 0F=19.2k, 0E=9600, 00=None

Also you may need to adjust NMBMBS, MAXMBS, NMBRPS, MAXRPS, and NMBSSVC labels. Refer to the TurboDOS Implementor's Guide for their descriptions. When ready GEN a new Systemaster II SYSTEM file.

Next you have to create "SM2SLAVI" GEN and PAR files using "SM2SLAV1" or "SM2SLAVB" as a model. You should cancel NETSX1 and HNITSB modules and use instead SB1NET and SB1NIT modules. The "SM2SLAVI.PAR" file needs to be slightly modified. Since we have changed the circuit number from default 000 to 200, DSKAST table needs to be altered from its default values:

DSKAST = 80,(0200),81,(0200),82,(0200),83,(0200),
84,(0200),85,(0200),86,(0200),87,(0200),
88,(0200),89,(0200),8A,(0200),8B,(0200),
8C,(0200),8D,(0200),8E,(0200),8F,(0200)

You need to alter PTRAST and QUEAST to reflect the circuit number change. Assuming that the slave GEN file includes CTSLIST and DSPOOL modules to give it local serial printer D with spooling capability, the two tables will look like as given below:

PTRAST = 80,(0200),82,(0200),83,(0200), 1,LSTDRA,
0ff,(0200),0ff,(0200),0ff,(0200),0ff,(0200),
0ff,(0200),0ff,(0200),0ff,(0200),0ff,(0200),
0ff,(0200),0ff,(0200),0ff,(0200),0ff,(0200),
0ff,(0200),0ff,(0200),0ff,(0200),0ff,(0200)

QUEAST = 80,(0200),82,(0200),83,(0200), 0,(0000),
0ff,(0200),0ff,(0200),0ff,(0200),0ff,(0200),
0ff,(0200),0ff,(0200),0ff,(0200),0ff,(0200),
0ff,(0200),0ff,(0200),0ff,(0200),0ff,(0200)
You also need to alter three other labels as follows:

CKTAST = (0000), CKTDRA

; As far as slave is concerned it has a single circuit numbered 0 whose name is SB1NET.

DEFDID = (0200)

; This should be set to the network address of the master (Z80 Imp. Gui. 2-10).

FWDTBL = (0xffff)

; No forwarding (Z80 Imp. Gui. 2-12)

When done, place the files on your boot disk. Turn off the power. Attach the "Sky Bus" and change "PROM" on SBC-1. Make sure the slave is addressed at 40 hex. Turn on the power and press reset to cold-boot. Try out your favorite program. You will be wondering why you have not undertaking this simple project earlier. This is probably the biggest performance improvement per dollar spent on your Teletek system.
MODIFICATIONS REQUIRED ON HDC AND HD/CTC TO RUN IN INTERRUPT MODE WITH SYSTEMASTER II

(1) On solder side of board, cut trace to pin 73 and pin 96 of the S-100 connector.

(2) On solder side of board cut trace to pin 12 of U-5.

(3) On component side of board, locate U-20 (the 10 MHz oscillator). Below the lower right corner of the oscillator is a test point post. Just to the right of this post a trace runs to a feed through hole. Cut the trace going to the feed through hole.

(4) On solder side of board, jumper pin 5 of U-4 to pin 10 of U-4.

(5) On solder side of board, jumper pin 15 of U-5 to pin 8 of U-5.

(6) On solder side of board, jumper pin 12 of U-5 to pin 13 of U-6.

(7) On component side of board, jumper pin 4 of S-100 connector to the feed through hole described below:

On component side of board, locate U-5. Existing below U-5 are (5) traces. On the left is a wide trace. Moving to the right, there are (4) thin traces. The 1st thin trace runs to a feed through hole. Jumper pin 4 of the S-100 connector to this feed through hole.

(8) Enable Jumper Option I. This option is located directly to the right of U4 on component side of board.
SM2 FLOPPY DRIVE CONFIGURATIONS

CONTENTS

*****************************************************************************

Standard Height 8" Drives

Mitsubishi M2894-63B
Qume 842
Shugart SA800/801
Shugart SA850/851
NEC FD1160
SIEMENS FDD 200-8

Half Height 8" Drives

Mitsubishi M2896-63
QumeTrack 242
Shugart SA810/860
NEC FD1165
Tandon TM848
<table>
<thead>
<tr>
<th>Designator</th>
<th>Description</th>
<th>Open</th>
<th>Short</th>
</tr>
</thead>
<tbody>
<tr>
<td>PJ1</td>
<td>None</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PJ2</td>
<td>READY (MODIFIED)</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>PJ3</td>
<td>DOOR LOCK LATCH</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>PJ4</td>
<td>HEAD LOAD</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>PJ5</td>
<td>ALTERNATE HEAD LOAD</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>PJ6</td>
<td>HEAD LOAD LATCH</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>PJ7</td>
<td>STEPPER POWER</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>PJ8</td>
<td>SIDE SELECT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>1B,2B,</td>
<td>SIDE SELECT USING DRIVE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3B,4B</td>
<td>SELECT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>RR</td>
<td>RADIAL READY</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RI</td>
<td>RADIAL INDEX</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>R</td>
<td>READY OUTPUT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>I</td>
<td>INDEX OUTPUT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>2S</td>
<td>TWO-SIDED OUTPUT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>DC</td>
<td>DISK CHANGE OPTION</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>WP</td>
<td>WRITE PROTECT ENABLE</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>NP</td>
<td>WRITE PROTECT DISABLE</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>A</td>
<td>LOAD HEADS W/O DRIVE SELECT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>E</td>
<td>NO FUNCTION</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>Z</td>
<td>IN USE FROM DRIVE SELECT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>Y</td>
<td>IN USE FROM HEAD LOAD</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>S2</td>
<td>STANDARD SIDE SELECT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>S3</td>
<td>OPTIONAL SIDE SELECT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>STM1</td>
<td>EXT STEPPER POWER</td>
<td></td>
<td></td>
</tr>
<tr>
<td>STM2</td>
<td>STEPPER POWER ON</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>SF</td>
<td>INT SWITCH FILTER</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>NSF</td>
<td>W/O SWITCH FILTER</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>HUD</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>HUN</td>
<td></td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>DLH</td>
<td></td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>DLI</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F</td>
<td></td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>DLM1</td>
<td></td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>DLM2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C</td>
<td></td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>FG/SG ON</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FG/SG OFF</td>
<td></td>
<td>X</td>
<td></td>
</tr>
</tbody>
</table>
### QUME 842
8" STANDARD HEIGHT FDD

<table>
<thead>
<tr>
<th>Designator</th>
<th>Description</th>
<th>Open</th>
<th>Short</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>RADIAL HEAD LOAD</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>B</td>
<td>RADIAL HEAD LOAD</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>X</td>
<td>RADIAL HEAD LOAD</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>Z</td>
<td>IN USE FROM DRIVE SELECT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>HL</td>
<td>STEPPER PWR FROM HEAD LOAD</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>R</td>
<td>READY OUTPUT</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>I</td>
<td>INDEX OUTPUT</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>C</td>
<td>ALT INPUT - HEAD LOAD</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>D</td>
<td>ALT IN USE INPUT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>DC</td>
<td>DISK CHANGE OPTION</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>2S</td>
<td>TWO-SIDED OUTPUT</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>DS</td>
<td>STEPPER PWR FROM DRIVE SEL</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>Y</td>
<td>IN USE FROM HEAD LOAD</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>DL</td>
<td>DOOR LOCK LATCH OPTION</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>RR</td>
<td>RADIAL READY</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>R1</td>
<td>RADIAL INDEX</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>WP</td>
<td>WRITE PROTECT ENABLE</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>NP</td>
<td>WRITE PROTECT DISABLE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>D1,D2,</td>
<td>DRIVE ADDRESS SELECT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>D4,DDS</td>
<td></td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>B1,B2,</td>
<td>SIDE SELECT USING DRIVE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>B3,B4</td>
<td>SELECT</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>S1</td>
<td>SIDE SELECT USING DIR SEL</td>
<td></td>
<td></td>
</tr>
<tr>
<td>S2</td>
<td>STANDARD SIDE SELECT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>S3</td>
<td>SIDE SELECT USING DRIVE SEL</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>T40</td>
<td>TEST TRACK 40</td>
<td></td>
<td></td>
</tr>
<tr>
<td>HA</td>
<td>TEST ACTUATE HEAD LOAD</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Designator</td>
<td>Description</td>
<td>Open</td>
<td>Short</td>
</tr>
<tr>
<td>------------</td>
<td>--------------------------------------------------</td>
<td>------</td>
<td>-------</td>
</tr>
<tr>
<td>T3, T4,</td>
<td>TERMINATIONS</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>T5, T6</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>T1</td>
<td>DRIVE SELECT TERMINATOR</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>T2</td>
<td>RADIAL HEAD LOAD TERMINATOR</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>RR</td>
<td>RADIAL READY</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>R1</td>
<td>RADIAL INDEX</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>R</td>
<td>READY OUTPUT</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>I</td>
<td>INDEX OUTPUT</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>S</td>
<td>SECTOR OUTPUT</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>HL</td>
<td>STEPPER PWR FROM HEAD LOAD</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>DS</td>
<td>STEPPER PWR FROM DRIVE SEL</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>WP</td>
<td>WRITE PROTECT ENABLE</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>NP</td>
<td>WRITE PROTECT DISABLE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>ALT IN USE INPUT</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>D1, D2,</td>
<td>DRIVE ADDRESS SELECT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>D4, DDS</td>
<td></td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>A</td>
<td>RADIAL HEAD LOAD</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>B</td>
<td>RADIAL HEAD LOAD</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>X</td>
<td>RADIAL HEAD LOAD</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>C</td>
<td>ALT INPUT - HEAD LOAD</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>Z</td>
<td>IN USE FROM DRIVE SELECT</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>Y</td>
<td>IN USE FROM HEAD LOAD</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>DC</td>
<td>DISK CHANGE OPTION</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>NFO</td>
<td>NO FORCE OUT</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>TS</td>
<td>TRUE FM DATA SEPARATION</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>800</td>
<td>SOFT SECTOR OPTION</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>801</td>
<td>HARD SECTOR OPTION</td>
<td></td>
<td>X</td>
</tr>
</tbody>
</table>
## SHUGART SA850/851

8" STANDARD HEIGHT FDD

<table>
<thead>
<tr>
<th>Designator</th>
<th>Description</th>
<th>Open</th>
<th>Short</th>
</tr>
</thead>
<tbody>
<tr>
<td>5E</td>
<td>TERMINATIONS</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>1B,2B,</td>
<td>SIDE SELECT USING DRIVE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3B,4B</td>
<td>SELECT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RR</td>
<td>RADIAL READY</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>R1</td>
<td>RADIAL INDEX</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>R</td>
<td>READY OUTPUT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>2S</td>
<td>TWO-SIDED OUTPUT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>850/851</td>
<td>SECTOR OPTION</td>
<td></td>
<td></td>
</tr>
<tr>
<td>851</td>
<td>INDEX OUTPUT</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>850</td>
<td>SECTOR OUTPUT</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>DC</td>
<td>DISK CHANGE OPTION</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>HL</td>
<td>STEPPER PWR FROM HEAD LOAD</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>DS</td>
<td>STEPPER PWR FROM DRIVE SEL</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>WP</td>
<td>WRITE PROTECT ENABLE</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>NP</td>
<td>WRITE PROTECT DISABLE</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>D</td>
<td>ALT IN USE INPUT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>M</td>
<td>MULTI-MEDIA OPTION</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>DL</td>
<td>DOOR LOCK LATCH OPTION</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>A</td>
<td>RADIAL HEAD LOAD</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>B</td>
<td>RADIAL HEAD LOAD</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>X</td>
<td>RADIAL HEAD LOAD</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>C</td>
<td>ALT INPUT - HEAD LOAD</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>Z</td>
<td>IN USE FROM DRIVE SELECT</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>Y</td>
<td>IN USE FROM HEAD LOAD</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>S1</td>
<td>SIDE SELECT USING DIR SEL</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>S2</td>
<td>STANDARD SIDE SELECT</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>S3</td>
<td>SIDE SELECT USING DRIVE SEL</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>TS,FS</td>
<td>DATA SEPARATION OPTION</td>
<td></td>
<td>TS, FS</td>
</tr>
<tr>
<td>IW</td>
<td>WRITE CURRENT SWITCH</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>RS</td>
<td>READY STANDARD</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>RM</td>
<td>READY MODIFIED</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>HLL</td>
<td>HEAD LOAD LATCH</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>IT</td>
<td>IN USE TERMINATOR</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>HI</td>
<td>IN USE FROM HEAD LD OR IN USE</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>F</td>
<td>MMFM</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>AF</td>
<td>FM OR MFM</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>NP</td>
<td>MMFM</td>
<td></td>
<td>X</td>
</tr>
</tbody>
</table>
NEC FD1160  
Standard Height 8" FDD

<table>
<thead>
<tr>
<th>Option</th>
<th>Description</th>
<th>Position</th>
</tr>
</thead>
<tbody>
<tr>
<td>P60</td>
<td>LED Display</td>
<td>FDL</td>
</tr>
<tr>
<td>P57</td>
<td>Step Motor Power</td>
<td>.C</td>
</tr>
<tr>
<td>P58</td>
<td>Write Protect</td>
<td>PRI</td>
</tr>
<tr>
<td>P53</td>
<td>Ready Status</td>
<td>N</td>
</tr>
<tr>
<td>P52</td>
<td>Head Load</td>
<td>HLS</td>
</tr>
<tr>
<td>P54, P55</td>
<td>Drive Select</td>
<td>(As Desired)</td>
</tr>
<tr>
<td>P51</td>
<td>Door Lock</td>
<td>DLD</td>
</tr>
<tr>
<td>P56</td>
<td>File Unsafe Inhibit</td>
<td>IFU</td>
</tr>
<tr>
<td>P59</td>
<td>Door Lock Hold</td>
<td>N</td>
</tr>
</tbody>
</table>
SIEMENS FDD 200-8
8" STANDARD HEIGHT FDD

<table>
<thead>
<tr>
<th>Designator</th>
<th>Description</th>
<th>Open</th>
<th>Short</th>
</tr>
</thead>
<tbody>
<tr>
<td>RADIAL SELECT</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RADIAL STEP</td>
<td></td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>SS</td>
<td>SOFT SECTORING ENABLE</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>U</td>
<td></td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>SE</td>
<td></td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>RD</td>
<td></td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>HD</td>
<td></td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>4</td>
<td></td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>L</td>
<td></td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>J</td>
<td></td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>TE</td>
<td></td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>SE</td>
<td></td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>HFRG</td>
<td></td>
<td>FR</td>
<td>HF</td>
</tr>
<tr>
<td>K</td>
<td></td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>14</td>
<td></td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>RR</td>
<td></td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>RI</td>
<td></td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>C</td>
<td></td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>V</td>
<td></td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>E</td>
<td></td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>7</td>
<td></td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>8</td>
<td></td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>M</td>
<td></td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>10,12,18,20,22,24</td>
<td></td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>BINARY SELECT 1-7</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Designator</td>
<td>Description</td>
<td>Open</td>
<td>Short</td>
</tr>
<tr>
<td>------------</td>
<td>-------------</td>
<td>------</td>
<td>-------</td>
</tr>
<tr>
<td>JPG</td>
<td>FRAME GND/SIGNAL GND SHORT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>JSG</td>
<td>FRAME GND/SIGNAL GND OPEN</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>1B,2B,</td>
<td>SIDE SELECT USING DRIVE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3B,4B</td>
<td>SELECT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>SE</td>
<td>EXΤ WRITE CURRENT SWITCH</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>SI</td>
<td>INT WRITE CURRENT SWITCH</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>S</td>
<td>&quot;KEEP OPEN&quot;</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>DC</td>
<td>DISK CHANGE OPTION</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>2S</td>
<td>TWO-SIDED OUTPUT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>IT</td>
<td>IN USE TERMINATOR</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>ALT IN USE INPUT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>HI</td>
<td>HEAD LOAD OR IN USE</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>ALT INPUT - HEAD LOAD</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>I</td>
<td>INDEX OUTPUT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>R</td>
<td>READY OUTPUT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>S1</td>
<td>SIDE SELECT USING DIR SEL</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>S2</td>
<td>STANDARD SIDE SELECT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>S3</td>
<td>SIDE SELECT USING DRIVE SEL</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>RS</td>
<td>READY STANDARD</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>RM</td>
<td>READY MODIFIED</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>RFa</td>
<td>&quot;KEEP PLUGGED&quot;</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>RFb</td>
<td>&quot;KEEP OPEN&quot;</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>MO</td>
<td>MOTOR ON FROM HEAD LOAD</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>MS</td>
<td>MOTOR ON FROM DRIVE SELECT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>Z</td>
<td>IN USE FROM DRIVE SELECT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>NP</td>
<td>WRITE PROTECT DISABLE</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>WP</td>
<td>WRITE PROTECT ENABLE</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>A</td>
<td>RADIAL HEAD LOAD</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>B</td>
<td>RADIAL HEAD LOAD</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>X</td>
<td>RADIAL HEAD LOAD</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>BS0</td>
<td>&quot;KEEP PLUGGED&quot;</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>BS1</td>
<td>&quot;KEEP OPEN&quot;</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>RI</td>
<td>RADIAL INDEX</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>RR</td>
<td>RADIAL READY</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>Y</td>
<td>IN USE FROM HEAD LOAD</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>V</td>
<td>DOOR LOCK FROM HEAD LOAD</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>HLL</td>
<td>HEAD LOAD LATCH</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>DL</td>
<td>DOOR LOCK LATCH OPTION</td>
<td>X</td>
<td></td>
</tr>
</tbody>
</table>

NOTE: IN ADDITION TO THE ABOVE CONFIGURATION, THE FOLLOWING MODIFICATIONS ARE REQUIRED ON THE SYSTEMASTER-II.

1. ON COMPONENT SIDE OF THE SYSTEMASTER-II, CUT THE TRACE GOING TO PIN 9 OF U1.

2. ON THE SOLDER SIDE OF THE SYSTEMASTER-II, JUMPER PIN 9 AND PIN 7 OF U1 TOGETHER.
### QUMETRACK 242
8" HALF HEIGHT FDD

<table>
<thead>
<tr>
<th>Designator</th>
<th>Description</th>
<th>Open</th>
<th>Short</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>RADIAL HEAD LOAD</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>B</td>
<td>&quot;</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>X</td>
<td>&quot;</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>Z</td>
<td>IN USE FROM DRIVE SELECT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>HL</td>
<td>STEPPER POWER FROM HEAD LOAD</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>R</td>
<td>ALTERNATE OUTPUT READY PAD</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>I</td>
<td>ALTERNATE OUTPUT INDEX PAD</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>ALTERNATE INPUT HEAD LOAD</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>ALTERNATE INPUT IN USE</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>DC</td>
<td>ALTERNATE OUTPUT DISK CHANGE</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>2S</td>
<td>ALTERNATE OUTPUT TWO SIDED DISK</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>Y</td>
<td>IN USE FROM HEAD LOAD</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>DL</td>
<td>DOOR LOCK LATCH</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>RR</td>
<td>RADIAL READY</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>RI</td>
<td>RADIAL INDEX</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>WP</td>
<td>INHIBIT WRITE WHEN WRITE PROTECT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>NP</td>
<td>ALLOW WRITE WHEN WRITE PROTECT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>D1, D2, D4, DDS</td>
<td>DRIVE ADDRESS SELECT</td>
<td>(UP TO 8 DRIVES)</td>
<td></td>
</tr>
<tr>
<td>B1−B4</td>
<td>TWO, DOUBLE−SIDED DRIVE SELECT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>S1</td>
<td>HEAD SELECT OPTION</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>S2</td>
<td>&quot;</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>S3</td>
<td>&quot;</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>T40</td>
<td>TEST TRACK 40</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>HA</td>
<td>TEST ACTUATE HEAD LOAD</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>4, 6, 8, 10</td>
<td>ALTERNATE I/O PINS</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>12, 16, 18, 24</td>
<td>&quot;</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>SF</td>
<td>SWITCH FILTER</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>P</td>
<td>STEPPER POWER (USED WITH HL)</td>
<td>X</td>
<td></td>
</tr>
</tbody>
</table>

**Note:** In addition to the above configuration, the following modifications are required on the Systemaster-II.

1. On component side of the Systemaster-II, cut the trace going to pin 9 of U1.

2. On the solder side of the Systemaster-II, jumper pin 9 and pin 7 of U1 together.
### SHUGART SA810/860
#### 8" HALF HEIGHT FDD

<table>
<thead>
<tr>
<th>Designator</th>
<th>Description</th>
<th>Open</th>
<th>Short</th>
</tr>
</thead>
<tbody>
<tr>
<td>U9</td>
<td>TERMINATION</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>SI</td>
<td>INT WRITE CURRENT SWITCH</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>SE</td>
<td>EXT WRITE CURRENT SWITCH</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TR</td>
<td>TRUE READY OUTPUT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RTR</td>
<td>RADIAL TRUE READY</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2S</td>
<td>TWO-SIDED OUTPUT</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>DC</td>
<td>DISK CHANGE OPTION</td>
<td></td>
<td></td>
</tr>
<tr>
<td>S1</td>
<td>SIDE SELECT USING DIR SEL</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>S2</td>
<td>STANDARD SIDE SELECT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>S3</td>
<td>SIDE SELECT USING DRIVE SEL</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>1B,2B,</td>
<td>SIDE SELECT USING DRIVE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3B,4B</td>
<td>SELECT</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>D</td>
<td>ALT IN USE INPUT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MS</td>
<td>MOTOR ON FROM DRIVE SELECT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MO</td>
<td>ALT INPUT MOTOR ON</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MMO</td>
<td>ALT INPUT MULTIPLEXED MO</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>MD</td>
<td>MOTOR OFF DELAY</td>
<td></td>
<td></td>
</tr>
<tr>
<td>R</td>
<td>READY OUTPUT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RR</td>
<td>RADIAL READY</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SR</td>
<td>READY STANDARD</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MT</td>
<td>READY MODIFIED</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Y</td>
<td>IN USE FROM HEAD LOAD</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Z</td>
<td>IN USE FROM DRIVE SELECT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PD</td>
<td>STEPPER POWER DOWN</td>
<td></td>
<td></td>
</tr>
<tr>
<td>WP</td>
<td>WRITE PROTECT ENABLE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>NP</td>
<td>WRITE PROTECT DISABLE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TS</td>
<td>DATA SEPARATION SELECT</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**In order to achieve proper operation of the door lock and in use LED, install a wire wrap jumper from MMO to Y1.**

**NOTE:** IN ADDITION TO THE ABOVE CONFIGURATION, THE FOLLOWING MODIFICATIONS ARE REQUIRED ON THE SYSTEMASTER-II.

1. ON COMPONENT SIDE OF THE SYSTEMASTER-II, CUT THE TRACE GOING TO PIN 9 OF U1.

2. ON THE SOLDER SIDE OF THE SYSTEMASTER-II, JUMPER PIN 9 AND PIN 7 OF U1 TOGETHER.
### NEC FD1165
8" HALF HEIGHT FDD

<table>
<thead>
<tr>
<th>Designator</th>
<th>Description</th>
<th>Position</th>
</tr>
</thead>
<tbody>
<tr>
<td>DX1, DX2</td>
<td>DRIVE SELECT</td>
<td>AS DESIRED</td>
</tr>
<tr>
<td>DX3, DX4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>HL</td>
<td>HEAD LOAD</td>
<td>1</td>
</tr>
<tr>
<td>RX</td>
<td>RADIAL READY</td>
<td>1</td>
</tr>
<tr>
<td>SS</td>
<td>SIDE SELECT</td>
<td>1</td>
</tr>
<tr>
<td>PR</td>
<td>WRITE PROTECT</td>
<td>1</td>
</tr>
<tr>
<td>FR</td>
<td>FILE UNSAFE</td>
<td>1</td>
</tr>
<tr>
<td>DR</td>
<td>DOOR LOCK</td>
<td>1</td>
</tr>
<tr>
<td>DL</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>DH</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>US</td>
<td>IN USE</td>
<td>1</td>
</tr>
<tr>
<td>RD</td>
<td>READ DATA</td>
<td>1</td>
</tr>
<tr>
<td>BS</td>
<td>BUSY LAMP</td>
<td>2</td>
</tr>
<tr>
<td>BU</td>
<td></td>
<td>2</td>
</tr>
</tbody>
</table>

TERMINATION ON LAST PHYSICAL DRIVE ONLY.

NOTE: IN ADDITION TO THE ABOVE CONFIGURATION, THE FOLLOWING MODIFICATIONS ARE REQUIRED ON THE SYSTEMASTER-II.

1. ON COMPONENT SIDE OF THE SYSTEMASTER-II, CUT THE TRACE GOING TO PIN 9 OF U1.

2. ON THE SOLDER SIDE OF THE SYSTEMASTER-II, JUMPER PIN 9 AND PIN 7 OF U1 TOGETHER.
<table>
<thead>
<tr>
<th>Designator</th>
<th>Description</th>
<th>Open</th>
<th>Short</th>
</tr>
</thead>
<tbody>
<tr>
<td>S1</td>
<td>SIDE SELECT USING DIR SEL</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>S2</td>
<td>STANDARD SIDE SELECT</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>S3</td>
<td>SIDE SELECT USING DRIVE SEL</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>1B,2B,</td>
<td>SIDE SELECT USING DRIVE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3B,4B</td>
<td>SELECT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>PS</td>
<td>POWER SAVE</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>PS*</td>
<td>STEPPER POWER ON ALWAYS</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>DS</td>
<td>STEPPER POWER FROM DRIVE SEL</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>HL</td>
<td>STEPPER POWER FROM HEAD LOAD</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>M1</td>
<td>MOTOR DELAY ENABLE</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>M3</td>
<td>MOTOR CONTROL FROM SELECT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>M4</td>
<td>MOTOR CONTROL FROM HEAD LOAD</td>
<td>X</td>
<td>***</td>
</tr>
<tr>
<td>MOL</td>
<td>MOTOR CONTROL SIGNAL, LOW TRUE</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>MOH</td>
<td>MOTOR CONTROL SIGNAL, HIGH TRUE</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>MC1,MC2,</td>
<td>MOTOR CONTROL SELECT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MC3,MC4</td>
<td></td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>R</td>
<td>READY</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>TR</td>
<td>TRUE READY</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>DL</td>
<td>LEVER LOCK</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>D</td>
<td>ALT IN USE INPUT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>LL</td>
<td>IN USE, LATCHED</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>NL</td>
<td>IN USE, NOT LATCHED</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>DC</td>
<td>DISK CHANGE OPTION</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>2S</td>
<td>TWO-SIDED OUTPUT</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>WP</td>
<td>WRITE PROTECT ENABLE</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>NP</td>
<td>WRITE PROTECT DISABLE</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>XC</td>
<td>EXT WRITE CURRENT SWITCH</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>IC</td>
<td>INT WRITE CURRENT SWITCH</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>DM</td>
<td>DIAGNOSTIC MODE</td>
<td></td>
<td>X</td>
</tr>
</tbody>
</table>

***NOTE - This drive monitors pin 18 (normally HEAD LOAD) for the MOTOR ON function. MOTOR ON requires a 165 msec minimum delay before R/W activity can begin.

NOTE: IN ADDITION TO THE ABOVE CONFIGURATION, THE FOLLOWING MODIFICATIONS ARE REQUIRED ON THE SYSTEMASTER-II.

1. ON COMPONENT SIDE OF THE SYSTEMASTER-II, CUT THE TRACE GOING TO PIN 9 OF U1.

2. ON THE SOLDER SIDE OF THE SYSTEMASTER-II, JUMPER PIN 9 AND PIN 7 OF U1 TOGETHER.