Dandelion Microcode Reference

5 Dec 80
R. Garner

This document describes revisions G-L of the Dandelion CP,
MASS, and the CP Panel of Burdock.
(previous revisions: 31 Oct 79, 8 Jan 80, 22 Jan 80, 14 Feb 80)

XEROX

OPD SYSTEMS DEVELOPMENT DEPARTMENT
3333 Coyote Hill / Palo Alto / California 94304
Contents

Introduction 3
A. Registers & Constants 6
B. Branches & Disptaches 7
C. Shifting & Rotating 10
D. Link Registers & Subroutines 12
E. SU Registers 15
F. The Mesa Stack & stackP 16
G. Instruction Buffer & PC16 18
H. Control Store Traps 23
I. Memory 25
J. The Mesa Map 29
K. Bus Destinations 32
L. X Bus Sources 33
M. Miscellaneous Functions 34

N. MASS 35
O. Microcode Conventions 41
P. Burdock & the CP Kernel 43

Q. Timing Constraints 46

Appendix: Antithetical List of Microinstructions 48

Where the files are saved:
[Iris]<Workstation>Mass>MASS.bcd  
[Iris]<Workstation>Jarvis>Burdock60.dm and Burdock60.cm  
[Iris]<Workstation>mc>Kernel.fb  
[Iris]<Workstation>LH>DMR.press and DMR.dm
A. Introduction

This manual describes the Dandelion central processor, the CP, from a microprogramming perspective. This user's manual includes example microcode statements, application notes, and pointers to restrictions which the programmer should eventually confront.

You should become thoroughly familiar with figures 1 and 2, the microinstruction format and the data paths. When in doubt about the construction of a particular microinstruction statement, it is only necessary to submit it to the assembler (MASS). However, MASS may reject a perfectly reasonable statement due to incorrect register assignments (sec. E.3) or timing violations which may be permissible with 4 or 8 wide arguments (sec. Q).

The complete Dandelion system is described in the Dandelion Hardware Manual (not available at this time). In general, the CP is shared among the IO devices in a fixed round-robin fashion. Each device has an assigned click during which its task microcode can run if the hardware asserts a wakeup request. The five clicks make up a round. If a device does not utilize its click, the Mesa Emulator executes during the click instead. In general, microinstructions can be specified without regard to click boundaries since the hardware will save the micro-program counters and branch conditions between task changes. There are no task specific registers, i.e., all registers can be addressed by all tasks.

<table>
<thead>
<tr>
<th>Click</th>
<th>Task</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Ethernet</td>
</tr>
<tr>
<td>1</td>
<td>Disk (SA4000/SA1000)</td>
</tr>
<tr>
<td>2</td>
<td>IOP (i8085 low speed IO system)</td>
</tr>
<tr>
<td>3</td>
<td>Ethernet</td>
</tr>
<tr>
<td>4</td>
<td>Display/LSEP</td>
</tr>
</tbody>
</table>

Three microinstructions are executed per click (notationally, c1, c2, and c3), while one word can be moved to and/or from the memory in this time. A cycle is 137 nanoseconds long, making a click 411 nSec and a round about 2 microseconds.

Figure 1 shows the microinstruction format. The first word generally controls the 2901 based ALU; aS selects the two ALU operands (notationally, R,S), aF determines the function to be applied between them, and aD (along with sh, a decoding of the fX and fY fields) specifies the ALU destination of the output. Either the ALU output or the R register given by the rA field (called A-bypass) is placed on the Y bus. Note that the following values of aS imply use of an X bus operand: D,A, D,Q, and D.0.

fX, fY, and fZ are multipurpose function fields. The interpretation of fY and fZ is determined by the value of fS. fS[0-1] describes how fY is decoded: fYNorm, DispBr (dispatch/branch), IOOut, or the high 4 bits of a byte constant (Byte). fS[2-3] describes how fZ is decoded: fZNorm, low 4 bits of a U register address, IOXIn, a 4 bit constant (Nibble), or the low 4 bits of a byte constant. fS[2-3] also determines SU register addressing (sec. E).

Figure 2 shows the CP data paths: the two major 16-bit buses, X and Y, are identified and the 2901 ALU is enclosed within the dashed rectangle. The box labeled L.Rotn is the multiplexer which can rotate the Y bus by 0, 4, 8, or 12 bit positions (sec. C.2). Although there are many possible register-to-register operations implied by this figure, the complete set is not available due to the microinstruction encoding scheme and timing considerations.
<table>
<thead>
<tr>
<th>rA</th>
<th>rB</th>
<th>aS</th>
<th>aF</th>
<th>aD</th>
<th>e1</th>
<th>p1</th>
<th>m1</th>
<th>u1</th>
<th>mem</th>
<th>IS</th>
<th>fX</th>
<th>fY</th>
<th>fZ</th>
<th>INIA</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>4</td>
<td>8</td>
<td>11</td>
<td>14</td>
<td>16</td>
<td>20</td>
<td>24</td>
<td>28</td>
<td>32</td>
<td>36</td>
<td>40</td>
<td>42</td>
<td>43</td>
<td>47</td>
</tr>
</tbody>
</table>

Field Description
- RA: 2901 A reg addr, U addr [0-3]
- RB: 2901 B reg addr, RH addr
- aS: 2901 alu Source operand pair
- aF: 2901 alu Function
- aD: 2901 alu Destination/shift control
- ep: Even Parity
- Cn: 2091 Carry In, Shift Ends, writeSU (if enSU = 1)
- enSU: enable SU reg file
- mem: MAR+ (if c1), MDR+ (if c2), +MD (if c3)
- IS: Function field Selector
- fX: X Function
- fY: Y Function
- fZ: Z Function
- INIA: Next Instruction Address

<table>
<thead>
<tr>
<th>aS</th>
<th>R.S.</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>A, Q</td>
</tr>
<tr>
<td>1</td>
<td>A, B</td>
</tr>
<tr>
<td>2</td>
<td>0, Q</td>
</tr>
<tr>
<td>3</td>
<td>0, B</td>
</tr>
<tr>
<td>4</td>
<td>0, A</td>
</tr>
<tr>
<td>5</td>
<td>D, A</td>
</tr>
<tr>
<td>6</td>
<td>D, Q</td>
</tr>
<tr>
<td>7</td>
<td>D, O</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>aF</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>R + S</td>
</tr>
<tr>
<td>1</td>
<td>S - R</td>
</tr>
<tr>
<td>2</td>
<td>R - S</td>
</tr>
<tr>
<td>3</td>
<td>R or S</td>
</tr>
<tr>
<td>4</td>
<td>R and S</td>
</tr>
<tr>
<td>5</td>
<td>~R and S</td>
</tr>
<tr>
<td>6</td>
<td>R xor S</td>
</tr>
<tr>
<td>7</td>
<td>~R xor S</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>sh</th>
<th>aD</th>
<th>Bit(R)</th>
<th>Qt</th>
<th>Yhunz</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>no write</td>
<td>F</td>
<td>F</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>no write</td>
<td>no write</td>
<td>F</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>F</td>
<td>no write</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>F</td>
<td>no write</td>
<td>F</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>F/2</td>
<td>Q/2</td>
<td>F</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>F/2</td>
<td>no write</td>
<td>F</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>2F</td>
<td>2Q</td>
<td>F</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>2F</td>
<td>no write</td>
<td>F</td>
<td></td>
</tr>
</tbody>
</table>

sh + (IX = shift) OR (IX = cycle) OR (fY = cycle)

<table>
<thead>
<tr>
<th>fS[0-1]</th>
<th>fY</th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>DispBr</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>FNorm</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>IOPOut</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>Byte</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>fS[2-3]</th>
<th>fY</th>
<th>fU</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>fZNorm</td>
<td>0,stackP</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>Nibble</td>
<td>0,stackP</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Uaddr[4-7]</td>
<td>ra, Iz</td>
<td>ra, Y[12-15]*</td>
<td>IF fZ = AltUaddr*</td>
</tr>
<tr>
<td>3</td>
<td>IOXIn</td>
<td>ra, Iz</td>
<td>ra, Y[12-15]*</td>
<td>IF fZ = AltUaddr*</td>
</tr>
</tbody>
</table>

* as executed by previous u-instr

<table>
<thead>
<tr>
<th>fIX</th>
<th>fXNorm</th>
<th>IOOut</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>pCall/Ret0</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>pCall/Ret1</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>pCall/Ret2</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>pCall/Ret3</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>pCall/Ret4</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>pCall/Ret5</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>pCall/Ret6</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>pCall/Ret7</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>Noop</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>RH</td>
<td></td>
</tr>
<tr>
<td>A</td>
<td>shift</td>
<td></td>
</tr>
<tr>
<td>B</td>
<td>cycle</td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>Cn</td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>Map</td>
<td></td>
</tr>
<tr>
<td>E</td>
<td>pop</td>
<td></td>
</tr>
<tr>
<td>F</td>
<td>push</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>fIX</th>
<th>fY</th>
<th>fU</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>ExitKern</td>
<td>NegBr</td>
<td>IOPUData</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>EnterKern</td>
<td>ZeroBr</td>
<td>IOPClk</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>ChintErr</td>
<td>NZeroBr</td>
<td>KOData</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>IBDisp</td>
<td>MesalnBr</td>
<td>KClk</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>MesalnRq</td>
<td>PgCarryBr</td>
<td>EDData</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>stackP</td>
<td>CarryBr</td>
<td>ECtl</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>IB</td>
<td>XRefBr</td>
<td>DCtl</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>cycle</td>
<td>NibCarryBr</td>
<td>DCtl</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>Noop</td>
<td>XDisp</td>
<td>DBorder</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>Map</td>
<td>YDisp</td>
<td>PCtl</td>
<td></td>
</tr>
<tr>
<td>A</td>
<td>refresh</td>
<td>XChnpDisp</td>
<td>MCtl</td>
<td></td>
</tr>
<tr>
<td>B</td>
<td>push</td>
<td>VQDisp</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>ChpRq</td>
<td>XwDisp</td>
<td>EOCtl</td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>ChpOPRq</td>
<td>XHDisp</td>
<td>KCmd</td>
<td></td>
</tr>
<tr>
<td>E</td>
<td>ChpRefRq</td>
<td>XLDisp</td>
<td></td>
<td></td>
</tr>
<tr>
<td>F</td>
<td>ChpFlags</td>
<td>PglCwDisp</td>
<td>Podata</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>fIX</th>
<th>fZNorm</th>
<th>IOXIn</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Refshft</td>
<td>+ElData</td>
</tr>
<tr>
<td>1</td>
<td>IBPr+1</td>
<td>+EStatus</td>
</tr>
<tr>
<td>2</td>
<td>IBPr+0</td>
<td>+KData</td>
</tr>
<tr>
<td>3</td>
<td>Cin+pc16</td>
<td>+KStatus</td>
</tr>
<tr>
<td>4</td>
<td>Saik</td>
<td>KStrobe</td>
</tr>
<tr>
<td>5</td>
<td>pop</td>
<td>+MStatus</td>
</tr>
<tr>
<td>6</td>
<td>push</td>
<td>+KTest</td>
</tr>
<tr>
<td>7</td>
<td>AltUaddr</td>
<td>ESTrobe</td>
</tr>
<tr>
<td>8</td>
<td>Noop</td>
<td>+IPIData</td>
</tr>
<tr>
<td>9</td>
<td>Noop</td>
<td>+IOPStatus</td>
</tr>
<tr>
<td>A</td>
<td>Noop</td>
<td>+ErrlnStkp</td>
</tr>
<tr>
<td>B</td>
<td>Noop</td>
<td>+RH</td>
</tr>
<tr>
<td>C</td>
<td>LROT10</td>
<td>+bNA</td>
</tr>
<tr>
<td>D</td>
<td>LROT12</td>
<td>+b</td>
</tr>
<tr>
<td>E</td>
<td>LROT8</td>
<td>+bLow</td>
</tr>
<tr>
<td>F</td>
<td>LROT4</td>
<td>+bHigh</td>
</tr>
</tbody>
</table>

Figure 1. Dandelion Microinstruction Format

3 Sept 80
Figure 2. Dandelion Processor Data Paths
A. Registers & Constants

There are 5 register sets available to the microprogrammer: The 16 R registers inside the ALU (2901), the corresponding 16 RH registers on the X bus, the 256 "slow" SU registers on the X bus (sec. E), the 8 Link registers (sec. D), and the 3 byte instruction buffer (sec. G). Twenty-four input/output registers (called IOXIn or IOOut) on the X and Y buses are also directly addressable via the fY or fZ microinstruction fields.

Also available are 5 registers which are reserved by the Emulator in the standard microcode system: The Q register, stackP (sec. F), ibPtr (sec. G), pc16 (sec. G.10), and MInt (sec. M.1).

1. R Registers: The 16-bit wide R register memory has two ports: the selected word (notationally, A) from the A-port is addressed by the rA field and from the B-port (B) by the rB field. If rA equals rB, the same R register appears at both ports. Thus, any two R registers (or a single register specified via rA and/or rB) can be operands of an ALU computation.

An R register is written from the ALU output F bus as specified by the rB microinstruction field. The ALU output can be shifted left (notationally, 2F) or right (F/2) one bit position before being written.

In the standard system, 7 registers are allocated to the Emulator (TOS, L, G, PC, and 3 temporaries), 3 to the Display/LSEP, and 2 each for the Disk, Ethernet, and IOP.

2. RH Registers: The 8 bit wide RH registers are read and written from the X bus. They normally act as extensions of the R register file and hold high-order memory address bits (sec. J & K). However, they can be used as flags, subroutine return points (sec. D.6), and general byte storage. An RH register is always addressed by the rB field of the microinstruction (which also specifies the R register write address).

3. Q Register: The 16-bit wide Q register is addressed by the aS field and is loaded from the ALU output which can be pre-shifted left or right 1 bit. Note that the Q register can not be simultaneously written along with an R register or be loaded in an instruction which uses A-bypass (aD=2). The Q register can be used in double length shifts (sec. C).

4. Constants: Four-or-eight-bit constants can be placed onto the X bus where they can be used in branching, be loaded into X bus destination registers, or be an ALU operand. Four-bit constants (Nibble) use the fZ field and 8 bit constants (Byte) use the fY and fZ fields. The upper 12 or 8 bits, respectively, are zeroed.

Larger constants can be preloaded into U registers and used like normal constants (except for timing, sec. Q). Zero is available inside the ALU and does not utilize the X bus. ALU " +1" or "-1" operations are also possible without the X bus since they are an artifact of Cm. Without preloading another register, U registers can only be written in one statement with 0 or -1.

\[
\begin{align*}
\text{Reg} + \cdot 0E, & \quad \{\text{Reg} + \cdot 0FFFF2\} & \text{ct1;} \\
\text{Reg} + \cdot 0FF, & \quad \{\text{Reg} + \cdot 0FF00\} & \text{ct2;} \\
\text{Reg} + \cdot \bar{\text{Reg}} \times \text{Reg}, & \quad \{\text{Reg} + \cdot 0FFFF\} & \text{ct3;} \\
\text{Ureg} + 0, & \quad \text{ct1;} \\
\text{Ureg} + \cdot \bar{\text{Reg}} \times \text{Reg}, & \quad \{\text{Ureg} + \cdot 1\} & \text{ct2;} \\
\end{align*}
\]

Sixteen-bit constants with identical halves can be constructed in two cycles instead of the three normally required in the general case.

\[
\begin{align*}
\text{R} + \cdot 0AA, & \quad \text{ct1;} \\
\text{R} + \cdot (\text{R } \text{L} \text{Rot} 8) \text{ or } \text{R}, & \quad \{\text{R} + \cdot 0AAAA\} & \text{ct2;} \\
\end{align*}
\]
B. Branches & Dispatches

The following table lists the source for each branch/dispatch function and where they are OR’d into INIA. See section D on the Link register dispatches and section G for the ID dispatch.

Some notation: The address of an instruction is called IA. NIA, Next Instruction Address, is the 12-bit quantity which addresses the control store, and is the address of the instruction to be executed in the next cycle. INIA refers to the contents of the 12-bit microinstruction field. In the hardware, INIA is OR’d with the currently specified dispatch/branch bits to form NIA.

<table>
<thead>
<tr>
<th>NegBr</th>
<th>source</th>
<th>INIA dest</th>
</tr>
</thead>
<tbody>
<tr>
<td>F.0</td>
<td>11</td>
<td>sign of alu result (This is not Y.0)</td>
</tr>
<tr>
<td>ZeroBr</td>
<td>F # 0</td>
<td>alu output not equal to zero</td>
</tr>
<tr>
<td>NZeroBr</td>
<td>Mesaint</td>
<td>Mesa interrupt bit</td>
</tr>
<tr>
<td>NibCarryBr</td>
<td>Cout.12</td>
<td>alu carry out of low Nibble</td>
</tr>
<tr>
<td>PgCarryBr</td>
<td>Cout.8</td>
<td>alu carry out of low Byte</td>
</tr>
<tr>
<td>CarryBr</td>
<td>Cout.0</td>
<td>alu carry out</td>
</tr>
<tr>
<td>XRefBr</td>
<td>X.11</td>
<td>present &amp; referenced map bit</td>
</tr>
<tr>
<td>XwdDisp</td>
<td>X.9,.X.10</td>
<td>X bus write protect &amp; dirty bits</td>
</tr>
<tr>
<td>XHDisp</td>
<td>X.4,.X.0</td>
<td>X High bus</td>
</tr>
<tr>
<td>XLDisp</td>
<td>X.8,.X.15</td>
<td>X Low bus</td>
</tr>
<tr>
<td>PgCrOvDisp</td>
<td>PgCross,.OVR</td>
<td>pageCross &amp; Overflow bits</td>
</tr>
<tr>
<td>XDisp</td>
<td>X[12-15]</td>
<td>low 4 bits of Xbus</td>
</tr>
<tr>
<td>YDisp</td>
<td>Y[12-15]</td>
<td>low 4 bits of Ybus</td>
</tr>
<tr>
<td>XC2npcDisp</td>
<td>X[12-13],C2,.~pc16</td>
<td>X bus. cycle2. ~pc16</td>
</tr>
<tr>
<td>YIODisp</td>
<td>Y[12-13],bp.39,bp.139</td>
<td>IO branches (bp = Backplane pin)</td>
</tr>
<tr>
<td>IBDisp</td>
<td>[4-11]</td>
<td>Instruction Buffer</td>
</tr>
<tr>
<td>LnPDisp</td>
<td>Linkn</td>
<td>Linkn dispatch (n = 0..7)</td>
</tr>
</tbody>
</table>

1. Simple Branches: Branches require 2 cycles to complete. In the first microinstruction the branch or dispatch condition is specified by a value in the Y field of the microinstruction. During execution of the first instruction, the hardware OR’s the result {0,1} of the specified branch into \( \text{INIA}[11] \) of the second instruction, which is being read from the control store. This will send control to either \( \text{INIA} \) or \( \text{INIA OR I} \).

In the source program, the second instruction should contain a BRANCH[Label0, Label1] phrase. MASS will assign Label0 to an even control store location and Label1 to (Label0 OR 1). Note that the hardware treats the BRANCH macro like a GOTO macro, i.e., the branch condition specified in a previous microinstruction is always OR’d into the \( \text{INIA} \) field of the current instruction.

\[
\begin{align*}
\text{Reg} & \rightarrow \text{Reg xor RegA, ZeroBr}, & c1; \\
\text{BRANCH[NotZero, Zero]}, & c2; \\
\text{NotZero}: & \text{Noop \{here if Reg # RegA\}}, & c3; \\
\text{Zero}: & \text{Noop \{here if Reg = RegA\}}, & c3; \\
\end{align*}
\]

2. Address Constraints: The at\( [x, y, \text{Label}] \) macro is used to constrain the control store location of instructions. It causes MASS to place the instruction at an address which is \( (x \text{ MOD } y) \) and in the same "MOD group" as the instruction at Label. The third argument (Label) is optional.

Although the at’s are not required, the above example could be rewritten as:

\[
\begin{align*}
\text{Reg} & \rightarrow \text{Reg xor RegA, ZeroBr}, & c1; \\
\text{BRANCH[NotZero, Zero]}, & c2; \\
\text{NotZero}: & \text{Noop}, & c3, \text{at}[0,2,\text{Zero}]; \\
\text{Zero}: & \text{Noop}, & c3, \text{at}[1,2,\text{NotZero}];
\end{align*}
\]
3. **Simple Dispatches**: Dispatches, like branches, require 2 cycles to complete. Dispatches differ from branches only in that they OR more than a single bit into INIA.

The second statement of a dispatch contains either \texttt{DISP2[Label]}, \texttt{DISP3[Label]}, or \texttt{DISP4[Label]} (abbreviated \texttt{DISP}n, where n specifies the number of bits used in the dispatch). When constructing the \texttt{INIA} field, \texttt{MASS} zeros the low n bits of Label unless there is a mask specified (see below). at clauses \texttt{ARE} required for all dispatches.

\[
\begin{array}{l}
\text{Xbus = MD, XLDisp,} \\
\text{DISP2[Table],} \\
\end{array}
\]

\text{Table:}
\begin{itemize}
\item Noop, \{here if MD.8, MD.15 = 0\} \quad \text{c3, at[0,4,Table]}
\item Noop, \{here if MD.8, MD.15 = 1\} \quad \text{c3, at[1,4,Table]}
\item Noop, \{here if MD.8, MD.15 = 2\} \quad \text{c3, at[2,4,Table]}
\item Noop, \{here if MD.8, MD.15 = 3\} \quad \text{c3, at[3,4,Table]}
\end{itemize}

4. **Branching via a Dispatch**: A two-way branch on what is normally a multi-way dispatch is accomplished by specifying a mask which has 1's in those bit positions of the dispatch which should be ignored by the hardware. The hardware OR's the specified dispatch bits into \texttt{INIA}, but since the \texttt{INIA} bits given by the mask are 1, the OR operation has no effect in these positions.

The mask should not be wider than the width of the specified dispatch. The mask is a third argument to the \texttt{BRANCH} macro. The only legitimate values for the third argument have exactly one zero in their binary representation (and a leading zero is used if needed); they are \{1,2,3,5,6,7,0B,0D,0E\}. \texttt{OF} is illegal since it has no zero in its binary. at clauses are \texttt{NOT} required.

\[
\begin{array}{l}
\text{Xbus = Reg LRot8, XDisp,} \\
\text{BRANCH[NotSet, Set, 0B], \{branch on bit 13 of X bus\}} \\
\end{array}
\]

\text{NotSet:}
\begin{itemize}
\item Noop, \{here if bit 5 of Reg = 0\} \quad \text{c3;}
\end{itemize}

\text{Set:}
\begin{itemize}
\item Noop, \{here if bit 5 of Reg = 1\} \quad \text{c3;}
\end{itemize}

5. **Sub-Field Dispatching**: Similarly, a dispatch on a sub-field of a dispatch is specified with a mask which indicates which bits of the larger dispatch should be ignored. The mask is a second argument to the \texttt{DISP}n macro. at clauses \texttt{ARE} required. Note that the addresses of the statements in the dispatch table must also have the same bits set to 1.

\[
\begin{array}{l}
\text{Xbus = rhReg, XDisp,} \\
\text{DISP4[Table, 9],} \\
\end{array}
\]

\text{Table:}
\begin{itemize}
\item Noop, \{here if RHReg.13..RHReg.14 = 0\} \quad \text{c3, at[9,10,Table]}
\item Noop, \{here if RHReg.13..RHReg.14 = 1\} \quad \text{c3, at[0B,10,Table]}
\item Noop, \{here if RHReg.13..RHReg.14 = 2\} \quad \text{c3, at[0D,10,Table]}
\item Noop, \{here if RHReg.13..RHReg.14 = 3\} \quad \text{c3, at[0F,10,Table]}
\end{itemize}

6. **Canceling Branches**: The \texttt{CANCELBR} macro is used to cancel pending branch/dispatch conditions by forcing the argument address to have ones where condition bits would normally be OR'd in.

\texttt{CANCELBR} may be necessary after a sequence of two instructions which specify branching or may be required after a \texttt{MAR}+ (see sec. I). \texttt{MASS} will give an error message where it thinks there should be a \texttt{CANCELBR}. (It uses the principle that all dispatches or branches or \texttt{LnDisp}'s should be followed by either a \texttt{BRANCH}, \texttt{DISP}n, \texttt{RET}, or \texttt{CANCELBR}.)

\[
\begin{array}{l}
\text{R + R + 2, ZeroBr,} \\
[1 + T . 1, NegBr, BRANCH[NZ, Z],} \\
\text{NZ:} \\
\text{BRANCH[Pos, Neg],} \\
\text{Z:} \\
\text{CANCELBR[Zero],} \\
\text{Zero: Noop, \{placed at[1,2] by MASS\}} \\
\end{array}
\]

\text{c1;}
\text{c2;}
\text{c3;}
\text{c3;}
\text{c1;}
\text{c2;}
\text{c3;}
\text{c3;}
\text{c1;}
7. **Canceling Dispatches**: The CANCELBR macro can also specify a mask which declares which bits of an address Label should be set to 1. The mask is a second argument to the CANCELBR macro and can have values [0..0F]. Thus, a mask of 0F causes the instruction at the argument's address to be placed at[0F,10].

CANCELBR[Label, 2] is used to cancel the implied pageCross branch of a MAR+ (see section 1).

```
  ZeroBr, pRet0, BRANCH[NZ, Z],
  RET[NZReturn],
  CANCELBR[NotYet, 0F],
  Noop, {placed at[0F,10] by MASS}
```

8. **CANCELBR masks**: A general rule for the branch/dispatch masks described above: The mask always indicates which bits should be IGNORED. Also note that the low 4 bits of the addresses composing a dispatch table must have the same bits set as the corresponding mask does.

All dispatch bits need not be masked: If it is known that some bits of the specified dispatch are always zero, then those bit positions need not appear in the mask or at's of the dispatch table.

If it is known that some resulting values of a dispatch (or sub-field of a dispatch) will never occur, it is not necessary to specify these entries.


`pageCross equals pageCarry XOR aF.2. See sec. 1 on Memory for details.`

10. **Carry Branches**: Even in the absence of ALU arithmetic, the NibCarryBr, PgCarryBr, and pageCross branches can produce non-zero results (i.e., branch). When `aF=RandS`, NibCarryBr and PgCarryBr are the logical inner product of R with S (of the low 4 or 8 bits). If `aF=notRandS` and `aS=0,B, 0,A` or `0,Q`, then NibCarryBr tests for the low nibble not equaling zero and PgCarryBr tests for the low byte not equaling zero. If `aF=RorS`, NibCarryBr is the logical inner sum of R with S.

11. **Equivalent Branches**: XDirtDisp is equivalent to XLDisp and is used to dispatch on the Dirty bit of a Map entry (see sec. J).

`EtherDisp is equivalent to YIDOisp. When the Option card is present, BP[39]=0` and `BP[139]=Ethernet Attention.` When the Option card is not plugged in, `BP[39]=1.`

12. **GOTOABS**: The GOTOABS macro sends control to an absolute control store location.

```
  GOTOABS[0],
  c3;
```
C. Shifting & Rotating

The single bit shifts and rotates (LShift1, RShift1, LRot1, RRot1) are applied to the output of the ALU (the internal $F$ bus) and the results can only go to an R register, or the Q register on double length shifts.

The four bit rotates (LRot0, LRot4, LRot8, LRot12) are done while moving something from the Y bus to the X bus. If the result of the 4 bit rotate is destined for an R register, it must have been placed onto the Y bus via the A-bypass (which implies that $aD = 2$). The 4 bit rotates are abbreviated LRotn.

Single bit shifts use the $fX$ field, single bit rotates $fX$ or $fY$, and 4 bit rotates $fZ$.

<table>
<thead>
<tr>
<th>Name</th>
<th>$aD.1$</th>
<th>$fX, fY$</th>
</tr>
</thead>
<tbody>
<tr>
<td>LShift1, RShift1</td>
<td>1</td>
<td>shift</td>
</tr>
<tr>
<td>LRot1, RRot1</td>
<td>1</td>
<td>cycle</td>
</tr>
<tr>
<td>DALShift1, DARShift1</td>
<td>0</td>
<td>shift</td>
</tr>
<tr>
<td>DLShift1, DRShift1</td>
<td>0</td>
<td>cycle</td>
</tr>
</tbody>
</table>

$\text{aD.0 = 0 implies right shift}$

\[ \begin{align*}
\text{Cin} & \quad \rightarrow \quad R \quad \rightarrow \quad \text{Cin} \\
\text{Cout} & \quad \rightarrow \quad R \quad \rightarrow \quad \sim Q \quad \rightarrow \quad \sim \text{Cin} \\
\text{Cin} & \quad \rightarrow \quad R \quad \rightarrow \quad \sim Q \quad \rightarrow \quad \sim \text{Cin}
\end{align*}\]

Figure 3. Single Bit Shifting & Rotating

1. **Single Bit Shifts & Rotates**: The single bit shift and rotate macros must precede the arithmetic clause to be shifted. Parentheses are ignored by MASS, but are included here to clarify the actual operations performed.

\[
\begin{align*}
\text{Reg} & \leftarrow \text{LShift1 Reg,} \\
\text{Reg} & \leftarrow \text{LShift1 (Reg and 0F)} \\
\text{Reg} & \leftarrow \text{LShift1 (Reg + 1)}
\end{align*}
\]

\[c1; c2; c3;\]

2. **Four Bit Rotates**: The 4 bit rotates are handled differently by MASS. When the quantity to be rotated is the output of the ALU, the rotate clause must follow the arithmetic clause. When the quantity to be rotated is a register whose rotated value will be used as an input to the ALU, the rotate phrase must follow the register to be rotated (which must be the first part of the arithmetic clause). Parentheses are ignored by MASS, but can be used to clarify the actual operations performed.

\[
\begin{align*}
\text{Reg} & \leftarrow \text{Reg LRot4,} \\
\text{Reg} & \leftarrow \text{(Reg LRot4) or Reg} \\
\text{rhReg} & \leftarrow \text{(rhReg + Reg) LRot4}
\end{align*}
\]

\[c1; c2; c3;\]

3. **Shift Ends**: The macros SE+0, SE+1, or SE+pc16 are used to specify the shift ends. SE+ is equivalent to Cin+. The Q register gets the INVERSE of Cin or R.0 on double length shifts.

\[
\begin{align*}
\text{Reg} & \leftarrow \text{LShift1 Reg, SE+1, \{puts 1 into Reg.15\}} \\
\text{Reg} & \leftarrow \text{DALShift1 Reg, SE+1, \{puts 0 into Q.15\}}
\end{align*}
\]

\[c1; c2;\]

DARShift1 shifts carryOut of the current ALU operation into the left side of the double length R,,Q. (This feature can be used by multiply routines.) Since carryOut can be true on logical
operations, if you want to shift a 0 into the left side you must specify an arithmetic operation which produces no carry:

\[
\text{Reg} \leftarrow \text{DARShift1} (\text{Reg} + 0).
\]

4. Shifting and SU: Both the single bit shifts and the SU registers utilize \( \text{Cin} \). Therefore, if an SU register is being read and shifted, or is being read and there is a shift operation in the ALU, the shift ends must be 0. If an SU register is being written, the shift ends must be 1. Note that A-bypass and shifting is not a legal \( aD \) combination.

\[
\begin{align*}
\text{R} & \leftarrow \text{Lshift1 Ureg, \{SE=0\}}, & \text{c1;} \\
\text{R} & \leftarrow \text{Lshift1 R, Xbus + Ureg, XDisp, \{SE=0\}}, & \text{c2;} \\
\text{Ureg} & + \text{T, T} + \text{T Lshift1, \{SE=1\}} & \text{c3;} \\
\end{align*}
\]

5. Shifting and Arithmetic: Both the single bit shifts and ALU arithmetic utilize \( \text{Cin} \). If shifting is combined with ALU addition, the shift ends must be 0 unless a +1 operation is desired. If shifting is combined with subtraction, the shift ends must be 1 unless a -1 operation is desired. Note that \( \text{Reg-Reg} \) implies \( \text{Cin}=1 \).

\[
\begin{align*}
\text{Reg} & \leftarrow \text{RShift1 (Reg + Reg), \{SE=0\}}, & \text{c1;} \\
\text{Reg} & \leftarrow \text{RShift1 (Reg + 1), \{SE=1\}}, & \text{c2;} \\
\text{Reg} & \leftarrow \text{RShift1 (Reg - Reg - 1), \{SE=0\}}, & \text{c3;} \\
\text{Reg} & \leftarrow \text{RShift1 (Reg - Reg), \{SE=1\}} & \text{c1;} \\
\end{align*}
\]

6. LRotn and A-Bypass: LRotn, when used in conjunction with A-bypass, allows the ALU to be used for other purposes. For instance, an R register can be rotated and placed onto the X bus (where it can be branched on or sent to RH or IOOut) while arithmetic is performed in the ALU. Note that the R register given by \( rB \) must always be written when A-bypass is used.

\[
\begin{align*}
\text{IOOut} & + \text{RegA LRot8, Reg} + \text{Reg + 1,} & \text{c1;} \\
\text{rhReg} & + \text{Reg LRot12, Reg} + \text{~Reg, XDisp,} & \text{c2;} \\
\text{stk} & + \text{RegA, rhReg + RegA LRot0, Reg} + \text{Reg + 1,} & \text{c3;} \\
\end{align*}
\]

7. General 16 Bit Rotate: An arbitrary 16 bit rotate requires 3 cycles to complete (plus 1 to specify the rotation). This example uses 2 R registers and assumes the shift count is in rhReg.

\[
\begin{align*}
[] & \leftarrow \text{rhReg, XDisp,} & \text{c1;} \\
\text{T} & \leftarrow \text{LRot1 R, DISP4[Rot]}, & \text{c2;} \\
\text{Rot:} & & \\
\text{GOTO}[\text{Shift0}], & & \text{c3 \at [0,10, Rot];} \\
\text{R} & + \text{T, GOTO}[\text{Shift0}], & & \text{c3 \at [1,10, Rot];} \\
\text{R} & + \text{LRot1 T, GOTO}[\text{Shift0}], & & \text{c3 \at [2,10, Rot];} \\
\text{R} & + \text{RRot1 R, GOTO}[\text{Shift0}], & & \text{c3 \at [3,10, Rot];} \\
\text{GOTO}[\text{Shift4}], & & \\
\text{R} & + \text{LRot1 R, GOTO}[\text{Shift4}], & & \text{c3 \at [4,10, Rot];} \\
\text{R} & + \text{LRot1 T, GOTO}[\text{Shift4}], & & \text{c3 \at [5,10, Rot];} \\
\text{R} & + \text{RRot1 R, GOTO}[\text{Shift4}], & & \text{c3 \at [6,10, Rot];} \\
\text{GOTO}[\text{Shift8}], & & \\
\text{R} & + \text{LRot1 R, GOTO}[\text{Shift8}], & & \text{c3 \at [7,10, Rot];} \\
\text{R} & + \text{LRot1 T, GOTO}[\text{Shift8}], & & \text{c3 \at [8,10, Rot];} \\
\text{R} & + \text{RRot1 R, GOTO}[\text{Shift8}], & & \text{c3 \at [9,10, Rot];} \\
\text{GOTO}[\text{Shift12}], & & \\
\text{R} & + \text{LRot1 R, GOTO}[\text{Shift12}], & & \text{c3 \at [0A,10, Rot];} \\
\text{R} & + \text{LRot1 T, GOTO}[\text{Shift12}], & & \text{c3 \at [0B,10, Rot];} \\
\text{R} & + \text{RRot1 R, GOTO}[\text{Shift12}], & & \text{c3 \at [0C,10, Rot];} \\
\text{GOTO}[\text{Done}], & & \text{c1;} \\
\text{Shift0:} & & \text{c1;} \\
\text{Shift4:} & \text{R} + \text{R LRot4, GOTO[Done]}, & \text{c1;} \\
\text{Shift8:} & \text{R} + \text{R LRot8, GOTO[Done]}, & \text{c1;} \\
\text{Shift12:} & \text{R} + \text{R LRot12, GOTO[Done]}, & \text{c1;} \\
\end{align*}
\]
D. Link Registers & Subroutines

Link registers, besides being used for subroutines, can be used to store 4 bits of state information which can be dispatched on later. Also, constants or branch condition bits can be stored in Link registers. Ln+ (pCalln) is used to load a link register and LnDisp (pRetn) has the effect of a dispatch. When either an LnDisp or Ln+ is specified, the following instruction must be constrained in some way.

The general approach to subroutines is that callers identify themselves with some unique (usually 4-bit) number which the subroutine then dispatches on to return to the caller. All subroutine call (and return) points usually have the same cycle number, but this is not necessary if the subroutine has no MAR’s or Map’s or any other cycle-dependent macros.

In the standard microcode system the Mesa Emulator uses the first 4 link registers, while the remaining are utilized one per device task.

In general, Link registers are loaded from the low 4 bits of NIA. This value is a constant if there are no branch/dispatch bits pending from the previously-executed instruction.

1. Loading Link with Constant: The format for loading a constant into a Link register is Ln+ constant. MASS constrains the instruction after the Ln+ such that its low 4 bits equal the constant to be loaded and IA[7] is set to zero. at’s are NOT required.

   \[
   \text{Set}[1.1.\text{FlagBB}, 6];
   \text{L}1 = \text{L}1.\text{FlagBB}, \quad \{\text{loads a 6 into Link1}\}
   \text{Noop,} \quad c_1;
   \text{c}_2[\text{at}(6,10)];
   \]

2. Loading Link with Conditions: If the microinstruction before the Ln+ specifies a branch, dispatch or LnDisp, then the specified bits will be OR’d into the value stored into the Link register. at’s are NOT required.

   \[
   [X \leftarrow \text{RegA}, \text{NegBr},
   \text{L}5 = 2, \text{BRANCH}([\text{Pos}, \text{Neg}], \{\text{Link5 + IF neg THEN 3 ELSE 2}\})
   \text{Noop,} \quad c_1;
   \text{c}_2[\text{at}(2,10)];
   \]

3. Link Dispatching: LnDisp (equivalently pRetn) is used to dispatch on the value of Link register n. Branches or dispatches can be simultaneously specified. The instruction after an LnDisp must be constrained so that the BRANCH, DISPn or RET has the desired affect. In addition, IA[7] of the next instruction must be 1 (MASS does this allocation).

The following example dispatches on (0,0,,Ureg.8,,Ureg.15) OR Link3 and places the result in Link2:

   \[
   \text{Xbus} \leftarrow \text{Ureg}, \text{L3Disp, XLDisp,}
   \text{L}2 = 0, \text{DISP}4[\text{Table}]. \quad c_1;
   \text{c}_2;
   \]

4. Link Subroutines: If Link registers are used for subroutine calling and returning, each subroutine has an associated table of 16 possible return locations. On exit, the subroutine uses a Link register specific to the routine to dispatch into the return table. Thus, a subroutine has a maximum of 16 possible return locations, although it may be called from more than 16 different places if return points are shared. Note that it is possible for a subroutine to have more than 16 return points, and this requires more overhead than the method described here (see below).

The RET macro is used after the pRetn of a subroutine and is equivalent to a DISP4. The CALL macro is used at the subroutine call point and is equivalent to a GOTO.

The Label used in the at macros of the return table does not have to be assigned to any particular return-point instruction, as the following example demonstrates.
L7 = 0,
Noop,
Noop,
CALL[Sub],
Noop,  {return point 0}

L7 = 1,
CALL[Sub],
Noop,  {return point 1}

L7 = 2, CALL[Sub],  {only 1 call to Sub can be of this form}
Noop,  {return point 2}

L7 = 3, CALL[Sub],  {call and return point 3}

Sub:
    pRet7,
    RET[Return],

{Sub's return dispatch table is
  0: return point 0
  1: return point 1
  2: return point 2
  3: return point 3}

5. Conditional Calls and Returns: Since condition bits can be simultaneously specified with an Lndisp, there can be conditional return points. The same is true of pCalln, so conditional entry points are possible. If the appropriate bits of the return address are not masked, conditional calls always imply conditioned returns (since the condition bits are saved in the Link register).

6. RH Subroutines: RH registers can be used for subroutine calling instead of Link registers. This format requires more microinstruction fields, but it is less address-constraining: Calling sequences have no address constraints and return addresses need not have IA[7]=1.

    rhRet = 0,
    Noop,
    Noop,
    CALL[Sub],
    Noop,  {return point 0}

    rhRet = 1,
    CALL[Sub],
    Noop,  {return point 1}

    rhRet = 2, CALL[Sub],
    Noop,  {return point 2}

Sub:
    Xbus + rhRet, Xdisp,
    RET[Return],
7. **Single-Instruction Subroutines:** The following example demonstrates.

\[
\begin{align*}
\text{MAR} &\leftarrow [\text{rhE}, 0 + 0], \text{L6} \leftarrow \text{L6.Host0}, \quad \text{c1}; \\
\text{L6Disp, CALL[Sub]}, &\quad \text{c2}; \\
\text{MAR} &\leftarrow [\text{rhE}, 1 + 0], \text{L6} \leftarrow \text{L6.Host1}, \quad \text{c1, at[L6.Host0,10,EFetch]}; \\
\text{L6Disp, CALL[Sub]}, &\quad \text{c2}; \\
\text{MAR} &\leftarrow [\text{rhE}, 2 + 0], \text{L6} \leftarrow \text{L6.Host2}, \quad \text{c1, at[L6.Host1,10,EFetch]}; \\
\text{L6Disp, CALL[Sub]}, &\quad \text{c2}; \\
\text{Sub:} &\quad \text{EE + MD, RET[EFetch]}.
\end{align*}
\]

8. **More than 16 Return Points:** By using RH registers more than 16 return points can be accommodated through multiple return tables. The following example provides 32 possible return locations.

\[
\begin{align*}
\text{Sub:} &\quad \text{Xbus} \leftarrow \text{rhRet}, \text{XRefBr}, \quad \text{c1}; \\
\text{Xbus} &\leftarrow \text{rhRet}, \text{XDisp, BRANCH[Table1, Table2]}, \quad \text{c2}; \\
\text{Table1:} &\quad \text{RET[ReturnA]}, \quad \text{c3}; \\
\text{Table2:} &\quad \text{RET[ReturnB]}, \quad \text{c3}; \\
\end{align*}
\]
E. SU Registers

The 256 SU (Stack & U) registers are controlled by 3 microinstruction fields: \( f_S \), \( Cin \), and \( EnSU \). \( EnSU \) is true for all SU operations. \( Cin=1 \) for writes and equals 0 for reads. \( f_S \) determines how the SU registers are addressed. \( Cin \) is also used by the shifts (see sec. C).

1. **SU and Arithmetic:** When writing SU, \( Cin \) must be 1. Therefore, if SU is written and \( aF = \{0,1,2\} \), ALU arithmetic must assume a \( Cin \) of 1. When reading SU, \( Cin \) must be 0. Note that \( R-R \) implies \( Cin=1 \), and \( R-R-1 \) implies \( Cin=0 \).

Because the SU registers are slow sources and slow destinations, they can not be used as an operand in ALU arithmetic nor be written as the result of an ALU arithmetic operation (sec. Q). However, the low byte or nibble, respectively, can be used in arithmetic if less significance is possible.

\[
\begin{align*}
Xbus + Ureg, Reg + Reg + RegA, \quad & c1; \\
Ureg + RegA, Reg + Reg + 1, \quad & c2; \\
Ureg + RegA, Reg + Reg - Reg, \quad & c3; 
\end{align*}
\]

2. **StackP Addressing:** If \( f_S.2 = 0 \), the SU address comes from the stack pointer \( stackP \). The \( fZ \) field is free to be interpreted as either \( fZNorm \) or a \( Nibble \) (but not \( IOXIn \), such as \( +RH \)). The macro \( STK \) should be used when this addressing mode is desired. See sec. F.

\[
\begin{align*}
STK + RegA, Reg + RegA + OFF + 1, \quad & c1; \\
Reg + STK, rhReg + RegA LRot0, XLDisp, \quad & c2; 
\end{align*}
\]

3. **U Register Addressing:** If \( f_S.2 = 1 \), the U address is \( rA, fZ \). Since the \( aS \) value which combines a U with an R register is \( D_A \) and since \( rA \) is also used to specify the high four U address bits, a given R register can only be combined (in one microinstruction) with U registers which are in the block of 16 given by the value of the R register. If A-bypass is used in a statement which uses a U register, the same restriction is true.

If \( fS[2:3] = 3 \), U register addresses must be constrained by the value of the \( IOXIn \) source desired. In addition, the \( rA \) constraint given above may apply.

\[
\begin{align*}
RegDef[RegA, R, 2]; \quad & c1; \\
RegDef[Ureg, U, 28]; \{ rA = RegA, fZ = +RH \} \quad & c2; \\
RegDef[Uregx, U, 58]; \{ fZ = +RH \} \quad & c3; \\
Ureg + RegA, Reg + RHreg, \{ A\text{-bypass} \} \quad & c4; \\
Ureg + Reg, Reg + RHreg, \{ A\text{-bypass} \} \quad & c5; \\
Uregx + 0, Xbus + RHreg, XLDisp, \quad & c6; 
\end{align*}
\]

4. **UY Register Addressing:** If \( f_S[2] = 1 \) and \( fZ \) of the previous instruction was AltUAddr, then the U address is \( rA, Y[12-15] \), where \( Y[12-15] \) results from the previous microinstruction (the same one which contained the AltUAddr). This alternate U register indexing mode can be used to efficiently load a block of 16 U registers from memory (such as from a CSB).

MASS expects a register of type UY, where the 4-bit register number references the block of 16. Since the AltUAddr addressing mode will not properly work across clicks, AltUAddr can not occur in c3, and equivalently, a UY register can not be specified in c1. The following example assumes the 16 words in memory are hex-aligned (rAddr is 0 mod 10).

\[
\begin{align*}
RegDef[Ublock, UY, 0E]; \quad & c1; \\
Cont: \quad & c2; \\
MAR + [rAddr, rAddr], rAddr + rAddr + 1, \quad & c3; \\
[ I \leftarrow \sim 0 \text{ and Addr, AltUAddr, NibCarryBr} \{ \text{tests for \# 0 nibble} \} \quad & c4; \\
Ublock + rData, rData + MD, BRANCH[Exit, Cont] \quad & c5; 
\end{align*}
\]
F. The Mesa Stack & stackP

The Mesa evaluation and argument stack is stored in the bottom SU registers: [0..0F]. When \( fS[27] = 0 \), the 4-bit register \( \text{stackP} \) addresses these locations. The \( \text{stackP} \) can be incremented or decremented independently of the ALU.

1. Pop and Push: The \( \text{pop} \) function decrements the \( \text{stackP} \) by (1 MOD 10) and push increments it by (1 MOD 10). The \( \text{stackP} \) is not updated until after the microinstruction completes.

\[
\begin{align*}
\text{Reg} + \text{STK and Reg, pop, } & \{\text{uses non-decremented stackP}\} & c1; \\
\text{STK + Reg, push, } & \{\text{writes STK, then increments stackP}\} & c2;
\end{align*}
\]

2. Reading & Writing \( \text{stackP} \): The \( \text{stackP} \) is loaded from the low 4 bits of the Y bus. One microinstruction must intercede between a \( \text{stackP}+ \) and the use of the \( \text{stackP} \) via STK.

\[
\begin{align*}
\text{stackP} + \text{Reg} + 3, & \quad \{\text{pop or push OK here}\}, & c1; \\
\text{Noop, } & \quad \{\text{pop or push OK here}\}, & c2; \\
\text{STK} + 0, & \quad \{\text{pop or push OK here}\}, & c3;
\end{align*}
\]

The inverse of \( \text{stackP} \) is read via \( \text{+ErrnlnBnStkp} \) onto \( X[12-15] \).

3. Stack Overflow & Underflow: To ameliorate checking for stack overflow or underflow, the \( \text{pop} \) function fields have been asymmetrically encoded. The following table shows the allocation of \( \text{pop} \)’s and \( \text{push} \)’s among the function fields. A microinstruction can contain up to 3 \( \text{pop} \) or \( \text{push} \) functions: Their effect on the \( \text{stackP} \) and the values of \( \text{stackP} \) which will cause a hardware trap (sec. H) are shown below.

<table>
<thead>
<tr>
<th>( \text{fX} )</th>
<th>( \text{fY} )</th>
<th>( \text{fZ} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>pop</td>
<td>push</td>
<td>pop</td>
</tr>
</tbody>
</table>

\[
\begin{align*}
\text{functions} & \quad \text{stackP} & \text{Trap is} & \text{if} \text{ stackP is} \\
\text{pop} & -1 & \text{underflow} & 0 \\
\text{push} & +1 & \text{overflow} & 15 \\
\text{fXpop, push} & 0 & \text{underflow} & 0 \\
\text{push, fZpop} & 0 & \text{overflow} & 15 \\
\text{fxpop, fZpop} & -1 & \text{underflow} & 0 \text{ or } 1 \\
\text{fXpop, fZpop, push} & 0 & \text{underflow} & 0 \text{ or } 1
\end{align*}
\]

4. Format of Mesa Stack: For the Mesa PrincOps evaluation stack, the stack pointer (SP) equals the number of words contained in the stack. Thus, \( \text{SP} = 0 \) for an empty stack, and \( \text{SP} = \text{StackDepth} \) for a full stack. Also, in the PrincOps stack, the \( \text{SP} \) indexes the next word above the top of the stack, thus a PrincOps POP must decrement the \( \text{SP} \) and return the top of stack and a PrincOps PUSH must write first, then increment the \( \text{SP} \).

In the Dandelion, the top of stack is kept in an R register called TOS and the word below the top of stack is kept on the top of the "stack" in the SU register file. The SU register which holds \( \text{stack}[\text{SP}-1] \) is called STK and is always pointed at by the contents of the 4-bit \( \text{stackP} \) register. Thus, to pop the Dandelion stack one moves STK to TOS and decrements the \( \text{stackP} \), and to push one increments the \( \text{stackP} \) and then moves TOS to STK. In order to keep the value of the stack pointers identical for the two stack representations, PrincOps stack locations \( [1..\text{StackDepth}] \) should be mapped into SU locations \( [2..\text{StackDepth}+1] \).

Since TOS is a volatile register, it is assumed that TOS can always be saved into SU[\( \text{stackP}+1 \)] without any side effects. As an example, if the PrincOps stack has one entry, then TOS is occupied, \( \text{stackP} = 1 \), and TOS could be saved in SU[2]. If the stack is empty, then TOS is empty, \( \text{stackP} = 0 \), and TOS could be saved in SU[1].
Stack overflow is defined to be $stackP = StackDepth + 1$ and push. This implies that whenever a true PrincOps PUSH is desired, the $stackP$ must be push’d twice and pop’d once. In general, $stackP$ can always be incremented once (to save TOS into STK) without fear of overflow, but if we are truly putting one more word on the Mesa stack, it must be incremented once more.

Stack underflow occurs when $stackP = 0$ and a pop is attempted.

The maximum value of StackDepth is 14: overflow at $stackP = 15$ and push, underflow at $stackP = 0$ and pop. Currently, the hardware PROM which checks the stack size assumes a maximum stack of 14 words.

5. Preserving TOS: In general, the previously-executed Mesa instruction may complete executing without duplicating TOS into STK. Therefore, each Mesa instruction implementation must, if necessary, save TOS into SU[$stackP + 1$] before it modifies TOS. According to PrincOps, if TOS is an argument to the bytecode, TOS should be saved (so it can be recovered by a Mesa PUSH) if either the Mesa bytecode does not change the contents of the stack or does not change the value of SP. SLn and JEQn are two examples.

Note that as a part of normal stack maintenance, TOS must be saved into STK if the Mesa opcode implementation is pushing data onto the stack.
G. Instruction Buffer & PC16

The instruction buffer (IB) holds bytes from the code segment while a Mesa opcode is executing. The 3-byte buffer guarantees that the opcode will always find its arguments in the buffer, thereby eliminating the need for another type of trap. Buffer refill traps occur only between the execution of Mesa opcodes when the buffer is not full.

The state of the buffer is given by the instruction buffer pointer \( ib\text{Ptr} \), which is automatically updated by the functions which read and load the buffer. The Mesa byte program counter, which is contained in the R register PC and the 1-bit extension PC16 register, must be maintained independently and in synchrony with the \( ib\text{Ptr} \).

The IB holds a maximum of 3 bytes, the minimum number necessary to complete a Mesa instruction. Whenever a Mesa opcode completes (executes an IBDisp) and there are not 3 bytes in the buffer, a microcode trap is caused which results in refilling of the IB. The so-called "refill" microcode executes in one click if 2 more bytes are needed and in two clicks if 4 are needed. The refill code also dispatches on the first arriving memory byte or the front of the buffer, so if 4 bytes were fetched, 3 are retained.

The bytes in the IB are ordered by their arrival from the X bus: the most significant byte is placed "before" the least significant byte. The first byte in the IB is called \( ib\text{Front} \), the second is \( IB[0] \) and the third is \( IB[1] \).

1. **Instruction Buffer States:** The IB has four possible states as given by the 2 bit \( ib\text{Ptr} \) register:

<table>
<thead>
<tr>
<th>state name</th>
<th>bytes in IB</th>
<th>( ib\text{Ptr} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>full</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>word</td>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td>byte</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>empty</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Note that the complement of \( ib\text{Ptr} \) is read by \( \neg \text{ErrnIBnStkp} \), and appears on X bus bits [10..11]

![Instruction Buffer States Diagram](image)

**Figure 4. Instruction Buffer States**

2. **Instruction Buffer Functions:** The following table summarizes the effect of the various IB related function fields on the \( ib\text{Ptr} \), \( ib\text{Front} \), and the X bus. Figure 5 graphically shows sequences of typical IB functions.
<table>
<thead>
<tr>
<th>function</th>
<th>new ibPtr</th>
<th>new ibFront</th>
<th>Xbus</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>ibPtr-1</td>
<td>IB[ibPtr[1]]</td>
<td>0, ibFront</td>
</tr>
<tr>
<td></td>
<td>unchanged</td>
<td>unchanged</td>
<td>0, ibFront</td>
</tr>
<tr>
<td></td>
<td>unchanged</td>
<td>unchanged</td>
<td>0, ibFront[0-3]</td>
</tr>
<tr>
<td></td>
<td>ibPtr-1</td>
<td>IB[ibPtr[1]]</td>
<td>0, ibFront[4-7]</td>
</tr>
<tr>
<td></td>
<td>unchanged</td>
<td>unchanged</td>
<td>not affected</td>
</tr>
<tr>
<td></td>
<td>ibPtr-1</td>
<td>IB[ibPtr[1]]</td>
<td>not affected</td>
</tr>
<tr>
<td></td>
<td>IF empty THEN word</td>
<td>ELSE unchanged</td>
<td>not affected</td>
</tr>
<tr>
<td></td>
<td>IF ibPtr=empty THEN X[0-7]</td>
<td>ELSE unchanged</td>
<td>not affected</td>
</tr>
<tr>
<td>IB+</td>
<td>IF empty THEN byte</td>
<td>ELSE unchanged</td>
<td>not affected</td>
</tr>
<tr>
<td>IB+, ibPtr+1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IBPtr+0</td>
<td>word</td>
<td>IB[0]</td>
<td>not affected</td>
</tr>
<tr>
<td>IBPtr+1</td>
<td>byte</td>
<td>IB[1]</td>
<td>not affected</td>
</tr>
</tbody>
</table>

The `ibPtr` to "decrement" by 1. The `ibPtr` "counts" full, word, byte, empty, or 2, 3, 1, 0.

`ibPtr` to `ibPtr` to word if it was empty and otherwise sets it to full. When the buffer is empty, this convention sets `ibFront` to the left half of an incoming word. If `IBPtr+1` is executed along with the `IB+`, `ibFront` will get the right half of an incoming X-bus word.

`sbPrr+0` sets `ibPtr` to word and `IBPtr+1` sets it to byte.

`ibNA`, `ibHigh`, and `ibLow` do not change `ibPtr`.

`IB[0]`, `IB[1]` is parallel-loaded by a word from the X bus via `IB+`. `IB[0]` gets X[0-7] and `IB[1]` gets X[8-15].

`ibFront` is loaded via `IBDisp`, `AlwaysIBDisp`, `ib` and `IB+`. `IB+` only loads `ibFront` if the old `ibPtr=empty`. When it is loaded, its value comes from `IB[0]` if the old `ibPtr` was full and from `IB[1]` if the old `ibPtr` was word. When `ibFront` is loaded by `IBPtr+n`, its value comes from `IB[n]`.

3. Reading Instruction Buffer: `ib` and `ibNA` cause `ibFront` to be placed onto the low half of the X bus, while `ibHigh` puts the high 4 bits, and `ibLow` the low 4 bits of `ibFront` onto X[12-15]. High order X-bus bits are zero'd. `ibNA` does not advance the `ibPtr`.

4. Dispatching on IB: `IBDisp` and `AlwaysIBDisp` cause a 256-way dispatch based on the value of `ibFront`. They can only be specified in c1 or c2, but, by convention, they are restricted to c2 so that the first instruction executed after the dispatch is in c1. (The `IBDisp` can not be in c3 because only 4 dispatch bits are saved across clicks.)

The high 4 bits of `ibFront` replace INIA[4-7], while the low 4 bits of `ibFront` are OR'd with INIA[8-11] (thereby allowing simultaneous branch/dispatches). INIA[0-3] is unaffected, so there are 16 possible 256-way dispatch tables which can be simultaneously specified.

5. Instruction Buffer Refill Traps: If an `IBDisp` is executed and `ibPtr#full`, the dispatch does not occur and instead a microcode trap is caused. INIA[0-3] is replaced with 4 when `ibPtr=empty` or 5 when `ibPtr#empty`. If there is a pending Mesa interrupt request, MInt=1, INIA[0-3] + 6 (if the IB is also empty) or INIA[0-3] + 7 (if the IB is also not empty). If either trap occurs `ibPtr` does not change. The Error microcode trap to location 0 has priority over the IB traps (see sec. H).
Since $\text{INIA}[4-11]$ (the low 8 bits of $\text{OpTable}$ in the example below) will normally be zero, IB traps will occur according to this table:

<table>
<thead>
<tr>
<th>Trap</th>
<th>location (hex)</th>
</tr>
</thead>
<tbody>
<tr>
<td>IB empty</td>
<td>400</td>
</tr>
<tr>
<td>IB not empty</td>
<td>500</td>
</tr>
<tr>
<td>Mesa interrupt</td>
<td>600 or 700</td>
</tr>
</tbody>
</table>

6. Non-trapping IB Dispatch: AlwaysIBDisp acts like an IBDisp but does not trap: AlwaysIBDisp will dispatch on $ib\text{Front}$ even if there is a pending Mesa interrupt request or the buffer is not full. (It is used in the refill code). AlwaysIBDisp is encoded by $f^Y=\text{IBDisp}$ and $f^Z=ib\text{Ptr}+1$ and is defined as a macro in Dandelion.df.

7. pageCross Cancel of IB Dispatch: If the microinstruction executed before either an IBDisp or AlwaysIBDisp is a $\text{MAR}^+$ which causes a pageCross branch, the instruction buffer dispatch will not occur and $ib\text{Ptr}$ will remain unchanged. Control will go to location $\text{INIA}$ instead (label $\text{OpTable}$ in the example below).

8. DISPNI macro: The DISPNI macro is used after IBDisp's and AlwaysIBDisp's. It is equivalent to the GOTO macro except it zero's the low 8 bits of its argument address.

```
MAR + [rPC, PC], c1;
AlwaysIBDisp, BRANCH[\$, Cross. 1] c2;
IB = MO, DISPNI[OpTable]. c3;
```

9. IB Empty Error Trap: An Error Trap to location 0 occurs if a $\textbf{ib}$, $\textbf{ibNA}$, $\textbf{ibLow}$, or $\textbf{ibHigh}$ is executed with $ib\text{Ptr}=$empty. This trap has priority over the IB refill-interrupt trap described above (although $ib\text{Ptr}$ will still change if they occur simultaneously).

This trap is used at code segment page crossings to verify whether control will actually proceed to the next sequential page so that a possible unwarranted page fault can be avoided. It is not necessary to use this trap if the software can tolerate occasional page faults to code segments which actually aren't needed. In particular, if this trap is not utilized, a fault may be caused to the (non-existent) page following a code segment which ends exactly on a page boundary.

This trap is utilized as follows: If during the IB not-empty refill, the Mesa program counter points to the last word of a page, instead of being refilled, the IB is left untouched ($ib\text{Ptr}=#\text{full}$ and control is returned to execute the next Mesa bytecode. If this byte code uses code segment bytes which straddle the page boundary, an IB Empty Error trap will occur, and only then will the next code segment page be mapped (possibly resulting in a page fault).

Note that $\textbf{ib}$, $\textbf{ibNA}$, $\textbf{ibLow}$, or $\textbf{ibHigh}$ references never occur in c2 or c3 of the last click of a Mesa opcode. Therefore, since the IB Empty Error trap can only occur in c1 of the last click or before the last click, the trap is guaranteed to occur before control dispatches to the next opcode.

In order for this trap to properly work, the refill code which executes when the PC points to the last word of the page must save the appropriate Mesa PrincOps state so that it can be restored after the opcode traps (if indeed it does). Thus, TOS, PC, $pc16$, and the $stackP$ must be saved. L, G, rhMDS, UvL, UvG, etc. need not be saved since, if they are changed, control is going elsewhere anyway.

Since main memory is obviously part of the Mesa PrincOps state, IB references ($\textbf{ib}$, $\textbf{ibNA}$, $\textbf{ibLow}$, or $\textbf{ibHigh}$) can not occur during or after the first $MDR^+$ in the opcode implementation. (In particular, an incorrect memory location may be written if the memory address is indexed by an IB byte). Since the IB reference can occur in c1 (such as in the SLB opcode), the hardware cancels a memory write if the IB Empty Error trap occurs in c1.
10. **PC16:** \( pc16 \) is a 1-bit register which is utilized as an extension to the Mesa program counter. The word part of the counter is stored in the R register \( PC \) and the byte index in \( pc16 \).

If \( fX \) or \( fZ \) is \( Cin\cdot pc16 \), \( pc16 \) becomes the \( Cin \) for the ALU. Also, \( pc16 \) is inverted at the end of the instruction. Thus, the following statements are used to add or subtract from the byte program counter \( PC,,pc16 \).

\[
\begin{align*}
PC &\to PC + PC16, \text{ (adds 1)} & \text{c1;} \\
PC &\to PC - PC16, \text{ (subtracts 1)} & \text{c2;} \\
PC &\to PC + 2 + PC16, \text{ (adds 5)} & \text{c3;}
\end{align*}
\]

Since \( Cin \) is also the shift ends, \( SE\cdot pc16 \) can be used to load \( pc16 \) into an R register, thereby reconstructing the Mesa program counter in one microinstruction.

\[
PC \to LShift1 PC, SE\cdot pc16,
\]

The \( XC2npcDisp \) OR's the inverse of \( pc16 \) into \( INIA.11 \).

Due to the way \( Cin \) is implemented in the hardware, when the \( Cin \) field of the microinstruction is 0, the \( fX \) version of \( Cin\cdot pc16 \) must be used. (If the \( fZ \) version is used, \( Cin \) will be 0 instead of \( pc16 \).) If \( Cin=1 \), then either version of \( Cin\cdot pc16 \) can be used. (Note that \( Cin=0 \) on read \( SU \), and \( Cin=1 \) for write \( SU \).) MASS guarantees these assignments.
Figure 5. Typical Instruction Buffer Sequences
H. Control Store Traps

There are two general classes of control store traps: The Instruction Buffer Refill traps (described in sec. G.5) and the so-called Error traps.

The Error traps cause control to be transferred to control store location 0 which will execute in c1. The EKErr (Emulator-Kernel Error) register indicates the type of error:

<table>
<thead>
<tr>
<th>EKErr</th>
<th>Error</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Control Store Parity</td>
</tr>
<tr>
<td>1</td>
<td>Emulator Virtual Address Out of Range (&gt;22 bits) OR Emulator Double Bit Memory Error</td>
</tr>
<tr>
<td>2</td>
<td>stackP Overflow or Underflow</td>
</tr>
<tr>
<td>3</td>
<td>IB Empty Error (see sec. G.9)</td>
</tr>
</tbody>
</table>

Smaller values of EKErr have priority over larger values. Thus, if a control store parity error occurs along with a double bit memory error, then the CS parity error will be indicated instead of the memory error. The errors also accumulate, so that if a higher priority error occurs after a lower one has been detected (but before EKErr has been read), the higher priority error will be indicated. Also note that these Error traps have priority over the IB Refill trap.

EKErr is read by the +ErrnIBnStkp function onto X[8-9].

1. CS Parity Error: If a parity error occurs (i.e., odd parity) while any task is executing, then control will go to location 0 at the Kernel task level. Since the Kernel task is of highest priority, no other tasks will execute. The trap code should turn off IO device write operations.

This error is non-recoverable (and unfortunately depends on the reliability of the parity-&-error-reporting circuits). The CS Parity Error signal is available to the IO Processor (IOP), so that a system boot (or whatever) can take place.

Since the default value of EKErr is 0, if control inadvertently reaches CS location 0, this will appear to be a CS parity error (except to the IOP).

Timing: If the CS parity error occurs in c1 (meaning the instruction which would have executed in c2 has odd parity), then the next click will be the Kernel's at location 0. If the error occurs in c2 or c3, one more click will execute before control goes to location 0.

2. Memory Error: If EKErr = 1, then a memory error of some type occurred. If bit 8 of the Memory Status register, MStatus[8], is set, then an Emulator double bit memory error was the cause of the trap. (This does not detect IO task double-bit errors. See sec I.3)

If MStatus[8] = 0, then a virtual address used during a Map* was out of range. This Emulator trap occurs for ANY task which executes Map*'s! Currently, the hardware PROM assumes virtual addresses are 22 bits wide, so if either of the 2 high-order bits of an RH register used in a Map* are non-zero, then a trap will occur.

This mechanism places Emulator double bit memory errors at higher priority than virtual address out-of-range errors. It also assumes that the Memory system error-logging register was reset (see sec. I.3).

Timing: If a memory error occurs (virtual address error in c1 or double-bit error in c3), at most one additional Emulator click can execute before control is at location 0 in c1 at the Emulator task level.
3. Stack Error: If a pop or push is executed with the values of stackP given in sec. F.3, then a Stack Error trap occurs. The stackP will still be incremented or decremented if the error occurs. The hardware PROM which checks the stackP can be reprogrammed to assume various maximum stack sizes up to 14 words.

Timing: If a stack trap occurs (any cycle) at most one additional Emulator click can execute before control is at location 0 in c1 at the Emulator task level.


5. ClrIntErr: ClrIntErr resets both MInt and EKErr. Therefore, MInt should be set if ClrIntErr is being used to reset EKErr.

Executing a ClrIntErr means that the trap to location 0 will not repeat unless the condition which caused the trap is still present (i.e., CS parity error) or a new hardware trap occurred.

6. Example Error-Trap-Catching Code: The following is typical location-0 code. Every stand-alone program MUST have at least the instruction shown at location 0.

```
ErrTrap:    T + RR ot1 ErrnlBnksp, ClrIntErr, CANCELBR[$, 0F],
            Xbus + T LRot0, XwdDisp,
            DISP2[ErrType],
            c1, at[0];
            c2;
            c3;

ErrType:    KCl + 0, GOTO[CSParErr],
            Xbus + MStatus, XLDisp, GOTO[MemErr],
            GOTO[StackErr],
            GOTO[IBEmptyErr],
            c1, at[0,4.ErrType];
            c1, at[1,4.ErrType];
            c1, at[2,4.ErrType];
            c1, at[3,4.ErrType];

MemErr:     BRANCH[VirtAddrErr, EmuMemErr, 1],
            c2;
```
I. Memory

The memory system accepts either real addresses (via MAR+) or virtual addresses (via Map+). When virtual addresses are specified, the memory returns as data the real page number which corresponds to the virtual page part of the virtual address and some flags (See sec. J on Mapping). This section will deal with real address accesses only.

Currently, the memory address register (MAR) is 18 bits wide and the memory size is 192K words. Assuming the current format of Map entries, the maximum possible address width is 20 bits, which implies a maximum real memory size of 1M words.

Addresses are sent to the memory system via the YH and Y buses, where YH is the output of the RH register used to hold the 2 high-order address bits. Thus, YH[6..7], YH[7..Y[0-7]] holds the page number and Y[8-15] holds the page displacement.

The mem bit of the microinstruction format is used to designate memory operations. If mem is set and the instruction is executing in c1, MAR will be loaded from YH,Y. If set in c2, the memory write data register (MDR) will be loaded from the Y bus and the memory location will be written. If mem is set in c3, returning memory data (MD) will be placed onto the X bus.

1. Loading MAR: MAR+ [rhReg, <arithPhrase>] designates a real-address reference to memory and can only occur in c1.

rhReg specifies the RH register which holds the 2 high-order address bits, and, with some formats, which R/RH register pair holds the 10 high-order address bits. The rB field is set to the value of rhReg. Notationally, <arithPhrase> is anything that can occur on the right side of an arithmetic clause.

An RH register should not be loaded in the same instruction which specifies a MAR+. Due to timing, MAR can only be loaded with a constant, the IB, or ErrnBnStkp from the X bus (sec. Q).

2. MAR+ Side Effects: There are three important side effects of a MAR+:

(a) MAR+ forces aS+0,B and aF+aF OR 3 for the high half of the ALU;
(b) MAR+ enables a pageCross branch in INIA[10]; and
(c) If a MAR+ causes a pageCross branch to occur, a following MDR+, IBDisp, or AlwaysIBDisp will be cancelled.

(a) aF+aF OR 3 for ALU[0-7]: If the aF field of the MAR+ instruction is R+S, S-R, R-S or RorS (i.e., 0..3), aF for the high half of the ALU (bits 0-7) will be set to RorS, causing the ALU output P[0-7] to equal the high half of the register given by rB. MASS currently does not allow aF values of [4..7] during a MAR+.

In general, if A-bypass is not used, the upper 10 bits of the memory address (i.e., the page address) come from the RH/R pair given by the rB field, while the lower 8 bits (i.e., the displacement within a page) come from the source defined by <arithPhrase>. This feature is used to combine the real page number (as read from the Map) with a displacement into the page in one cycle. (This method also meets memory system timing requirements.)
For example,

\[ MAR \rightarrow R \rightarrow \text{rhR, RA + 2}, \quad \text{ct1;} \]

causes

\[ \text{YH} \rightarrow \text{rhR}, \]
\[ \text{Y}[0-7] \rightarrow \text{R}[0-7] + \text{R}[0-7], \]
\[ \text{Y}[8-15] \rightarrow \text{R}[8-15] + \text{RA}[8-15] + 2. \]

If A-bypass is used, \( MAR \) receives the complete \( R \) register given by the \( rA \) field, but the high half of the ALU is still affected and the high 2 bits of address still come from \( RH[rB] \). A-bypass also implies that the \( R \) register given by \( rB \) must be written. Thus,

\[ MAR \rightarrow \text{rhR, RA, R \rightarrow RA + 2}, \quad \text{ct1;} \]

causes

\[ \text{YH} \rightarrow \text{rhR}, \]
\[ Y \rightarrow \text{RA}, \]
\[ \text{R}[0-7] \rightarrow \text{R}[0-7], \]
\[ \text{R}[8-15] \rightarrow \text{RA}[8-15] + 2. \]

A consequence of forcing \( F[0-7] \rightarrow R[rB] \) is that the carry out from the low ALU half does NOT propagate into the high half. Thus, after the following statement is executed, \( R[0-7] \) is unaltered:

\[ MAR \rightarrow R \rightarrow [\text{rhR, R + OFF + 1}], \quad \text{ct1;} \]

(b) \textit{pageCross}: The second major effect of a \( MAC^+ \) is that it automatically specifies a \textit{pageCross} branch. A branch will occur in \textit{INIA[10]} if the evaluation of the ALU operation (e.g., \textit{<arithPhrase>}) results in a carry from the low byte. This usually implies that a remapping of the real address is necessary.

\textit{pageCross} is defined to be \( \textit{pageCarry} \ XOR \ aF.2 \), where \textit{pageCarry} is the carry out of the low 8 ALU bits. This has the effect of toggling \textit{pageCarry} when doing subtraction (\( aF=S-R \)). \textit{pageCross} equals \textit{pageCarry} when doing addition (\( aF=R+S \)). Thus, if you use positive displacements, such as \( \text{Reg}+1 \) or \( \text{Reg}-1 \), \textit{pageCross} will consistently indicate when a page boundary has been crossed.

However, the \( aF=R-S \) form of subtraction, unlike \( aF=S-R \), does NOT cause \textit{pageCarry} to be toggled on subtraction (since \( aF.2=0 \)). However, the \( aF=S-R \) form covers most of the common subtraction cases: B-1, A-1, B-A, A-constant, and Q-constant. It does NOT include D-1. \textit{MASS} will check whether \( aF=R-S \) has been used, and if so desired, \textit{LOOPHOLE[poi]} ("PageCross Inverted") will allow its application.

The \textit{pageCross} branch occurs in \textit{INIA[10]}; therefore the \textbf{BRANCH[Label0, Label1, 1], CANCELBR[Label, 2]}, or \textbf{DISPN[Label]} forms must be used after a \( MAC^+ \). Since the branch occurs in \textit{INIA[10]}, other branch conditions can be simultaneously specified, as the following example shows:

\[ MAR \rightarrow \text{Reg} \rightarrow [\text{rhReg, Reg + 1}], \text{ZeroBr}, \quad \text{ct1;} \]
\[ MDR \rightarrow \text{Ureg, DISP2[Table]}, \quad \text{ct2;} \]

Table:

\begin{tabular}{ll}
GOTO[NotZero], & c3, at[0,4,Table]; \\
GOTO[Zero], & c3, at[1,4,Table]; \\
GOTO[PgCross&NotZero], & c3, at[2,4,Table]; \\
GOTO[PgCross&Zero], & c3, at[3,4,Table]; \\
\end{tabular}
The implied pageCross branch can be canceled by CANCELBR[Label, 2] or DISPn[Label, 2]. If it is known that the ALU arithmetic operation will never produce a pageCross, CANCELBR[Label, 0] can be used. This will reduce the number of control store restraints.

Since the ALU can generate pageCarry's on logical operations, one should avoid the logical functions (\(af=\bar{r}or\bar{s}\) in particular) during a MAR+. This serves to reduce the number of allocation constraints and may be necessary for memory writes (see below).

For example, you must explicitly write MAR \(\leftarrow [rhR, R+0]\), where MAR \(\leftarrow [rhR, R]\) was considered. In general, if MASS doesn't see an expression of the form register + 0, then the MAR+ must be followed by either BRANCH, DISPn, or CANCELBR. If Cin=pc16 is present with MAR+, then a pageCross-caused branch is always possible.

The following forms do NOT require a CANCELBR (and will not cancel an MDR+). The final item is allowed because "+0" timing is a special case.

\[
\begin{align*}
\text{MAR} & \leftarrow [rhR, RA+0], & \text{ct}; \\
\text{MAR} & \leftarrow [rhR, RA], R \leftarrow R+0, & \text{ct}; \\
\text{MAR} & \leftarrow [rhR, 0+0], \{\text{first location of page}\} & \text{ct}; \\
\text{MAR} & \leftarrow [rhR, 0+OFF], \{\text{last location of page}\} & \text{ct}; \\
\text{MAR} & \leftarrow [rhR, RA], R \leftarrow Ureg + 0, \text{LOOPHOLE}[byteTiming] & \text{ct};
\end{align*}
\]

(c) Cancellation of MDR+ & IBDisp: If a pageCross branch actually occurs during a MAR+, then a following MDR+, IBDisp, or AlwaysIBDisp is canceled. This prevents writing into the wrong memory page (if A-bypass was not used) or dispatching on the next Mesa instruction if a page crossing has been indicated.

This feature makes it mandatory that logical functions not be used during a MAR+ (see above).

This characteristic of pageCross is easily overlooked, so to catch a common misunderstanding, MASS disallows CANCELBR[Label, 2] with an MDR+. However, if you know that when the pageCross actually occurs the MDR+ SHOULD be canceled, then the macro LOOPHOLE[wok] (also called WriteOK in Dandelion.df) will make MASS happy. In the following example, the write will be canceled when Line=OFF.

\[
\begin{align*}
\text{MAR} & \leftarrow [rhLine, Line+1], & \text{ct}; \\
\text{MDR} & \leftarrow dX, \text{LOOPHOLE[wok]}, \text{CANCELBR[$, 2]}, & \text{ct}; \\
\text{Noop} & , & \text{ct}; \\
\end{align*}
\]

3. Display Bank Contention: If a MAR+ is executed in clicks 0 through 3 (i.e., all clicks except for the Display click) and the Display controller hardware is reading from the display bank (low 64K of memory), the click will be aborted. In other words, none of the microinstructions of the click will be executed and the machine state will remain unchanged.

4. Error Correction: The memory system corrects single-bit errors and detects double-bit errors read from any bank. A memory read to non-existent memory causes a double-bit memory error.

(a) Error-Logging Register: Associated with each task is a 1 bit register which is set whenever a double-bit memory error occurs on an \(\_\_\_MD\) executed by the task. The 8-bit error register is loaded onto X[8-15] by \(\_\_\_MStatus\), where bit 8 is task 0's log bit and bit 15 is task 7's log bit.

Individual bits in the logging register can be reset by executing an MCtrl+ with Y[4]=1 and Y[5-7]=task # for the logging register to be reset.

IO tasks, before entering a critical data transfer phase can clear and then check the task's error bit after moving the data. Note that there is special microcode trap if the Emulator task causes a double-bit memory error (see Sec. H).
(b) MCtl & MStatus: If MCtl is loaded with Y[15]=1, future single bit errors will not be corrected. If any of Y[8-13] is set, the corresponding check bit written into memory will be inverted. This is used for verifying the correction system.

On a +MStatus, X[6] indicates a single-bit error and X[7] indicates whether a double bit error occurred on the previous memory read. X[0-5] are the syndrome bits of the last read.

<table>
<thead>
<tr>
<th>Syndrome</th>
<th>Error Log</th>
</tr>
</thead>
<tbody>
<tr>
<td>A B C D E F se de t0 t1 t2 t3 t4 t5 t6 t7</td>
<td></td>
</tr>
<tr>
<td>0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>MCtrl+</th>
<th>Inv Check</th>
</tr>
</thead>
<tbody>
<tr>
<td>clr task A B C D E F len</td>
<td></td>
</tr>
<tr>
<td>0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15</td>
<td></td>
</tr>
</tbody>
</table>

5. Memory Notes:

(a) Due to the A-bypass mechanism, a memory address can be incremented either before or after being sent to MAR. However, the latter case, as part of a writing loop, prevents the last word of a page from being stored.

\[
\begin{align*}
\text{MAR} &= \text{Reg} + [\text{rhReg}, \text{Reg} + 1], \\
\text{MAR} &= [\text{rhReg}, \text{Reg}], \text{Reg} = \text{Reg} + 1, \\
\end{align*}
\]

(b) The implied pageCross branch can be used to indicate the end of a count sequence. Cnt[8-15] is initialized with 256-actualCount, rhCnt[6-7], Cnt[0-7] holds the page address, and Reg[8-15] holds the location within the page. If the MAR+ is part of a writing loop, the associated MDR+ will be canceled on exit.

\[
\begin{align*}
\text{MAR} &= [\text{rhCnt}, \text{Reg}], \text{Cnt} + \text{Cnt} + 1, \\
\end{align*}
\]

(c) If a memory location is both read and written in the same click, the old contents are returned.

\[
\begin{align*}
\text{MAR} &= [\text{rhR}, \text{R} + 0], \\
\text{MDR} &= \text{New}, \\
\text{Old} &= \text{MD}, \\
\end{align*}
\]

(d) Due to a design bug in the current memory controller, IO tasks should not execute either an MDR+ or +MD without a corresponding MAR+ (or Map+). However, these are legal for the Emulator so long as IO microcode does not read or write the display bank when the display is on.

MASS checks for this and LOOPHOLE[mdrok] or LOOPHOLE[mdok] can be used appropriately.

The memory bug causes all display-contention-aborted clicks to be memory-cycle clicks. However, in general, if there is not a MAR+, a double-bit error will not occur on a +MD and memory will not be written by an MDR+.
J. The Mesa Map

The Map is a 16K-word table located after the display bank in real addresses [10000..13FFF]. The memory system indexes into this table with the 14-bit page part of a 22-bit virtual address. Entries contain a 12-bit real page number (only 10 bits currently used) and some flags pertaining to the virtual page. Figure 6 illustrates the mapping process.

The Map assumes a 22-bit virtual address space (4M words), but a smaller Map is possible since all 16K does not have to be used. Currently, 23- or 24-bit virtual addresses will result in a hardware trap (sec. H), but a hardware PROM (and the memory system) can be changed to allow larger virtual addresses.

Virtual addresses are sent to the memory system via the YH and Y buses, where YH is the output of the RH register used to hold the 6 high-order address bits. Thus, YH[2-7], Y[0-7] holds the page number and Y[8-15] holds the page displacement. Note that Y[8-15] is ignored by the memory. If YH[0] or YH[1] is set, the virtual-address-out-of-range microcode trap is caused (sec. H).

If either \( f_X \) or \( f_Y \) is set to Map+ (in c1), the memory system will assume a Map reference for the entire click. If the \( mem \) bit of a microinstruction is set in c2 of the click, the memory write data register (MDR) will be loaded from the Y bus and the Map entry will be written. If \( mem \) is set in c3, returning Map data (MD) will be placed onto the X bus.

The \( mem \) bit should not be set in c1 along with the Map+ unless MAR+’s side effects are explicitly desired. This is accomplished by writing Map+ MAR+. Note that such clicks could be aborted due to display bank contention (sec. 1.3).

1. Map+: Map+ \( [\text{rhReg}, \text{arithPhrase}] \) designates a virtual address reference to the Map and can only occur in c1.

\( \text{rhReg} \) specifies the RH register which holds the 6 high order address bits. The \( rb \) field is set to the value of \( \text{rhReg} \). Notationally, \( \text{arithPhrase} \) is anything that can occur on the right side of an arithmetic statement.

An RH register should not be loaded in the same instruction which specifies a Map+. Due to timing, Map+ can not be loaded from an arithmetic operation which uses an X-bus operand.

Map+ \( \left[ \text{rhR}, R \right] \), \( \text{c1} \);
Map+ \( \left[ \text{rhR}, RA + 1 \right] \), \( \text{c1} \);
Map+ \( [\text{rhR}, RA], R = RA + OFF + 1 \), \( \text{c1} \);

2. Map Entry Format: All entries of the Map are of the form:

<table>
<thead>
<tr>
<th>Field</th>
<th>Bits</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>page</td>
<td>12-15,0-7</td>
<td>real page number (12 bits)</td>
</tr>
<tr>
<td>dp</td>
<td>8</td>
<td>dirty &amp; present</td>
</tr>
<tr>
<td>w</td>
<td>9</td>
<td>write protected</td>
</tr>
<tr>
<td>d</td>
<td>10</td>
<td>dirty</td>
</tr>
<tr>
<td>rp</td>
<td>11</td>
<td>referenced &amp; present</td>
</tr>
</tbody>
</table>
The Map flags have the following interpretation, where present is a derived column and is the inverse of the PrincOp's vacant. The PrincOp's referenced bit is equivalent to the rp bit here.

<table>
<thead>
<tr>
<th>w</th>
<th>d</th>
<th>rp</th>
<th>dp</th>
<th>present</th>
<th>Interpretation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>untouched, unprotected</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>unwritten, read</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>reserved for software</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>written</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>untouched, protected</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>protected, read</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>vacant</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>reserved for software</td>
</tr>
</tbody>
</table>

3. Maintaining the Map Flags: The Map flags must be checked with every virtual address access. They only need to be updated the first time a present virtual page is either read or written. Thus, a normal virtual address access requires two clicks: one for the Map read and one for the real address access. As a consequence, the microcode typically saves the real page number acquired in the first Map reference and then reuses it until invalid, such as with a page-crossing.

Because a Map entry can not be updated atomically, IO task microcode can not maintain the Map flags, i.e., only the Emulator can write into the Map.

(a) Virtual Read: When a Map+ is executed with the intent of reading, XRefBr is used to branch on the rp bit returned in c3. If rp=0, then either the page has not been previously referenced or it is not present. If rp=1, the microcode can proceed assuming that the page is present in real memory and no Map maintenance is required.

When rp is 0, the microcode can XwdDisp on w, d and act according to the following table:

<table>
<thead>
<tr>
<th>w</th>
<th>d</th>
<th>action</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>rewrite Map entry with rp+1 &amp; continue</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>rewrite Map entry with rp+1 &amp; continue</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>rewrite Map entry with rp+1 &amp; continue</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>restore Mesa state &amp; Xfer to SD[PageFault]</td>
</tr>
</tbody>
</table>

(b) Virtual Write: Similarly, when a Map+ is executed with the intent of writing, XDirtyDisp (XLDisp) is used to branch on the dp bit returned in c3. (Note that the branch occurs in INIT[10].) If dp=0, then either the page has not been previously written, or it is write-protected, or it is not present. If dp=1, the microcode can proceed assuming that the page is present and writeable and no Map maintenance is required.

When dp is 0, the microcode can XwdDisp on w, d and act according to the following table:

<table>
<thead>
<tr>
<th>w</th>
<th>d</th>
<th>action</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>rewrite Map entry with d+dp+1 &amp; continue</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>rewrite Map entry with d+dp+1 &amp; continue</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>restore Mesa state &amp; Xfer to SD[WriteProtect]</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>restore Mesa state &amp; Xfer to SD[PageFault]</td>
</tr>
</tbody>
</table>

Note that for Page and WriteProtect Faults PC, pc16, stackP, TOS, STK, and any other altered Mesa state must be restored to its value at entry to the Mesa instruction. (Link registers are typically used to encode the required state fixup.)
The following example of write-Map update code is the body of the W2 Mesa opcode. The common subroutine WMapFix returns through Link register 0 if the page is present and through Link1 if the page is swapped out. This code also shows the saving of TOS into STK (sec. F.5), popping the address & data from the stack, encoding state fixup in Link registers and dispatching on the next opcode.

@W2: Map ← Q ← [rhMDS, TOS + 2], L1 ← L1wDecOnly, PC ← PC + PC16, push, L0 ← L0.RedoW, Rx ← rhRx ← MD, XD⇒Disp, STK ← TOS, pop.
RedoW: MAR ← [rhRx, Q + 0], BRANCH[WxMapUD, $, 1], MDR ← STK, pop, IBDisp, TOS ← STK, pop, DISPNI[OpTable].
WxMapUD: CALL[WMapFix] {will return to RedoW}.

{Write Map Update Subroutine}
WMapFix: Xbus ← Rx LR0, XwdDisp, L3 ← L3.rhMDS.Q, Map ← [rhMDS, Q], DISP2[FixWFlags],
FixWFlags: MDR ← Rx or 0B0, L0Disp, GOTO[ReWrite], MDR ← Rx or 0B0, L0Disp, GOTO[ReWrite], T ← sWriteProtect, L1Disp, GOTO[WTrap], T ← sPageFault, L1Disp, GOTO[WTrap],
ReWrite: Xbus ← 2, XDisp, RET[WMapFixCaller].

Figure 6. Map Reference
K. Bus Destinations

All possible X- and Y-bus destinations are included in this list. The non-IO registers have been discussed elsewhere.

<table>
<thead>
<tr>
<th>Destination</th>
<th>Source Bus</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAR+</td>
<td>YH,Y</td>
</tr>
<tr>
<td>Map+</td>
<td>YH,Y</td>
</tr>
<tr>
<td>MDR+</td>
<td>Y</td>
</tr>
<tr>
<td>STK+</td>
<td>Y</td>
</tr>
<tr>
<td>stackP+</td>
<td>Y</td>
</tr>
<tr>
<td>Ureg+</td>
<td>Y</td>
</tr>
<tr>
<td>DCtrlFifo+</td>
<td>Y</td>
</tr>
<tr>
<td>DBorder+</td>
<td>Y</td>
</tr>
<tr>
<td>MCtrl+</td>
<td>Y</td>
</tr>
<tr>
<td>IB+</td>
<td>X</td>
</tr>
<tr>
<td>RHregister+</td>
<td>X</td>
</tr>
<tr>
<td>KOData+</td>
<td>X</td>
</tr>
<tr>
<td>EOData+</td>
<td>X</td>
</tr>
<tr>
<td>POData+</td>
<td>X</td>
</tr>
<tr>
<td>IOPOData+</td>
<td>X</td>
</tr>
<tr>
<td>KCtl+</td>
<td>X</td>
</tr>
<tr>
<td>KCmd+</td>
<td>X</td>
</tr>
<tr>
<td>EICtl+</td>
<td>X</td>
</tr>
<tr>
<td>EOCtl+</td>
<td>X</td>
</tr>
<tr>
<td>IOPCtl+</td>
<td>X</td>
</tr>
<tr>
<td>DCtl+</td>
<td>X</td>
</tr>
<tr>
<td>PCtl+</td>
<td>X</td>
</tr>
</tbody>
</table>

- Memory Address Register (for real address)
- Memory Address Register (for Map reference)
- Memory Data Register
- SU register addressed by stackP
- stack Pointer
- U register
- Display Output Data Control Fifo
- Display Output Data Border Pattern register
- Memory Control register
- Mesa Instruction Buffer
- RH register
- Rigid Disk Output Data register
- Ethernet Output Data register
- Printer Output Data register
- IOP Output Data register
- Rigid Disk Control register
- Trident Disk Control register
- Ethernet Input Control register
- Ethernet Output Control register
- IOP Control register
- Display Control register
- Printer Control register
L. X Bus Sources

All possible X-bus sources are listed here; the non-IO registers have been discussed elsewhere. Xbus[0-7] is set to zero with Nibble, Byte, or I0XIn = {8..0F} (marked * in list). Also, Xbus[8-11] is set to 0 on +ibLow, +ibHigh and Nibble (marked ** in list). Even though KStrobe and EStrobe are listed under I0XIn, they are not X-bus sources.

<table>
<thead>
<tr>
<th>X bus Source</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>← Y LRotn</td>
<td>Left Rotate Y bus by 0, 4, 8, or 12 positions</td>
</tr>
<tr>
<td>→ bY, bZ</td>
<td>** 4 bit constants (Nibble)</td>
</tr>
<tr>
<td>→ bY, bZ</td>
<td>* 8 bit constants (Byte)</td>
</tr>
<tr>
<td>← MD</td>
<td>Memory Data</td>
</tr>
<tr>
<td>← STK</td>
<td>SU register addressed by stackP</td>
</tr>
<tr>
<td>← Ureg</td>
<td>U register</td>
</tr>
<tr>
<td>← RHreg</td>
<td>* RH registers</td>
</tr>
<tr>
<td>← ib</td>
<td>* Instruction Buffer</td>
</tr>
<tr>
<td>← ibNA</td>
<td>* Instruction Buffer (doesn't advance IBPtr)</td>
</tr>
<tr>
<td>← ibLow</td>
<td>** ib[4-7]</td>
</tr>
<tr>
<td>← ibHigh</td>
<td>** ib[0-3]</td>
</tr>
<tr>
<td>← Kidata</td>
<td>Rigid Disk Input Data</td>
</tr>
<tr>
<td>← Eidata</td>
<td>Ethernet Input Data</td>
</tr>
<tr>
<td>← IopData</td>
<td>* IOP Input Data</td>
</tr>
<tr>
<td>← KStatus</td>
<td>Rigid Disk Status</td>
</tr>
<tr>
<td>← KTest</td>
<td>Rigid Disk Status (diagnostics)</td>
</tr>
<tr>
<td>← EStatus</td>
<td>Ethernet Status</td>
</tr>
<tr>
<td>← MStatus</td>
<td>Memory Status</td>
</tr>
<tr>
<td>← IOPStatus</td>
<td>* IOP Status</td>
</tr>
</tbody>
</table>
K. Miscellaneous Functions

1. MesalIntRq: This function sets the 1-bit Mesa Interrupt register \( MInt \). When set, lBDisp will trap instead of dispatch (see sec. G.5).

\( MInt \) has two uses in the Mesa Emulator: to catch pending interrupts (given by uWP) and to indicate that the PC is pointing to the last word of a page (uPCCross true). Thus, \( MInt \) being set does not necessarily imply there are pending interrupts.

IO tasks should set \( MInt \) in the same click in which uWP is written. uWDC does not need to be checked before setting \( MInt \). Similarly, the Emulator should reset \( MInt \) (ClrIntErr) in the same click in which uWP is read and reset.

\[
\begin{align*}
R &= uWP, \text{MesalIntRq}, \\
R &= R \text{ or } uWakeupMask, \\
uWP &= R,
\end{align*}
\]

2. EnterKern: The Kernel task will run in the next click when EnterKern is executed in c1. No other tasks can run when the kernel is running, so it becomes necessary for the Kernel to refresh memory. EnterKern is used to implement breakpoints.

3. ExitKern: When executed in c1, ExitKern will cause normal task scheduling to begin. Thus, which task runs in the click following ExitKern depends on where in the round structure the ExitKern occurred.

4. Refresh: When \( fY \) or \( fZ = \text{Refresh} \) in c1, one row of all the memory chips is refreshed (a "RAS only" memory cycle). The row address is supplied by a 7 bit counter in the memory controller which is incremented once per Refresh. All 128 memory rows must be refreshed every 2 mSec, which is equivalent to about 1 refresh per 33 clicks (or twice per display line, 14 rounds).

If Refresh is executed in c2 or c3, or when the display is reading from the low bank (i.e., Refresh in clicks [0..3] and Display on & not blanking) no memory refresh occurs.

5. Clear Wakeup Requests: ClrDPRq, ClrOPRq, and ClrRefRq reset the Display/Printer, IOP, or Refresh task wakeup requests. The Ethernet and Disk wakeups are cleared automatically by the hardware after being serviced. ClrKFlags clears the Disk Word Status register.

6. Noop's: \( fX, fY (fYNorm), \text{ or } fZ (fZNorm) = 8 \) are Noop's. \( fZ = 9, 0A, \) and \( 0B \) are also Noop's because these values are not decoded. \( fZ = 4 (fZNorm) \) is unused. \( fY = 0B \) and \( 0E (10Out) \) are unused and available on the backplane.
N. MASS

MASS creates control-store-loadable files from microcode source files. It also produces symbol table files for Burdock and a status file with error messages which refer directly to the source text.

1. Files: There are two types of source files. There are macro-and-definitions files and there are microcode source files. The macro-and-definitions files have a .df extension and source files have an .mc extension. .df files do not contain microinstructions and the definitions are global to an assembly. Some intermediate files (.ml, .si, and .eb) are produced for each source file to allow subsequent partial re-assemblies.

Source files may also have macros and definitions (which will be used globally), however this may produce inconsistent results if the macros or definitions are used by another .mc file.

The .fb is the control-store-loadable file of allocated microinstructions. The .ft is a human-readable form of the .fb file. The symbol table file has an .st extension.

The .er status file contains MASS version information and the errors encountered. Along with the explanatory text and a copy of the source line in error, the phrase which caused the error is shown. There are usually multiple error messages per incorrect source line since MASS outputs a message for each possible and unsuccessful attempt to encode the statement. Allocation errors are displayed by listing, for the entire block, the labels and their constraints.

The following files are used (u) or generated (g) by MASS in pass 1 or pass 2, where pass 2 is the allocation pass.

```
   pass1  pass2
 .mc  u  --  MicroCode source
 .df  u  --  macro and Defs File
 .eb  g  u  Early Binary (one per .mc)
 .ml  g  u  Label constraint records & Reserves (one per .mc)
 .si  g  u  Symbol Intermediate (one per .mc)
 .fb  --  ug  Final Binary
 .ft  --  g  Final binary Text
 .st  --  g  Symbol Table
 .er  g  g  status and ERRors
```

2. Command Line Switches: Switches should only be appended to a file name, not to MASS. A typical command line might be

```
MASS Dandelion/d Name Name/o/t/a
```

Local Switches:

- `none` use Name for .mc input, .eb, .ml, & .si output files.
- `/d` designates a .df file
- `/o` use Name for .er, .fb, .ft, and .st Output files
- `/2` pass 2 only for this file (will read .eb, .ml, & .si files)
- `/x` satisfy imports from this file but exclude its locations from allocation

Global Switches:

- `/a` Automatic re-assembly: For each .mc, pass1 executes only if there is no corresponding .si file or the .mc file has been updated since the last .si written.
- `/n` .ft and .fb not generated
- `/t` .ft not generated
- `/g` MASS doesn’t pause with "hit me." Hits itself.
3. **Sample Command Lines:** The following three examples illustrate file creation and usage during an assembly.

```
MASS Regs/d Macros/d Source System/o
    pass1: reads Regs.df, Macros.df, Source.mc
            writes Source.eb, Source.ml, Source.si
    pass2: reads Source.ml, Source.si
            writes System.st
            allocates Source
            reads Source.eb
            writes System.fb, System.ft, System.er

MASS Regs/d SourceA SourceB System/o/t/a
    pass1: reads Regs.df, SourceA.mc
            reads SourceA.mc or SourceB.mc if they have been updated
    pass2: reads SourceA.ml, SourceA.si, SourceB.ml, SourceB.si
            writes System.st
            allocates Source, SourceB
            reads SourceA.eb, SourceB.eb
            writes System.fb, System.er

MASS Config/d SourceA/2 SourceB SourceC/x System/o
    pass1: reads Config.df, SourceB.mc
            writes SourceB.ml, SourceB.eb, SourceB.si
    pass2: reads SourceA.ml, SourceA.si, SourceB.ml, SourceB.si, SourceC.fb
            writes System.st
            allocates SourceA, SourceB
            reads SourceA.eb, SourceB.eb
            writes System.fb, System.ft, System.er
```

4. **MASS Runtime Interface.** While MASS is running, the cursor is moved vertically down for each .mc or .df file read, and horizontally for each error encountered. The cursor is reversed once per statement processed.

During the allocation phases (pass 2), a square cursor is displayed with the number of enclosed dots increasing to six. If errors are found in the assembly, MASS pauses with the cursor showing "hit me". As soon as any keyboard character is struck, MASS returns to the Alto executive (which may continue on to Bravo if the S macro was previously invoked). The Swat key causes MASS to close the .er file, but might produce an invalid .si file, so the next assembly should not use the /a switch.

5. **Microcode Source Format:**

(a) **Comments:** All text between squiggly bracket pairs { and } is ignored by MASS. The brackets nest, so they must be properly paired. This feature enables commenting out sections of code which are already commented.

(b) **Names & Numbers:** Names are used as instruction labels (Label), constants (Set), register names (RegDef), macro names (MacroDef), or names of microinstruction functions (reserved macro names). Names do not start with digits and can not have imbedded spaces. The case of letters in names must be consistent.
None of the function field or builtin macro names should be used as user names (i.e., as labels, constants, registers, or macros). For example, RH, lb, Q, EStatus, c1, xor, and pop are all reserved. Null and Apass are also reserved names. + should not be present in a user name.

Hexadecimal numbers are the default or can be specified with a trailing 'x.' A decimal number is specified by a trailing 'd' and an octal number by a trailing 'b.' Hex numbers which begin with A..F must be prefixed by a zero. For example, 15'd = 17'b = 0F'x = 0F.

(c) Source Line Format: A line of source which defines a single microinstruction is a list of clauses which is terminated by a semicolon. Clauses are separated from one another by commas. A clause is either a microinstruction function name, a macro invocation, or an arrow (arithmetic) clause.

A name followed by a colon is the label of the microinstruction. Microinstructions can have multiple labels.

Spaces are used as token delimiters in arrow clauses, but are otherwise ignored. Parentheses may be used in arithmetic clauses where they may improve readability and are ignored by MASS. Parentheses are also used in macro definitions. Brackets are used to denote the argument list to macros, but are also used in MAR+[...], MAP+[...], and [ ]+.

(d) Register & Constant Definitions: All registers and constants must be defined before their names are used. The builtin macro RegDef is used to associate a name with a register type {R, RH, U, UY} and value. An error message will be given if a register name is used twice.

RegDef[Reg, R, 0B];
RegDef[uReg, U, 4E];
RegDef[thrReg, RH, 4];
RegDef[uBlock, UY, 9];

The macro Set is used to associate a number with a name which can be used in an arithmetic clause (as a constant) or in other macros.

Set[sZeroDivisor, 0C];
Set[L0, ERefill, 8];

(e) Arrow Clause: Arrow clauses (which include arithmetic clauses) may have one or more destinations and there can be more than one arrow clause per source line.

B + B · A,                             c1;
B + uReg + stackP + B or A,            c2;
R + MD, Ureg + RA,                             c3;

The right side of an arrow clause consists of a single item, or two items with an operator, or three with two identical operators. The operators are: +, -, or, and, xor. It is also possible for an item to have a qualifying unary operator (~ or -). For example,

B + ~cFieldSize,                             c1;
B + A + B + 1,                               c2;
B + ~OFF and B,                              c3;

(f) Default Labels: A $ can be used in BRANCH, DISPn, and CANCELBR macros and refers to the address of the following source statement.

ZeroBr, BRANCH[MapUpDaten, $],              c1;
CANCELBR[$$],                               c2;

Also, the label used by all the at clauses of a dispatch table need not actually be the label of any particular statement of the table. Such floating labels do not appear in the symbol table.
(g) Cycle Numbers: Each source line must include a cycle number macro: \texttt{c1}, \texttt{c2}, \texttt{c3}, or \texttt{c*}. MASS checks whether all instructions in cycle \(n\) are followed by instructions in cycle \((n + 1 \mod 3)\) or are preceeded by instructions in \((n-1 \mod 3)\).

The \texttt{c*} macro inhibits the wrong cycle error from MASS. This can be used in loops which are not a multiple of three instructions but always exit on the same cycle. It is also useful for subroutines which don't contain cycle constrained operations and therefore can be called from statements on different cycles or return to various cycles. Such loops or subroutines should not contain \texttt{MAR+}, \texttt{Map+}, \texttt{MDR+}, \texttt{+MD}, \texttt{AltUaddr}, or any other cycle-dependent operations.

(h) User Macros: A user macro is defined by supplying a name for the macro and a text string which will replace the name. Macros return nothing or a single number or variable, but never a pair of arguments, for instance. Up to 9 arguments may be supplied in the macro call and are referenced in the expansion as \#\texttt{n} for \(n = 0..9\). The special argument \#0 is replaced by the number of arguments in the macro call and \#1..\#9 are replaced with the appropriate argument (or Null if there is none). Parentheses must be used to enclose arguments containing commas. For example:

\begin{verbatim}
MacroDef[NewMacro, (OldMacroA[#1], OldMacroB[#2, #3])];
\end{verbatim}

The invocation of a macro is caused by supplying the macro and optionally up to nine arguments. Arguments are separated by commas, and if an argument contains a comma, it must be enclosed within parentheses. Macro calls can not appear on the left side of arithmetic clauses, and only unargumented macros (such as macros defined by \texttt{Set}) can appear on the right side.

If an \texttt{.mc} file contains macro definitions, they remain valid for subsequent \texttt{.mc} files which are part of the same assembly unit.

(i) External Variables: Note: Since MASS assembles fairly rapidly, these macros for constructing large systems are almost never used.

The macro \texttt{IMPORT} indicates which labels of the \texttt{.mc} file have been defined elsewhere. The \texttt{EXPORT} macro specifies labels which other modules will import. When MASS is assembling a group of files together (a combination of \texttt{.mc} and/or \texttt{.ml/.si} files) it is illegal to have the same label defined twice or imported and defined. Labels defined in \texttt{IMPORT} macros will be assigned values from the \texttt{EXPORT} of a previous assembly unit by using the \texttt{/x} switch on the file name.

6. Starting Address: \texttt{SetTask[n]} and \texttt{StartAddress[Label]} place special entries in the \texttt{.fb} file which Burdock uses when loading the program. Specifically, Burdock initializes \texttt{TPC[n]} to the value of \texttt{Label}. The task specified by the \texttt{SetTask} macro remains in effect until the next \texttt{SetTask}.

Note that the statement at \texttt{Label} must have a \texttt{CANCELBR[$, 0F]}, since the hardware TC (conditions) register can not be initialized. Since there are no explicit task-specific user registers in the Dandelion, the \texttt{SetTask} macro has no other effects.

7. Conditional Code Generation: The \texttt{IfEqual}, \texttt{IfGreater}, \texttt{IfAndZero} and \texttt{SkipTo} macros can be used to conditionally assemble sections of code. \texttt{IfEqual}, \texttt{IfGreater}, and \texttt{IfAndZero} have four arguments \([x, y, \text{resultA}, \text{resultB}]\), where \text{resultA} and \text{resultB} are names (macros, registers, etc.). They are defined by:

\begin{verbatim}
IfEqual + IF \(x = y\) THEN \text{resultA} ELSE \text{resultB}
IfGreater + IF \(x > y\) THEN \text{resultA} ELSE \text{resultB}
IfAndZero + IF \(x \text{ and } y = 0\) THEN \text{resultA} ELSE \text{resultB}
\end{verbatim}

\texttt{SkipTo[Label]} causes MASS to stop processing source lines until the line labeled \texttt{Label}, where \texttt{!} must be appended to the label name. An example conditional assembly macro:
8. **Command Line Set's**: The values of variables can be set on the command line by phrases of the form [varName,value] with no spaces inside the brackets. MASS treats the bracketed pair as an argument to a Set macro. MASS predefines a variable, Config, to be zero which is useful for controlling system configurations.

9. **Reserves**: Reserve[LowLoc, HighLoc], where LowLoc and HighLoc are numbers, causes MASS not to allocate instructions within the range. Reserve[Loc] will cause MASS not to place an instruction at control address Loc.

10. **Arithmetic Macros**: The following macros return a value which is the operation applied between the (up to 9) arguments: Add, Mul, And, Or, and Xor. Lshift[arg1, arg2] returns the value of arg1 left shifted by arg2, Rshift[arg1, arg2] shifts right, and Sub[arg1, arg2] returns the value of arg1 - arg2.

11. **Builtin Macro Summary**: Most of the following macros have already been discussed.

Add[arg1, ..., arg9]
Mul[arg1, ..., arg9]
And[arg1, ..., arg9]
Or[arg1, ..., arg9]
Xor[arg1, ..., arg9]
Lshift[arg1, arg2]
Rshift[arg1, arg2]
Sub[arg1, arg2]

GOTO[label]  
CALL[label]  \{equivalent to GOTO\}
GOTOABS[value]  
BRANCH[label0, label1, mask]  \{mask optional\}
CANCELBR[label, mask]  \{mask optional\}
DISP2[label, mask]  \{mask optional\}
DISP3[label, mask]  \{mask optional\}
DISP4[label, mask]  \{mask optional\}
DISPNI[label]  \{mask optional\}
RET[label]  \{equivalent to DISP4\}
c1, c2, c3, c*  

IfEqual[x, y, equalVal, unequalVal]
IfGreater[x, y, equalVal, unequalVal]
IfAndZero[x, y, equalVal, unequalVal]
SkipTo[label]

EXPORT[label1, ..., label9]
IMPORT[label1, ..., label9]
at[offset, modulo, label]  \{modulo and label optional\}
Reserve[LowLoc, HighLoc]  \{HighAddr optional\}
LOOPHOLE[type]

Set[varName, value]
MacroDef[macroName, expansion]
RegDef[regName, regType, regAddress]
PrintVar[varName]  \{print variable in .er file\}
Print[Message]  \{puts Message in .er file (only letters, numbers, and ",", \}  
SetTask[task]
StartAddress[label]
11. **LOOPHOLE[] Summary:** Most of these loophole phrases have already been discussed.

- `wok` {previously `WriteOK`}
- `mdok` {allows $^\pm$MD without $\text{MAR}^+$}
- `mdrok` {allows $\text{MDR}^+$ without $\text{MAR}^+$}
- `stw` {previously `SuppressTimingWarning`. Use `niblTiming` & `byteTiming` instead}
- `niblTiming` {Use Nibble timing for this instruction}
- `byteTiming` {Use Byte timing for this instruction}
- `pci` {Suppress pageCross Inverted error message}
- `natc` {Prevents attributes of `Label` in `at` from causing allocation errors}
O. Microcode Conventions:

1. **Font:** All microcode source files should be in either Helvetica8 or Helvetica10.

2. **Tabs:** The tab stops for Helvetica8 microcode should be near 140, 160, and 420 points. The stop at 160 keeps lines with long labels from jumping over to the comment field when Bravo is not in hardcopy mode.

3. **Source File Header:** The top of the microcode source file should have at least the following information:

   ```
   {File name: <Name>.mc
   Description: <what file contains>,
   Author: <being>,
   Created: <date>,
   Last Edited: <date & time>, <what changed>}
   ```

4. **Source Line Format:** The general format of a source statement is:

   ```
   <Label> <Arrow clause>, <functions>, <DispBr>, <Ln+,LnDisp>, <GOTOfield>, <cycle>, <at>;
   ```

   There should always be at least one space after a comma and one before and after + when part of an arithmetic clause.

   The <cycle> and <at> clauses should be located after the 420 point tab. It also helps to locate the last comma at the 420 stop. Embedded comments are encouraged. For example:

   ```
   TOS ← TOS + 1 .c3;
   Shift: [] ← ~0F and TOS {mask out low part} .c1;
   PC ← PC + PC16, L1 ← L1.where .c2;
   TT ← STK {TT ← v} .c3;
   TOS ← T LRot1, DISP4[MasTbl].c1;
   ```

5. **Click Spacing:** Statements which are executed in the same click should be preceded and followed by a blank line. This makes the microcode infinitely more readable.

6. **Use of at's:** MASS generates the required at phrases for BRANCH's and Ln+'s, but not for DISPn's or RET's. For branch destinations which are widely separated (by a page of text for instance), it helps if at macros explicitly identify the corresponding partner(s) of the pair or group.

   ```
   MulLoop: Ybus ← Q and 1, NZeroBr, c1, at[0,2,MLEnd];
   TT ← TT - 1, ZeroBr, BRANCH[Mplier0, Mplier1, 0E],
   c2;
   Mplier0: T ← DARShift1 (T + 0), BRANCH[MuLoop, MLEnd], c3;
   Mplier1: T ← DARShift1 (T + TOS), BRANCH[MuLoop, MLEnd],
   c3;
   MLEnd: STK ← T {long,high/rem}, pop {point at s}, c1, at[1,2,MuLoop];
   ```

7. **Names:** If names consist of multiple parts, the first letter of each sub-name should be capitalized. All names should not be all capitalized: MulLoop, FrameOffset, MapOK. The letter i is better to use than the capital form I (I), which is indistinguishable from l (small L) and similar to 1 (one). Try to avoid a solitary O in a name since it looks like a 0 (zero).

   All instances of all names must be identical with respect to capitalization, else MASS will not recognize them. Bravo searching is also more productive.
U register names should start with the letter u or U. RH register names should begin with rh or RH and otherwise equal the corresponding R register name (unless they are totally unrelated). It is also useful to start constants with a c or C and R registers with an r. For example: uTemp, uXferCmd, rhEE, cHeadMask, rRcvCnt.

8. U Register Constraints: When the address of a U register must be constrained by the rA or fZ field, these restrictions should be commented.

\[
\begin{align*}
\text{RegDef[UreturnPC, U, 5D]; } & \{ rA = PC, fZ = +ib \} \\
\text{RegDef[UvC, U, 2B]; } & \{ fZ = +RH \}
\end{align*}
\]

9. Link Register Constants: Constants defined by Set which will be used in Ln+ macros, should be prefixed by Ln., for example L3 + L3.Catch. Also, any constraints on the link register value should be commented.

\[
\begin{align*}
\text{Set[L0, rFR0, 4]; } & \{ \text{must be even} \} \\
\text{Set[L1, WstrR, 0D]; } & \{ \text{must end in 01} \}
\end{align*}
\]

10. Register Definitions & IO Page: The allocation and definition of registers used in the standard microcode system are given in [Iris]<Workstation>Dandelion.df. It also includes the definition of the IO page.

Dandelion.df should ONLY be written via the Librarian Access Tool (It can be read anytime by FTP). Access checkOutReason/r Dandelion/e is used to check Dandelion.df out and move it to your disk, and Access Dandelion/s is used to return it to Iris.

11. Bravo S macro: The S macro facilitates ping-ponging between Bravo and MASS. It assumes standard file naming conventions. In particular, corresponding to a Name.mc source file, there is a Name.cm command file, and errors are placed into Name.er. [Iris]<Workstation>MASS>user.cmslice contains the macros.
P. Burdock & the CP

Burdock is a client of the Tools package, thereby making available to the user multiple windows and other tools, such as source windows and the file tool. There are four special windows which are always present in Burdock: CP Panel, IOP Panel, State Analyzer, and Files. This section deals with the CP Panel and the State Analyzer as connected to the CP.

1. CP Panel Commands: This section discusses the following CP Panel commands: Boot, Load, Start, Stop, Reset, and Continue. Other menu commands (LoadReal, Resume, UnBreak*, ListBreaks, Alternates, C1rPanel, C1rBreaks, & Update) are not covered here.

The Boot command boots the IOP if necessary, and then loads the CP kernel (Kernel.fb). All the TPC’s are initialized to 0FEF, which currently is a microinstruction which loops on itself and resets the display controller. Note that while the kernel is executing at the kernel task level, no other tasks can run.

Load places the .fb file into the control store and reads the .st symbol table file into Burdock. The file name comes from the Files window. If the source files contained SetTask and StartAddress macros, the specified TPC’s are initialized.

Start writes the Emulator (task 0) TPC with the value of the type-in label and then causes the CP to exit the kernel. Normal task scheduling begins, and if multiple tasks are enabled, any one of them can begin executing first. All TPC’s must be properly set (see Reset). Also, the first instruction to be executed at each task level must have been assembled with a CANCELBR[$, 0F] macro.

Stop causes the kernel task to run, thereby blocking all other tasks. The tasks which were running are interrupted on a click boundary, so their TPC’s and TC’s remain valid. It is not possible to determine which click boundary in a round the stop occurred on.

The Reset command reinitializes all the TPC’s to their values given by the SetTask/StartAddress macros of the source files.

Continue exits the kernel given the current values of the TPC’s and pending conditions (TC’s). Like Start, it is not known which task will begin executing first.

2. Breakpoints: Break sets a breakpoint at the address given by the type-in. Burdock saves the breakpointed microinstruction in an internal table and replaces it with the appropriate instruction which will cause entry into the kernel. If the control store is examined from Burdock, the breakpoints will be visible instead of the original instructions.

Up to 16 microinstructions can be simultaneously breakpointed. Each is assigned a breakID in [0..0F], which Burdock uses to identify the breakpoint. (The breakID can be found in the jZ field of the breakpointed location.)

However, with respect to Continueing from a breakpoint, c2 and c3 breakpointed instructions are treated differently from c1’s. In particular, pending branch/dispatch bits or memory data are lost. Generally, in order to guarantee correct restart from c2 or c3 breakpointed instructions, they should not be preceded by a branch or dispatch phrase or be in clicks beginning with a MAR+. However, it is possible to specify the pending dispatch bits by writing them into the U register UKSaveDisp before Continueing.

This affliction does not affect c1 breakpoints, and was only applied to c2 and c3 breakpoints due to control store economy considerations. (It is possible to write a Kernel which saves c2 & c3 pending bits and also saves memory data and subsequently restarts the memory on continuation.)
If a cycle1 breakpoint is executed, the kernel will always run in the following task. However, if a c2 or c3 breakpoint is executed, the breakpointed task must run for at least one more click in order for the breakpoint to take effect. This is never a problem with the emulator (since it will eventually run), but could be a problem with an IO task if the task’s request were disabled during the breakpointed click, thereby preventing it from executing again. Note that for c2 and c3 breakpoints it is not known which other tasks may have run between the breakpointed click and the kernel entry.

If Start is used instead of Continue after a breakpoint, the second instruction executed must be at[0F,10]. This requirement is not necessary if UKSaveDisp (or TC[task] in the case of a Stop) does not have any non-zero bits where the low 4 bits of the address of the second instruction has zero bits. For example, if UKSaveDisp or TC[task] is 0, then any microinstruction can be Started. If UKSaveDisp or TC[task] is 1, then only microinstructions which are followed by an instruction at an odd address can be started.

Another feature of breakpointing (or Stopping) is that on entry to the kernel the display controller is set such that it will not read from the low bank (Dctl + 3, On & Blank). (It can’t be turned off since it may have been on. It’s not possible to read this On/Off state bit). This allows the kernel to do Refreshes and a user to read the low bank of memory from Burdock. Note that the display will be left in this state on exit from the kernel.

UnBreak restores the breakpointed location with its original contents and makes the breakID available again.

3. CP Panel Registers: After the CP has been Boot’d or Stop’d, its registers can be read or written via absolute addresses. After a program has been loaded, Burdock can read or write registers given their source file symbolic names. Burdock ignores capitalization in all names (e.g., rCnt and Rcnt are equivalent to Burdock). Note that the control store, TPC, and TC registers can be read or written if only the IOP is booted (& not the CP).

The format for reading and writing a register with absolute addresses is .name address or address .name. U, R, and RH registers can be read or written with their symbolic name. A number without a .name is assumed to be a virtual memory address. All numbers in Burdock are hexadecimal. Burdock recognizes the following CP register names:

<table>
<thead>
<tr>
<th>.name</th>
<th>address_range</th>
</tr>
</thead>
<tbody>
<tr>
<td>.q</td>
<td>[0..OF]</td>
</tr>
<tr>
<td>.r</td>
<td>[0..OF]</td>
</tr>
<tr>
<td>.rh</td>
<td>[0..OFF]</td>
</tr>
<tr>
<td>.u</td>
<td>[0..OFF]</td>
</tr>
<tr>
<td>.tc</td>
<td>[0..7]</td>
</tr>
<tr>
<td>.tpc</td>
<td>[0..7]</td>
</tr>
<tr>
<td>.link</td>
<td>[0..7]</td>
</tr>
<tr>
<td>.ioxin</td>
<td>[0..OF]</td>
</tr>
<tr>
<td>.iouut</td>
<td>[0..OF]</td>
</tr>
<tr>
<td>.cr</td>
<td>[0..OFF]</td>
</tr>
<tr>
<td>.mr</td>
<td>[0..3FFFF]</td>
</tr>
<tr>
<td>.mv</td>
<td>[0..3FFFFF]</td>
</tr>
<tr>
<td>.map</td>
<td>[0..3FFF]</td>
</tr>
<tr>
<td>.ib</td>
<td></td>
</tr>
<tr>
<td>.ibPtr</td>
<td></td>
</tr>
<tr>
<td>.stackP</td>
<td></td>
</tr>
<tr>
<td>.pcl6</td>
<td></td>
</tr>
<tr>
<td>.Mint</td>
<td></td>
</tr>
<tr>
<td>.EKErr</td>
<td></td>
</tr>
</tbody>
</table>

| read only |

| address is value of /Z. Read only |
| address is value of /Y. Write only |
| control store: takes 3 data words |
| memory real address |
| memory virtual address: .mv optional |
| address is index into Map |

| can only be set to word or byte |

| set to 0 or 1 |
| set to 0 or 1 |

| read only |
4. State Analyzer Window: For CP debugging, the low 12 bits of the state analyzer (Tektronics 7904 + DF1 formatter) are connected to the control store address lines NIA[0..11]. The upper 4 bits are available for other inputs (such as IOPWait, cycle number, task number, etc). The Analyzer window displays 256 addresses either before, after, or in the middle of a trigger address entered into the Tektronix hardware. (Burdock can translate between absolute control store address and symbolic labels.)

The window can format, filter, and search the addresses for matches. The "mask" is and'd with all displayed addresses and the "xor" mask is used to invert appropriate bits. The default for the xor mask is 0FFF since the control store address lines are inverted.

The addresses can be displayed in one of 4 modes: NIA (i.e., symbolic labels), hex, octal, or binary. Since NIA is displayed, the occurrence of a label corresponds to the cycle when the instruction was being read from the control store; the indicated instruction was actually executed in the following cycle. Thus, if c1 is being displayed in the top 4 bits, it actually corresponds to microinstructions labeled c2 in the source file.
Q. Timing Constraints

The architecture of the CP allows the execution of microinstructions which will not always properly complete. This is due to either "slow" X bus operands or "slow" destination registers, i.e., hardware timing differences between registers and/or operations. These timing variations exist mostly on the X bus. MASS will flag such instructions with a timing violation error.

1. **Non-Xbus Operations**: All ALU internal register-to-register operations complete on time. All Y-bus destinations can be loaded as a result of any ALU operation which does not use the X bus as an operand (except for the high 12 bits of SU register arithmetic).

2. **XBus Operations**: If the ALU operation uses the X bus as an operand $(aS = D.A, D.Q, D.0)$, it may not complete within 137 nanoseconds on some machines under some circumstances. In general, all X bus sources can at least be loaded into an R register, which is a logical operation $(aS = D.0, aF = RorS)$.

   Figure 7 should answer the question: "Is my microinstruction legal with respect to X-bus timing?"

   The table deals with all possible X-bus sources and destinations: X-bus-source-to-X-bus destination, X-bus ALU operands $(aS = D.A, D.Q, D.0)$, and X-bus branching and dispatching. Intersections marked with a square indicate legal source/destination combinations or branching phrases.

   $X + R$ represents the 3 arithmetic operations $(aF = R + S, S\cdot R, R\cdot S)$ and $X$ or $R$ the 5 logical operations $(aF = RorS, RanD, RorD, RxorS, RxorD)$. $B\cdot$ implies the loading of an R register; $Q\cdot$ has the same timing. $pgCross$ refers to the automatic page cross branch with MAR$+$ and pageCross & OVR refer to PgCrOvDisp.

   Branching and dispatching have different timing than the basic ALU operations and a potential statement must meet both conditions. In general, zero, negative, or overflow branching is not possible with any X-bus operand.

3. **ALU Arithmetic**: The ALU performs arithmetic at three different speeds depending on which bits of the result you're looking at. Thus, figure 7 has three numbers for arithmetic operations depending on which bits of the result are of interest. ALU[0-7] are the slowest since they depend on a carry from the lookahead unit. ALU[8-11] are next as they depend on a ripple carry from the low nibble. Finally, ALU[12-15] are fastest since Cin arrives very early relative to X bus sources. Thus, the low nibble always has the timing of a corresponding ALU logic operation.

   Note that some "+ 1" or "-1" operations do not necessarily imply use of the X bus, but use Cin instead. Thus, R + R + 1, NegBr is legal where R + R + 2, NegBr is not.

   All arithmetic operations with the ALU internal zero as an operand $(aS = 0,Q, 0,B, 0,A, or D.0)$ complete on time. This obviously includes all X-bus sources.

4. **Timing LOOPHOLEs**: MASS checks for the timing violations given in Figure 7. The macros LOOPHOLE[niblTiming] or LOOPHOLE[byteTiming] can be used to prevent an error message where the timing is legal for the bottom 4 or 8 bits. LOOPHOLE[stw] can be used in other cases.

   \[
   \begin{align*}
   R & = Ureg - 1, LOOPHOLE[byteTiming] \\
   MDR & = R + 2, LOOPHOLE[niblTiming] \\
   \end{align*}
   \]

   $c1$; $c2$;
<table>
<thead>
<tr>
<th>X Source Time</th>
<th>X Source</th>
<th>SU</th>
<th>MD</th>
<th>RH</th>
<th>const. + ib ErrorBsKip</th>
<th>IOIn</th>
<th>A</th>
<th>L.Rotn</th>
<th>(A or B) L.Rotn</th>
<th>(A + B) L.Rotn</th>
</tr>
</thead>
<tbody>
<tr>
<td>B+X or R</td>
<td>40</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B+X or R. ZeroBr</td>
<td>58</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B+X or R. NegBr</td>
<td>56</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>[]+X or R. YDisp</td>
<td>68</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B=LShift1 (X or R)</td>
<td>50</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B=LRot1 (X or R)</td>
<td>60</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MAR+ X or R</td>
<td>78</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Map+ X or R</td>
<td>78</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MDR+ X or R</td>
<td>45</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SU+ X or R</td>
<td>87</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IOYOOut+ X or R</td>
<td>64</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B+X + R</td>
<td>74</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B+X + R. ZeroBr</td>
<td>95</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B+X + R. NegBr</td>
<td>87</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B+X + R. OVR</td>
<td>90</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B+X + R. CarryBr</td>
<td>80</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B+X + R. NibCarryBr</td>
<td>58</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B+X + R. PgCarryBr</td>
<td>65</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B+X + R. pageCross</td>
<td>77</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MAR+X + R. pgCross</td>
<td>72</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B+X + R. YDisp</td>
<td>68</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B=RSift1 (X+R)</td>
<td>88</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B=RRot1 (X+R)</td>
<td>90</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MAR+ X + R</td>
<td>78</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Map+ X + R</td>
<td>110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MDR+ X + R</td>
<td>77</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SU+ X + R</td>
<td>109</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IOYOOut+ X + R stackP+</td>
<td>80</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Xbus+ X, XDisp</td>
<td>32</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RH+ X</td>
<td>36</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IB+ X</td>
<td>37</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IOYOOut+ X</td>
<td>22</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- Timing OK across 16 bits of result
- Timing OK across low byte of result
- Timing OK across low nibble of result
- Operation not possible due to syntax or data paths

Figure 7. Allowable X-bus Operations

2 Dec 80
Appendix: Antithetical List of MicroInstructions

This appendix contains a list of some example microinstructions in addition to examples of illegal ones. They are clearly not in the correct MASS format. This is not a complete list!

Those microcode statements which can be written but don’t work as intended have three possible reasons for their shortcomings:

1. Timing error.
2. Syntax error, or
3. Characteristic of a processor data path.

Abbreviations used here:

SU :: = STK | U register;
A :: = the R register addressed by rA;
B :: = the R register addressed by rB;
R :: = an R register addressed by either rA or rB;
Rot1 :: = LRot1 | RRot1;
Shift1 :: = LShift1 | RShift1;
LRotn :: = LRot0 | LRot4 | LRot8 | LRot12;
constant :: = Nibble | Byte;
ArithBr :: = NegBr | ZeroBr | PgCrOvDisp | CarryBr | PgCarryBr;
LogicBr :: = NegBr | ZeroBr;
XDispBr :: = XRefBr | XHDisp | XWDDisp | XLDisp | XDisp;
° :: = alu logic operation (R or S, R and S, ~R and S, R xor S, ~R xor S);
± :: = alu arithmetic operation (R + S, S - R, R - S);
⊕ :: = alu arithmetic or logic operation;

1. General:

Possible:                       Not Possible:

B + R + R,
B + R ± R,
Q + R ⊕ R,
YBus + A, B + R ⊕ R,

B + Q + R ⊕ R,
YBus + A, Q + R ⊕ R,

(2)
(2)

2. SU registers:

Possible:                       Not Possible:

B + SU ° A,
B + SU ° Q,
SU + R ° R,
B + SU + R ° R,
SU + A, B + R ° R,
SU + A, B + R + R + 1,
SU + A, B + R - R,
SU + A, B + R ± R ± PC16,

B + SU ± A,
SU + R ± R,
SU + A, B + R + R, Cin + 0,
SU + A, B + R - R - 1,
SU + A, B + SU,
SU + SU ⊕ A,

(1)
(1)
(2)
(2)
(2) & (3)
(2) & (3)
3. Constants:

**Possible:**

- B ← constant,
- B ← A \(\oplus\) constant,
- B ← 0,
- \{B ← 100,\} \(\Rightarrow\) B ← \(\text{OFF} + 1\)
- \{B ← \text{OFF00},\} \(\Rightarrow\) B ← \(-\text{OFF}\)
- \{B ← \text{OFFFF},\} \(\Rightarrow\) B ← \(-B\) xor \(B\)
- \{B ← \text{7FFF},\} \(\Rightarrow\) B ← \(R\)Shift1 (~B xor B)
- \{B ← 1FF,\} \(\Rightarrow\) B ← \(L\)Shift1 \(\text{OFF}, SE+1\)

**Not Possible:**

- STK ← constant, \(\text{(1)}\)
- U ← constant, \(\text{(2)}\)
- B ← SU \(\oplus\) constant, \(\text{(2)} \& \text{(3)}\)

- SU ← 0
- \{SU ← \text{OFFFF},\} \(\Rightarrow\) SU ← \(-A\) xor \(A\)

4. RH registers:

**Possible:**

- B ← RH[B] \(\oplus\) A,
- B ← RH[B] \(\pm\) A,
- RH[B] ← SU,
- RH[B] ← SU, B ← SU \(\oplus\) A,
- RH[B] ← SU, B ← B \(\oplus\) R \(\oplus\) R,
- RH[B] ← constant,
- RH[B] ← constant, B ← R \(\oplus\) R,
- RH[B] ← ib,
- RH[B] ← ib, B ← R \(\oplus\) R,
- STK ← A, B ← RH[B] \(\oplus\) A,

**Not Possible:**

- A ← RH[B], \(\text{(2)}\)
- RH[B] ← RH[B]

5. Memory:

**Possible:**

- R ← MD,
- R ← R \(\pm\) MD,
- Q ← R \(\oplus\) MD,
- RH[B] ← MD,
- RH[B] ← MD, B ← R \(\oplus\) R,
- RH[B] ← MD, B ← MD, SU ← A,
- MAR ← [rh[B], A], B ← B \(\oplus\) R,
- MAR ← [rh[B], A], B ← IOin,
- MAR ← [rh[B], A], B ← RH[B],
- MAR ← [rh[B], A], B ← SU,
- MAR ← [rh[B], A], B ← constant,
- MAR ← [rh[B], B \(\oplus\) R],
- MAR ← B ← [rh[B], B \(\oplus\) R],
- MAR ← [rh[B], constant \(\oplus\) R],
- MAR ← [rh[B], ib \(\oplus\) R],
- Map ← Q ← [rh[B], R \(\oplus\) R],
- Map ← [rh[B], constant \(\pm\) R],
- Map ← [rh[B], ib \(\pm\) R],
- MDR ← R \(\oplus\) R,
- MDR ← A, B ← R \(\oplus\) R,
- MDR ← SU \(\oplus\) A,
- MDR ← RH[B],

**Not Possible:**

- R ← R \(\pm\) MD, \(\text{(1)}\)
- R ← MD Shift, \(\text{(1)}\)
- SU ← MD, \(\text{(1)}\)
- MAR ← [rh[B], A], rh[B] ← x \(\text{(3)}\)
- MAR ← [rh[B], SU \(\oplus\) R], \(\text{(1)}\)
- MAR ← [rh[B], RH \(\oplus\) R], \(\text{(1)}\)
- Map ← [rh[B], SU \(\oplus\) R], \(\text{(1)}\)
- Map ← [rh[B], RH \(\oplus\) R], \(\text{(1)}\)
- Map ← [rh[B], constant \(\pm\) R], \(\text{(1)}\)
- Map ← [rh[B], ib \(\pm\) R], \(\text{(1)}\)
- MDR ← SU \(\oplus\) A, \{OK in bits[12:15]\} \(\text{(1)}\)
6. I0In/I0Out:

Possible:

- B ← I0In ⊕ A,
- RH[B] ← I0In,
- MDR ← I0In,
- RH[B] ← I0In, B ← I0In ⊕ A,
- I0Out ← (R ◦ R) LRotn,
- I0Out ← Q LRotn,
- I0Out ← MD,
- I0Out ← I0In,
- I0Out ← RH[B],
- I0Out ← SU,
- I0Out ← A LRotn,
- I0Out ← ib,

Not Possible:

- SU ← (I0In ⊕ A) LRotn, (1)
- I0Out ← (R ± R) LRotn, (1)

7. stackP:

Possible:

- stackP ← R ⊕ R,
- stackP ← stackP ⊕ A,
- stackP ← Nibble,
- stackP ← I0In,
- stackP ← RH[B],
- RH[B] ← stackP,

Not Possible:

- stackP ← stackP + constant, (2) & (3)
- stackP ← MD, (1)

8. LRotn:

Possible:

- B ← A LRotn, {A bypass}
- L ← (A ◦ B) LRotn,
- L ← Q LRotn,
- B ← A ◦ (A LRotn),

Not Possible:

- B ← (R ⊕ R) LRotn, (2) & (3)
- Q ← A LRotn, (2) & (3)
- B ← Q LRotn, (2) & (3)
- B ← B ⊕ (A LRotn), (2)
- SU ← (R ⊕ R) LRotn, (2) & (3)
- SU ← A LRotn, (2) & (3)
- MDR ← A LRotn, (2) & (3)
- B ← SU LRotn, (2) & (3)
- B ← (A LRotn) Rot1, (2) & (3)
- B ← (R ⊕ R LRotn) Shift1, (2) & (3)
- RH[B] ← A LRotn,

Not Possible:

- RH[B] ← (R ± R) LRotn, {OK in [12-15]} (1)
- RH[B] ← (RH[B] ⊕ A) LRotn, (2) & (3)
- U ← A, RH[B] ← (R ◦ R) LRotn, (2)
9. Single Bit Shifting:

Possible:

- \( B \leftarrow (R \circ R) \text{Shift1} \)
- \( B \leftarrow (R \circ R) \text{Rot1} \)
- \( B \leftarrow (R + R) \text{Shift1}, \text{SE}=0 \)
- \( B \leftarrow (R \cdot R - 1) \text{Shift1}, \text{SE}=0 \)
- \( B \leftarrow (SU \circ A) \text{Shift1}, \text{SE}=0 \)

- \( B \leftarrow \text{(constant} \pm A \text{)} \text{Shift1}, \{\text{only [8-15]}\} \)
- \( B \leftarrow R \pm R, \text{DResf1} \)
- \( B \leftarrow R \pm R, \text{DLShift1} \)

Not Possible:

- \( Q \leftarrow (R \circ R) \text{Shift1} \)
- \( Q \leftarrow (R \circ R) \text{Rot1} \)
- \( B \leftarrow (R \pm R) \text{Shift1} \)
- \( B \leftarrow (R \pm R) \text{Rot1} \)
- \( YBus \leftarrow A, B \leftarrow R \text{Shift1} \)
- \( I \leftarrow R \text{Shift1} \)
- \( B \leftarrow (R + R + 1) \text{Shift1}, \text{SE}=0 \)
- \( B \leftarrow (R \cdot R) \text{Shift1}, \text{SE}=0 \)
- \( B \leftarrow (SU \circ A) \text{Shift1}, \text{SE}=1 \)
- \( SU \leftarrow B \text{Shift1} \)
- \( SU \leftarrow A, B \leftarrow R \text{Shift} \)
- \( B \leftarrow \text{(constant} \pm A \text{)} \text{Rot1} \{\text{OK in [12-15]}\} \)

10. Branching:

Possible:

- \( B \leftarrow R \oplus R, \text{Branch} \)
- \( YBus \leftarrow A, B \leftarrow R \oplus R, \text{Branch} \)
- \( B \leftarrow \text{Xbus} \circ A, \text{LogicBr} \)
- \( B \leftarrow \text{Xbus} \pm A, \text{CarryBr}, \{\text{except for SU, MD}\} \)
- \( B \leftarrow \text{Xbus} \pm A, \text{PgCarryBr}, \{\text{except for SU, MD}\} \)
- \( B \leftarrow R \pm 1, \text{ArithBr} \)
- \( B \leftarrow R \oplus R, \text{YDisp} \)
- \( B \leftarrow \text{RH}[B] \circ A, \text{YDisp} \)
- \( YBus \leftarrow A, B \leftarrow R \oplus R, \text{YDisp} \)
- \( \leftarrow \text{SU, XDispBr} \)
- \( \leftarrow 0 \text{In}, \text{XDispBr} \)
- \( \leftarrow \text{constant, XDispBr} \)
- \( \leftarrow \text{ib, XDispBr} \)
- \( \leftarrow \text{RH}[B], \text{XDispBr} \)
- \( \leftarrow \text{stackP, XDispBr} \)
- \( \leftarrow \text{MD, XDispBr} \)
- \( B \leftarrow A \text{Lrot1, XDispBr} \)
- \( B \leftarrow A \circ (A \text{Lrot1}), \text{XDispBr} \)
- \( \leftarrow (R \circ R) \text{Lrot1, XDispBr} \)

Not Possible:

- \( B \leftarrow \text{MD} \circ A, \text{LogicBr} \)
- \( B \leftarrow \text{Xbus} \pm A, \text{ZeroBr} \)
- \( B \leftarrow \text{Xbus} \pm A, \text{NegBr} \)
- \( B \leftarrow \text{SU} \circ A, \text{YDisp} \)
- \( B \leftarrow \text{MD} \circ A, \text{YDisp} \)

\[] \leftarrow (R \pm R) \text{Lrot1, XDispBr}, \{\text{bits[12-15]} \text{OK} \} \)