ABSTRACT

This document provides a complete description of the BCC-500 CPU from a machine language programming point of view. It is expected that most programming will be at a level well above machine language, since the Systems Programming Language (SPL) is completely adequate for most of the systems development. This document represents an updated, edited and revised version of two working documents originally written by Butler Lampson and Charles Simonyi. This manual reflects the changes made to the CPU at the University of Hawaii.
# TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. INTRODUCTION</td>
<td>3</td>
</tr>
<tr>
<td>2. GENERAL CHARACTERISTICS AND STATE</td>
<td>4</td>
</tr>
<tr>
<td>3. ADDRESS SPACE AND MAP</td>
<td>7</td>
</tr>
<tr>
<td>4. ADDRESSING FROM INSTRUCTIONS</td>
<td>16</td>
</tr>
<tr>
<td>5. INDIRECT ADDRESSING</td>
<td>34</td>
</tr>
<tr>
<td>6. USE OF ADDRESSES BY INSTRUCTIONS</td>
<td>45</td>
</tr>
<tr>
<td>7. FUNCTION CALLS</td>
<td>47</td>
</tr>
<tr>
<td>8. PROGRAMMED OPERATORS</td>
<td>62</td>
</tr>
<tr>
<td>9. SYSTEM CALLS</td>
<td>63</td>
</tr>
<tr>
<td>10. TRAPS</td>
<td>64</td>
</tr>
<tr>
<td>11. CPU INTERRUPTABILITY</td>
<td>65</td>
</tr>
<tr>
<td>12. ORDINARY INSTRUCTIONS</td>
<td>70</td>
</tr>
<tr>
<td>13. FLOATING POINT</td>
<td>92</td>
</tr>
<tr>
<td>14. APPENDIX CONTENTS</td>
<td>102</td>
</tr>
</tbody>
</table>

DEFINITION OF INSTRUCTION CODES                                         | 103  |
DEFINITION OF OPR ADDRESSES                                             | 104  |
SUMMARY OF ADDRESSING                                                   | 105  |
SUMMARY OF INSTRUCTION ADDRESSING                                       | 106  |
FIXED TRAPS                                                             | 108  |
RING-DEPENDENT TRAPS                                                    | 109  |
RING-DEPENDENT TRAP IØ: BLLERR                                          | 110  |
SUMMARY OF IMPORTANT CORE ADDRESS                                       | 111  |
SPL PROGRAM TO DEFINE BLL                                               | 113  |
WORD FORMATS                                                           | 118  |
SOME FIELDS IN OCTAL FORM                                               | 127  |
CHT HASHING ALGORITHM                                                   | 128  |
1. Introduction

This is a reference manual for the BCC 500 central processor unit (CPU). It is intended to be a complete and self-contained description of the characteristics of the processor from the point of view of a machine language programmer (although it is hoped that few programmers will ever have occasion to descend to machine language).

Two considerations have dominated the design of the CPU. They are stated here in the hope that they will make clearer the rationale for some of the machine's characteristics.

1) The CPU will be implemented on a somewhat modified version of a BCC microprocessor. This implied that peculiar instruction and addressing sequencing can be used freely.

2) The CPU will be programmed almost entirely in SPL or FORTRAN. It is therefore essential that the common constructs of these languages have efficient hardware counterparts. Most notable among them are array referencing, function calls and returns, part word field accessing and string processing.
2. **General Characteristics and State**

The CPU is a 24-bit, word oriented, two's complement machine. It has 64 instructions and a variety of addressing modes. Bits are numbered 0 to 23 with bit 0 on the left (most significant) end of the word. Both single (48-bit) and double (96-bit) precision floating point arithmetic are implemented in hardware.

A process, which may be defined as a program in its execution environment, is called an active process if it is running on the CPU. All the information necessary to define a process is contained in a single page of its virtual memory and is called its context block. When an active process is blocked the following objects must be saved:

- All pages in the process that have been modified;
- The context block;
- The state of the CPU.

The state of the CPU is saved in a fixed location in the context block and consists of 12 registers as illustrated in figure 2.1
The status register contains the following fields:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>FDP</td>
<td>Full double precision flag</td>
</tr>
<tr>
<td>6-8</td>
<td>TRMOD</td>
<td>Temporary rounding mode</td>
</tr>
<tr>
<td>9-11</td>
<td>PRMOD</td>
<td>Permanent rounding mode</td>
</tr>
<tr>
<td>12-13</td>
<td>CC</td>
<td>Condition Code</td>
</tr>
<tr>
<td>14</td>
<td>940M</td>
<td>940 Mode</td>
</tr>
<tr>
<td>15</td>
<td>SUF</td>
<td>Soft underflow flag</td>
</tr>
<tr>
<td>16</td>
<td>XUTILT</td>
<td>Utility exit trap flag</td>
</tr>
<tr>
<td>17</td>
<td>XMONT</td>
<td>Monitor exit trap flag</td>
</tr>
<tr>
<td>18</td>
<td>TDFLAG</td>
<td>Temporary double-precision flag</td>
</tr>
<tr>
<td>19</td>
<td>PDFLAG</td>
<td>Permanent double-precision flag</td>
</tr>
<tr>
<td>20</td>
<td>CARRY</td>
<td>Carry bit</td>
</tr>
<tr>
<td>21</td>
<td>TOV</td>
<td>Temporary overflow bit</td>
</tr>
<tr>
<td>22</td>
<td>OV</td>
<td>Overflow bit</td>
</tr>
<tr>
<td>23</td>
<td>INSTD</td>
<td>Instruction terminated bit</td>
</tr>
</tbody>
</table>

**Figure 2.1 CPU State**
Note that it is convenient in the notation used in the manual to refer to some registers by affixing an "R" to their name. So you will see the following names referring to the same register.

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>AR</td>
<td>A-register</td>
</tr>
<tr>
<td>B</td>
<td>BR</td>
<td>B-register</td>
</tr>
<tr>
<td>C</td>
<td>CR</td>
<td>C-register</td>
</tr>
<tr>
<td>D</td>
<td>DR</td>
<td>D-register</td>
</tr>
<tr>
<td>E</td>
<td>ER</td>
<td>E-register</td>
</tr>
<tr>
<td>X</td>
<td>XR</td>
<td>X-register</td>
</tr>
</tbody>
</table>
3. **Address Space and Map**

The CPU considers itself at any particular time to be running a **process** which is defined by its context block. Each process has a 256K **address space**. The CPU uses 18-bit addresses to specify memory locations. The address space has two significant characteristics:

1) **it is divided into three rings as follows:**

- **addresses 0-377777B** user ring (lowest)
- **400000B-577777B** utility ring
- **600000B-777777B** monitor ring (highest)

The rings are protected from each other according to certain rules. Every memory reference is said to have a **source**. The source for any references generated by an instruction up to and including a fetch of an indirect word is, for example, the program counter; the source for any reference generated after a fetch of an indirect word up to and including a fetch of the next indirect word is the address of the first indirect word. Every reference also has a **target**, which is the address being referenced. The following matrix defines those combinations of source and targets which are legal.

<table>
<thead>
<tr>
<th>Source</th>
<th>User</th>
<th>Utility</th>
<th>Monitor</th>
</tr>
</thead>
<tbody>
<tr>
<td>User</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>Utility</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>Monitor</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
</tbody>
</table>
To summarize:

a) References from one ring to a higher one are forbidden.

b) If indirection leads to a lower ring, it is forbidden to return to the same or higher ring during the same instruction. This fact makes it easy, for example, for monitor routines to enforce the user's protection rules when storing into a table provided by the user: they need only do their stores indirect through an address in the user ring, and the ring protection hardware will do the checking automatically.

A forbidden reference causes trap MACC (Memory ACCESS error). The target is passed as a parameter to this trap. See figure 3.1 for the two representations of the virtual address space.

![Virtual Address Space Diagram]

**Figure 3.1 Virtual Address Space and Protection Rings**
2) The address space is organized into 2048 (2K) word pages, and the precise collection of pages which make up the address space is specified by the map. Pages are named in a manner independent of their location in core, and the mapping hardware uses this location-independent name, together with a table called the core hash table (CHT), to determine the physical core location of a page. The page number (the top 7 bits) of every memory reference thus requires two levels of translation:

   from page number to location-independent name
   from location-independent name to physical page address

The various mechanisms for performing this translation will now be described.
Locations 200B-277B in the context block contain the map of the virtual address space for the process. These 128 half-word entries specify the contents of the corresponding 128 pages of the address space of the process. Each half-word is interpreted as follows:

![Diagram showing bit positions and PMTI]

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>∅</td>
<td>MAPRO</td>
<td>Read-only bit. This bit is merged with the RO bit in PMT to make the read-only bit interpreted by the hardware</td>
</tr>
<tr>
<td>1-3</td>
<td>----</td>
<td>unused</td>
</tr>
<tr>
<td>4-11</td>
<td>PMTI</td>
<td>a PMT index</td>
</tr>
</tbody>
</table>

**Figure 3.2 MAP ENTRY**

The process memory table (PMT) provides enough information about each page accessible to the process to permit the hardware to access the page. The PMT starts at location 300B in the context block. Each entry is 4 words long; the address in the context block of PMT entry i is therefore 4(i-1) + 300B.
A PMT entry has the form

![Diagram of PMT entry]

<table>
<thead>
<tr>
<th>Word</th>
<th>Bits</th>
<th>Name</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ø</td>
<td>Ø-23</td>
<td>UN1</td>
<td>First 24 bits of unique name for the page (Location-independent name)</td>
</tr>
<tr>
<td>1</td>
<td>Ø-23</td>
<td>UN2</td>
<td>Second 24 bits of unique name for the page</td>
</tr>
<tr>
<td>2</td>
<td>2-23</td>
<td>DA</td>
<td>Disk address of the page</td>
</tr>
<tr>
<td>3</td>
<td>Ø</td>
<td>PMTRO</td>
<td>Read-only bit</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>PREF</td>
<td>Page has been referenced</td>
</tr>
<tr>
<td>3</td>
<td>12</td>
<td>SF</td>
<td>Page is scheduled for the process (i.e., in core working set and the process is active)</td>
</tr>
</tbody>
</table>

The other bits are not used by hardware. The unique name is referred to as UN in the text.

FIGURE 3.3 PROCESS MEMORY TABLE ENTRY
Note that there is no provision for execute-only pages, since this device by itself is not sufficient to protect proprietary programs. The sub-process structure of the monitor is supposed to be used for this purpose.

The central processor contains a physical map (PM) which has 128 registers of 11 bits each. One of the registers has the form:

<table>
<thead>
<tr>
<th></th>
<th>EF</th>
<th>DB</th>
<th>PMRO</th>
<th>PA</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3-10</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>EF</td>
<td>Empty flag</td>
</tr>
<tr>
<td>1</td>
<td>DB</td>
<td>Dirty bit, set if the page has been stored into since it was read from the drum</td>
</tr>
<tr>
<td>2</td>
<td>PMRO</td>
<td>Read-only bit</td>
</tr>
<tr>
<td>3-10</td>
<td>PA</td>
<td>Physical address of page in a real core of up to 512K.</td>
</tr>
</tbody>
</table>

FIGURE 3.4 PHYSICAL MAP REGISTER

When a new process starts to run on the processor, the empty flag is set in each PM entry. Every address generated by the program must be mapped to convert it from virtual to real so that an access can be made to the real core. This is done by taking the top 7 bits of the 18-bit address and using them to select one of the 128 PM entries. If the empty flag is off, the re-
mainder of the entry is returned. The PA field is prefixed to the last 11 bits of the virtual address to make a read address. If the access is a store and PMRO = 1, the store is aborted and the PRO (Page Read Only) trap is caused. If the access is a store, PMRO = 0 and DB = 0, the dirty bit in the CHT entry for the page is set and DB is set to 1.

If the empty flag is on, the PM entry must be loaded. Let its index be i. First, entry i of the map (i.e. half-word 490B + i in the context block) is fetched. If PMTI is 0, trap PNIM (Page Not In Map) occurs. It it is not 0 MAPRO [i] is saved. Then the PMT entry specified by PMTI [i] is fetched. Call it entry n. If SP[n] = 0, trap PNIC (Page Not In Core) occurs. PMTRO is saved; if PEF [n] = 0, it is set to 1; the UN found in PMT [n] is then looked up in the core hash table.

The Core Hash Table contains information about the current contents of core memory. It starts at location 490B in real core and is organized as a chained hash table. The table comes in two parts:

1) The index, called CHT1 which is an array of 256 pointers to lists of CHT entries. Each word of CHT1 is either END or the address of a CHT2 entry e with the property that HASH (UN(e)) is the address of the CHT1 word. If there are several pages in CHT with the same value of HASH (UN), the CHT1 word points to one of them, which points to the next using the collision pointer field, and so on until all are chained into the list. The last element has END in its collision pointer. The hashing function HASH is to take the exclusive or of the six 8-bit bytes of the Unique Name (UN) and then the exclusive or of this result with 264B.
2) The body, called CHT2, is an array containing a 6 word entry for each page of real core. Each entry has the form:

<table>
<thead>
<tr>
<th>Word</th>
<th>Bits</th>
<th>Name</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0-23</td>
<td>UN1</td>
<td>First 24 bits of unique name</td>
</tr>
<tr>
<td>1</td>
<td>0-23</td>
<td>UN2</td>
<td>Second 24 bits of unique name</td>
</tr>
<tr>
<td>2</td>
<td>2-23</td>
<td>DA</td>
<td>Disk address of page</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>DIRTY</td>
<td>Dirty bit</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>U</td>
<td>Unavailable bit</td>
</tr>
<tr>
<td>3</td>
<td>2-4</td>
<td>PST</td>
<td>Page status</td>
</tr>
<tr>
<td>3</td>
<td>5-12</td>
<td>CPA</td>
<td>Core page address</td>
</tr>
<tr>
<td>3</td>
<td>13-15</td>
<td>PL</td>
<td>Page lock</td>
</tr>
<tr>
<td>3</td>
<td>16-23</td>
<td>SCHED</td>
<td>Number of occurrences of page in loaded working sets</td>
</tr>
<tr>
<td>4</td>
<td>6-23</td>
<td>FCLP</td>
<td>Free core list pointer</td>
</tr>
<tr>
<td>5</td>
<td>6-23</td>
<td>CLP</td>
<td>Collision PTR</td>
</tr>
</tbody>
</table>

**FIGURE 3.5  CORE HASH TABLE ENTRY**
If \((U \text{ OR } PST) \neq \emptyset\) or the page is not in CHT, trap PNIC occurs. If the page is found, CPA and DIRTY are copied into the PM and PMRO is set to MAPRO OR PMTRO \([n]\).

All the traps (PRO, PNIM, PNIC) which can be generated by the mapping operation are given the virtual address being mapped as a parameter.

To make sure that a particular page is not being used by the CPU, an external processor may request a scan of the physical map. When such a request is received, the PA field of all non-empty registers in the physical map is matched against the contents of cell \(2455B + \text{CPU number } *4\). If any of them matches, the MAB (Map ABort) trap occurs. The message cell is set to 4B7 upon completion of the scan, regardless of the outcome.
4. Addressing from Instructions

The machine has a rather complex addressing structure. The address calculation is performed in the same way for every instruction, and it may yield either an operand OP or an effective address Q. The format of an instruction and of an indirect address word (IAW) is as follows:

a) Instruction word format

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ø-2</td>
<td>TAG</td>
<td>Address TAG field</td>
</tr>
<tr>
<td>3-8</td>
<td>OPC</td>
<td>Op code</td>
</tr>
<tr>
<td>9</td>
<td>POP</td>
<td>Programmed operator bit</td>
</tr>
<tr>
<td>10-23</td>
<td>W</td>
<td>Address field</td>
</tr>
</tbody>
</table>

b) Indirect address word format

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ø-1</td>
<td>IAT</td>
<td>Tag field which defines the meaning of the rest of the word</td>
</tr>
<tr>
<td>2-23</td>
<td>Body</td>
<td>The meaning depends on IAT</td>
</tr>
</tbody>
</table>

FIGURE 4.1 INSTRUCTION AND INDIRECT ADDRESS WORD FORMAT
Since the addressing is rather complex, it seems worthwhile to explain in some detail what the various features are for, before describing them precisely. There are a number of points which influenced the design:

1) It is necessary to be able to conveniently address a 256K (18-bit) address space, even though an instruction has only a 14-bit address field.

2) Programs are normally written in relatively small units, each of which references some private storage of its own and some global storage.

3) Array references are very common. Since there is only one index register for holding subscripts, it would be very nice to have a convenient way of using core locations for indexing. Since the languages which are expected to account for a majority of the load on the machine require subscripts to be checked for size before being used, it would be nice to have a cheap and convenient way of doing this. Furthermore, we have to deal with arrays having elements which may occupy 1 (integer), 2 (real), or 4 (double) words. To have to multiply the index by the element size is a great annoyance.

4) References to fields which occupy whole words or parts of words relative to a pointer are also common, especially in system code.

5) It is essential to have an effective mechanism for handling strings of 8-bit characters. If other byte sizes can also be accommodated, so much the better.
All of these goals are achieved in a fairly economical way by the addressing system. In particular, arrays, strings, and part-word fields are handled by indirect addressing, which allows an absolute 18-bit address to be supplied. The addressing modes available in an instruction allow for immediate operands, addressing relative to the instruction word for referencing the program, and addressing relative to two base registers which are intended to reference the local storage of the subroutine (called the local environment, L) and the global storage of the whole program (called the global environment, G). They also permit indexing to be specified from the X-register or from the first few cells of the local or global environment.

It should be obvious by now that the addressing system is designed to be used by programs which are organized in a very definite way, i.e., into a collection of subroutines or functions (of less than 4K words each), each with local storage (of less than 2K words for scalars), and all with access to a single global storage and communications area (of less than 16K words). The first 128 words of the local and global environments are special; this is because there are 8-bit fields in certain addresses in which the top bit specifies L or G and the remaining 7 bits address one of the first 128 words. The first 32 words are even more special, because there are 6-bit fields in which the top bit specifies L or G and the remaining 5 bits address one of the first 32 words. With this introduction, we proceed
to describe the addressing in detail, together with comments on the intended use of each feature. A reader unfamiliar with this material will find it helpful to read the text following the description of each mode first.

The 3-bit TAG field of an instruction determines one of 8 addressing modes.

<table>
<thead>
<tr>
<th>TAG</th>
<th>Name</th>
<th>Addressing Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ø</td>
<td>D</td>
<td>Direct or G-relative</td>
</tr>
<tr>
<td>1</td>
<td>I</td>
<td>Indirect or G-Indirect</td>
</tr>
<tr>
<td>2</td>
<td>X</td>
<td>Indexed</td>
</tr>
<tr>
<td>3</td>
<td>BX</td>
<td>Base-Index</td>
</tr>
<tr>
<td>4</td>
<td>PD</td>
<td>Pointer-Displacement</td>
</tr>
<tr>
<td>5</td>
<td>PDI</td>
<td>Pointer-Displacement-Indirect</td>
</tr>
<tr>
<td>6</td>
<td>BXD</td>
<td>Base-Index-Displacement</td>
</tr>
<tr>
<td>7</td>
<td>REL</td>
<td>Relative. This one has 6 sub-cases.</td>
</tr>
</tbody>
</table>

FIGURE 4.2 ADDRESSING MODES SPECIFIED BY TAG FIELD

The relative mode has 6 sub-cases, L-relative, source-relative, immediate, indirect L-relative, indirect source-relative and immediate indexed.
The relative words are formatted as follows:

<table>
<thead>
<tr>
<th>Tag</th>
<th>OPC</th>
<th>REL</th>
<th>W[13,23]</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>REL</th>
<th>Name</th>
<th>Addressing Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ø</td>
<td>LR</td>
<td>L-relative</td>
</tr>
<tr>
<td>1</td>
<td>LRI</td>
<td>L-relative Indirect</td>
</tr>
<tr>
<td>6</td>
<td>IMX</td>
<td>Immediate-Indexed</td>
</tr>
<tr>
<td>7</td>
<td>IM</td>
<td>Immediate</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Tag</th>
<th>OPC</th>
<th>SREL</th>
<th>W[12,23]</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SREL</th>
<th>Name</th>
<th>Addressing Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>SR</td>
<td>Source-relative</td>
</tr>
<tr>
<td>2</td>
<td>SRI</td>
<td>Source-relative Indirect</td>
</tr>
</tbody>
</table>

**FIGURE 4.3 RELATIVE ADDRESSING MODES SPECIFIED BY REL AND SREL**

Notice that we have represented the 6 sub-cases of the relative mode by introducing two fields called REL and SREL. This is because in the source relative modes of addressing bit 12 is used as part of the address field. Also we have introduced some new notation. The W[13,23] indicates that we are referring to bits 13 through 23 of the instruction word and that those bits are contained within the address field W of the instruction.
Most of the modes depend on the existence of an indexing register IR, and a source register R. The IR register is not to be confused with the index register X. In fact, it is not part of the state at all; i.e. its value does not have to be preserved from one instruction to the next. The IR is used to hold the 18-bit value which will be used when an indexing operation is called for by the addressing system. It is initialized from X at the beginning of each instruction. Thereafter, it may be loaded from a word specified by a BX or BXD mode or an array indirect word (see below). The source register is initialized to the address of the word from which the instruction has been fetched (normally P).

Some addressing modes compute Q directly from the information in the central registers, the instruction and possibly one memory word used for indexing. Others (the indirect modes) compute directly the location of an indirect address word, and the contents of this word then determines how the addressing computation is to proceed. If indirect addressing is specified, only the values of the IAW address and IR affect the subsequent address computation. We will therefore confine ourselves to specifying those values which describe instruction addressing, and leave the details of indirect addressing for later treatment.
Before we describe the various addressing modes in detail, we define some notation that will be used in defining the various modes.

**CONTENTS(N)** will be used to denote the contents of the memory location with address N. Ring checking is performed with R as source and N as target.

**IA(N)** implies that the indirect addressing sequence is initiated by:

```c
FUNCTION IA(N);
    IAW = CONTENTS(N);
    R = N;
    *PROCEED TO PROCESS IAW
```

By the time it is finished, the IA function will set the value of Q or OP.

Note that special cases of the IA(N) function may be specified for each of the 4 indirect addressing modes where we may want to indicate a particular mode. We may have any one of the following:

- `NORMAL'IA(N);`
- `FIELD'IA(N);`
- `STRING'IA(N);`
- `ARRAY'IA(N);`

**W[i,j]** means bits i to j of W (the address field of the instruction) considered as a 24-bit number. W[i,i] is represented by W[i].

**SIGNED(W[i,j])** means W[i,j] interpreted as a two's complement number of (j - i + 1) bits.
All instructions start with IR = XR & R + P; in the notation used, the "$" indicates indirection and "'" (e.g. G'[w]) is used in the sense of a delimiter between symbols. We now define in detail all the addressing modes with indirect addressing discussed in a separate section which follows.

Direct (D) or G-relative:

<table>
<thead>
<tr>
<th>0</th>
<th>2</th>
<th>3</th>
<th>8</th>
<th>9</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>TAG=0</td>
<td>OPC</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Q = W + G;
OP = CONTENTS(Q);

In the direct or G-relative mode, the effective address is given by the 14-bit address field relative to G. This permits direct addressing of the first 16K of the global environment. The notation in SPL is

OPC G'[W];
Indirect (I) or G-relative Indirect:

\[
\begin{array}{c|c|c|c|c|c|c|c}
\emptyset & 2 & 3 & 8 & 9 & 1\emptyset & W \\
\hline
\text{TAG=1} & \text{OPC} & & & & & \\
\end{array}
\]

\[\text{IA}(W + G)\];

In the indirect mode, any of the first 16K words of the global environment can be used as an IAW (indirect address word) that may point anywhere in the virtual address space.

The notation is

\[\text{OPC } S^G'[W];\]

Indexed (X):

\[
\begin{array}{c|c|c|c|c|c|c|c}
\emptyset & 2 & 3 & 8 & 9 & 1\emptyset & W \\
\hline
\text{TAG=2} & \text{OPC} & & & & & \\
\end{array}
\]

\[Q + W + IR;\]

\[\text{OP} + \text{CONTENT}(Q);\]

Since IR is initialized by XR, the effective address is the (18-bit) sum of the indexing register and the address field.

The notation is

\[\text{OPC } X'[W];\]
Pointer-Displacement (PD):

<table>
<thead>
<tr>
<th>TAG=4</th>
<th>OPC</th>
<th>+DISPLACEMENT</th>
<th>G</th>
<th>L</th>
<th>POINTER ADDRESS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>2</td>
<td>3</td>
<td>8</td>
<td>9</td>
<td>1Ø</td>
</tr>
<tr>
<td></td>
<td>15</td>
<td>16</td>
<td>23</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Where the pointer field is one of the following:

\[
PTR + IR; \\
PTR + CONTENTS(G + W[17,23]); \\
PTR + CONTENTS(L + W[17,23]);
\]

and the address calculation is:

\[
PTR + IR \text{ IF } W[16,23] = Ø \text{ ELSE } \\
PTR + CONTENTS(G + W[17,23]) \text{ IF } W[16] = Ø \text{ ELSE } \\
PTR + CONTENTS(L + W[17,23]); \\

DISP + SIGNED(W[1Ø,15]); \\
Q + PTR + DISP; \\
OP + CONTENTS(Q);
\]

In this mode the address field is divided into an 8-bit pointer address field and a 6-bit signed displacement field. Similar arrangements are used in several other modes; they will be explained here in detail. The top bit of the 8-bit pointer address specifies the environment (l=local, Ø=global) and the remaining 7 bits address one of the first 128 words in the local or global environments. If pointer address is Ø, the contents of IR, rather than of word Ø in G, is specified. The calculation of DISP specified the conversion of a 6-bit number which is to be interpreted as two's complement into a 24-bit two's complement number.
Finally, the effective address is the sum of the pointer (PTR) specified by pointer address and the displacement (DISP). The typical use of this mode is in addressing the nth word of a table entry given a pointer to the start of the entry. If the pointer $P$ is in the first 128 words of either environment, then the word is loaded into $A$, say by

$$\text{LDA } P[D]$$

which is the notation for PD addressing with pointer address $P$ and displacement $D$.

The notation is

$$\text{OPC } P[D];$$

where $P$ may be one of the following:

- $\varnothing$ or $G'[\varnothing]$ for $\text{PTR} + \text{IR};$
- $G'[N]$ where $\varnothing \leq N \leq 127$ for $\text{PTR} + \text{CONTENTS}(G + N);$  
- $L'[N]$ where $\varnothing \leq N \leq 127$ for $\text{PTR} + \text{CONTENTS}(L + N);$  

and $-32 \leq D \leq 31$

**Pointer-Displacement-Indirect (PDI):**

<table>
<thead>
<tr>
<th>0</th>
<th>23</th>
<th>15 16</th>
<th>8 9 10</th>
<th>23</th>
</tr>
</thead>
<tbody>
<tr>
<td>TAG=5</td>
<td>OPC</td>
<td>+ DISPLACEMENT</td>
<td>G</td>
<td>L</td>
</tr>
</tbody>
</table>

$Q + \text{PTR} + \text{DISP}$ as for PD mode;

$\text{IA}(Q);$  

This is just indirect addressing in PD mode.

The notation is

$$\text{OPC } $P[D];$$
Base-Index:

\[
\begin{array}{cccccccc}
\text{TAG=3} & \text{OPC} & 8 & 9 & 10 & 15 & 16 & 23 \\
\hline
\emptyset & 2 & 3 & \emptyset & G & L & \text{INDEX ADDRESS} & G & L & \text{BASE ADDRESS} \\
\end{array}
\]

Where the index address field is one of the following:

\[
\begin{array}{c}
\text{INDEX} + \text{IR;}
\end{array}
\]

\[
\begin{array}{c}
\emptyset \\
10 15 \\
\end{array}
\]

\[
\begin{array}{c}
\emptyset \\
10 11 \quad 15 \\
\emptyset \quad W[11,15] \\
\end{array}
\]

\[
\begin{array}{c}
\emptyset \\
10 11 \quad 15 \\
1 \quad W[11,15] \\
\end{array}
\]

and the base address field is one of the following:

\[
\begin{array}{c}
\text{BASE} + \text{IR;}
\end{array}
\]

\[
\begin{array}{c}
\emptyset \\
16 23 \\
\end{array}
\]

\[
\begin{array}{c}
\emptyset \\
16 17 \quad 23 \\
\emptyset \quad W[17,23] \\
\end{array}
\]

\[
\begin{array}{c}
1 \\
16 17 \quad 23 \\
\end{array}
\]

and the address calculation is:

\[
\begin{align*}
\text{BASE} + \text{IR} \text{ IF } W[16,23] = \emptyset \text{ ELSE} \\
\text{BASE} + G + W[17,23] \text{ IF } W[16] = \emptyset \text{ ELSE} \\
\text{BASE} + L + W[17,23];
\end{align*}
\]

\[
\begin{align*}
\text{IR} + \text{IR} \text{ IF } W[10,15] = \emptyset \text{ ELSE} \\
\text{IR} + \text{CONTENTS}(G + W[11,15]) \text{ IF } W[10] = \emptyset \text{ ELSE} \\
\text{IR} + \text{CONTENTS}(L + W[11,15]);
\end{align*}
\]

\[
\text{IA(BASE)};
\]
This is the array and part-word field mode and is written

    OPC B[I]

where B is the base and I the index. The 8-bit and 6-bit index are both treated as local or global environment addresses, exactly like the pointer address in PD mode. The index is put into IR and the base specifies an indirect word. If an array is being accessed, B will address an IAW which has the 18-bit base address of the array and specifies indexing. The contents of IR, which was loaded from I, will thus be added to the base address of the array to determine the final 18-bit address, which is just what we require for array referencing. This is not, however, the whole story; the rest will be told when we come to consider the indirect addressing type used for arrays.
Base-Index-Displacement (BXD):

\[
\begin{array}{cccccccc}
\emptyset & 2 & 3 & 8 & 9 & 1\emptyset & 15 & 16 & 23 \\
\text{TAG=6} & \text{OPC} & \oplus & \text{- DISPLACEMENT} & G & L & \text{INDEX ADDRESS}
\end{array}
\]

Where the index address field is one of the following:

\[
\begin{array}{cccc}
16 & 23 \\
\text{INDEX } + \emptyset; & \\
\emptyset & \emptyset
\end{array}
\]

\[
\begin{array}{cccc}
16 & 17 & 23 \\
\text{INDEX } + \text{ CONTENTS}(G + W[17,23]); & \\
\emptyset & W[17,23]
\end{array}
\]

\[
\begin{array}{cccc}
16 & 17 & 23 \\
\text{INDEX } + \text{ CONTENTS}(L + W[17,23]); & \\
1 & W[17,23]
\end{array}
\]

and the base address is in the indexing register.

The address calculation is:

\[
\begin{align*}
\text{BASE } & + \text{ IR;} \\
\text{INDEX } & + \emptyset \text{ IF } W[16,23] = \emptyset \text{ ELSE} \\
\text{INDEX } & + \text{ CONTENTS}(G + W[17,23]) \text{ IF } W[16] = \emptyset \text{ ELSE} \\
\text{INDEX } & + \text{ CONTENTS}(L + W[17,23]); \\
\text{DISP } & + \text{ SIGNED}(W[1\emptyset,15]); \\
\text{IR } & + \text{ INDEX } + \text{ DISP}; \\
\text{IA} & (\text{BASE});
\end{align*}
\]

This mode is similar to BX. It assumes that the base address is in the IR. The field thus freed is used to provide a displacement (anything from -32 to +32) of the index. Thus to load \text{B}[I + 5] we would write

\[
\begin{align*}
\text{EAX } & \text{ B} \\
\text{LDA } & (\$X')[I + 5];
\end{align*}
\]

where \text{I} is the index address, \text{5} the displacement. See the discussion of arrays in section (5) for more details on the BX and BXD addressing modes.
The notation is

\[ \text{OPC} (\$X')[I + D] ; \]

where \( X' \) is X-register and I the index.

Relative (REL):
There are 6 sub-cases, depending on the first three bits of W.
We describe each relative mode separately

L-relative (LR):

\[
\begin{array}{|c|c|c|c|c|c|c|}
\hline
\text{TAG=7} & \text{OPC} & 8 & 9 & 10 & 12 & 13 \\hline
\text{RTAG=\emptyset} & & & & & & W[13,23] \\hline
\end{array}
\]

\[ \text{DISP} \leftarrow W[13,23] ; \]
\[ \text{Q} \leftarrow L + \text{DISP} ; \]
\[ \text{OP} \leftarrow \text{CONTENTS}(Q) ; \]

The L-relative mode simply addresses a location in the 2K local environment.
The notation is

\[ \text{OPC} L'[D] ; \]
L-relative indirect (LRI):

\[
\begin{array}{cccccccc}
\emptyset & 2 & 3 & 8 & 9 & 10 & 12 & 13 & 23 \\
\text{TAG=7} & \text{OPC} & \times & \text{RTAG=1} & \text{W[13,23]}
\end{array}
\]

\[\text{DISP} + \text{W[13,23]};\]
\[\text{Q} \leftarrow \text{L} + \text{DISP};\]
\[\text{IA(Q)};\]

This is simply the indirect counterpart for the L-relative mode. The notation is
\[\text{OPC} \; \&'L'[D];\]

Source-relative (SR):

\[
\begin{array}{cccccccc}
\emptyset & 2 & 3 & 8 & 9 & 10 & 12 & 13 & 23 \\
\text{TAG=7} & \text{OPC} & \times & \text{RTAG=2,3}
\end{array}
\]

causes the instruction to be interpreted as

\[
\begin{array}{cccccccc}
\emptyset & 2 & 3 & 8 & 9 & 10 & 11 & 12 & 23 \\
\text{TAG=7} & \text{OPC} & \times & \text{SRTAG=1} & \text{W[12,23]}
\end{array}
\]

\[\text{DISP} + \text{SIGNED(W[12,23])};\]
\[\text{Q} \leftarrow \text{R} + \text{DISP};\]
\[\text{OP} \leftarrow \text{CONTENTS(Q)};\]

This mode allows location up to \(4096\) on either side of the instruction to be addressed. Remember \(R\) is initialized to the program counter at the start of the address calculation.
Source-relative-indirect (SRI):

\[
\begin{array}{c|c|c|c|c|c|c|c|c|c}
\emptyset & 2 & 3 & 8 & 9 & 10 & 12 & 13 & 23 \\
\hline
\text{TAG}=7 & \text{OPC} & \text{RTAG}=4,5 \\
\end{array}
\]

causes the instruction to be interpreted as

\[
\begin{array}{c|c|c|c|c|c|c|c|c|c}
\emptyset & 2 & 3 & 8 & 9 & 10 & 11 & 12 & 23 \\
\hline
\text{TAG}=7 & \text{OPC} & \text{SRTAG}=2 & \text{W}[12,23] \\
\end{array}
\]

\[
\text{DISP} + \text{SIGNED}(\text{W}[12,23]);
\]

\[
\text{Q} \leftarrow \text{R} + \text{DISP};
\]

\[
\text{IA}(\text{Q});
\]

This is just the indirect counterpart for source relative.

The notation is

\[
\text{OPC } \#\text{R'}[\text{D}];
\]

All the relative modes allow routines to be placed anywhere in memory without modification and to address themselves without difficulty, as long as they are not more than 2048 words long.
Immediate (IM):

<table>
<thead>
<tr>
<th>0</th>
<th>2</th>
<th>3</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>12</th>
<th>13</th>
<th>23</th>
</tr>
</thead>
<tbody>
<tr>
<td>TAG=7</td>
<td>OPC</td>
<td>RTAG=7</td>
<td>W[13,23]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

OP + SIGNED(W[13,23]);

The immediate mode permits signed constants in the range $-2^{11}$ to $1777_{10}$ to be provided as operands without an additional memory reference. Stores are not allowed and the operand must not be larger than 11-bits.

The notation is

OPC I;

Immediate-indexed (IMX):

<table>
<thead>
<tr>
<th>0</th>
<th>2</th>
<th>3</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>12</th>
<th>13</th>
<th>23</th>
</tr>
</thead>
<tbody>
<tr>
<td>TAG=7</td>
<td>OPC</td>
<td>RTAG=6</td>
<td>W[13,23]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

OP + IR + SIGNED(W[13,23]);

This adds the contents of IR to the immediate operand.

The notation is

OPC X' + I;
5. **Indirect Addressing**

To prevent infinite loops of the indirect mechanism, a trap, ILIM (Indirect LIMit exceeded), will occur if indirection through more than 16 levels is attempted.

There are four types of indirect addressing: normal, field, string, and array. The type is selected by the first two bits of the word. The intended use of each type is suggested by its name and will now be explained in detail.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-1</td>
<td>IAT</td>
<td>Indirect Address Type zero</td>
</tr>
<tr>
<td>2-4</td>
<td>TAG</td>
<td>interpreted exactly like an instruc-</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tion TAG</td>
</tr>
<tr>
<td>5</td>
<td>TRAP</td>
<td>causes trap IATRP if set</td>
</tr>
<tr>
<td>6</td>
<td>RELX</td>
<td>causes indexing for relative modes</td>
</tr>
<tr>
<td>1(\varnothing)-23</td>
<td>LWR</td>
<td>long address for the relative modes</td>
</tr>
<tr>
<td>6-23</td>
<td>LW</td>
<td>long word address</td>
</tr>
</tbody>
</table>
If TRAP is set, the IATRP trap is caused, and R is passed as its argument. Otherwise, TAG and W are interpreted as in an instruction word, with three exceptions:

1) if TAG = D, I, or X, LW is used in place of W, and G is not added. In other words, an 18-bit absolute address is supplied.

2) if TAG = REL, IR is added to the addresses computed by L and R-relative modes if RELX is set. I.e., indexing is possible with these modes. Also, the 3-bit subtag is found in bits 7-9, thus allowing the LR, LRI, SR, and SRI offsets to be 3 bits longer.

3) if TAG = PD or PDI, the mode is read-only direct (ROD) or read-only X-relative (ROX) respectively. These behave exactly like D and X modes except that an attempt to store will cause the ROIA trap with R as parameter.

Normal type permits any word in the address space to be addressed directly. It is generally used for pointers and for the addresses of arrays. Note that although the capabilities are almost identical to those provided by an instruction address, the format is quite different. It is not possible to use an instruction as an indirect word. It also permits indexing of a L-relative or source-relative address, so that arrays in the program of the local environment can be addressed conveniently.
Field: the IAW has the form

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-1</td>
<td>IAT</td>
<td>1</td>
</tr>
<tr>
<td>3-7</td>
<td>SIZE</td>
<td>size of field in bits</td>
</tr>
<tr>
<td>8-12</td>
<td>FB</td>
<td>address of first bit of the field</td>
</tr>
<tr>
<td>2</td>
<td>SE</td>
<td>causes sign extension of the field if set</td>
</tr>
<tr>
<td>13-23</td>
<td>DISP</td>
<td>2's complement signed displacement</td>
</tr>
</tbody>
</table>

FIELD:  
\[ Q + IR + DISP; \]
\[ U + CONTENTS(Q); \]
\[ OP + U [FB, FB + SIZE - 1]; \]
\[ OP + OP - 2^{(24-FB)} \text{ IF } SE = 1 \text{ AND } OP [FB,FB] = 1; \]

The field which is SIZE bits in length and which starts at bit FB in word DISP + IR is referenced. Both FB and FB + SIZE - 1 must be < 23. If they are not a TI trap will occur. If SE is set, the leftmost bit of the field (bit FB at DISP + IR) will be extended into bits Ø through 23-SIZE of the resulting operand. DISP is taken as a 2's complement number, in the range -1024 to 1023.
The idea here is that IR contains a pointer to a table entry, and that the field descriptor (the IAW) specifies a group of bits at some definite location in the entry. Typically, the pointer might be in PTR within 32 words of L and the field descriptor in F within 128 words of G. Suppose the contents of F is

\begin{verbatim}
FIELD 3: 6, 12
DATA 21640003B
\end{verbatim}

or in octal then we might write

\begin{verbatim}
LDA F [PTR]
\end{verbatim}

using base-index addressing. Since PTR appears in the index field, its contents is put into IR. Then F is taken as an IAW. Since it is of type field, it accesses the word at IR + 3, which is CONTENTS (PTR+3); i.e., the fourth word of the object pointed to by PTR. Bits 6 - 12 of this object will be loaded into A. If the word addressed was 01234567B, then A will contain 47B. The field can be used as an operand in any instruction which accesses a single-word operand, this includes both load and store types. Note that fields cannot cross word boundaries.
String: the IAW has the form

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-1</td>
<td>IAT</td>
<td>2</td>
</tr>
<tr>
<td>2-3</td>
<td>CSIZE</td>
<td>character size: $0 = 6$ bits, $1 = 8$, $2 = 12$, $3 = 24$</td>
</tr>
<tr>
<td>4-5</td>
<td>CPOS</td>
<td>character position in word</td>
</tr>
<tr>
<td>6-23</td>
<td>WA</td>
<td>word address</td>
</tr>
</tbody>
</table>

The character at the indicated position in the word addressed by WA is referenced. The following table defines what bits are referenced by the 16 possible combinations of CSIZE and CPOS.

<table>
<thead>
<tr>
<th>CSIZE/CPOS</th>
<th>$\emptyset$</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\emptyset$</td>
<td>$\emptyset$-5</td>
<td>6-11</td>
<td>12-17</td>
<td>18-23</td>
</tr>
<tr>
<td>1</td>
<td>$\emptyset$-7</td>
<td>8-15</td>
<td>16-23</td>
<td>X</td>
</tr>
<tr>
<td>2</td>
<td>$\emptyset$-11</td>
<td>12-23</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>3</td>
<td>$\emptyset$-23</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

Combinations marked X in the table will cause a TI trap.

The bits referenced are treated exactly like the bits selected by a field IAW.

This type of indirection allows one byte in a string to be referenced. The instruction ISD increments the descriptor to point to the next byte, which may then be referenced. It has the
additional feature of setting the condition code depending on whether the descriptor is equal to the next word or not. The string type and this instruction are intended to be used with four-word string descriptors. The first word points just before the first byte allocated for the string. The second word (read pointer, RP) points to the first character of the string, the third word (write pointer, WP) to the last character. The fourth word points to the last byte allocated for the string. To read the first character, increment RP with ISD, then indirect through it. The case of no characters left can be detected by the abnormal CC setting. To write a character, increment WP with ISD and then store indirect through it. Overflow of available storage can be detected by the CC setting.
Array: an array descriptor is two words long. Its form is:

\[ \text{LEB} = 0 \]

or

\[ \text{LEB} = 1 \]

<table>
<thead>
<tr>
<th>Word:Bit</th>
<th>Name</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:0-1</td>
<td>IAT</td>
<td>3</td>
</tr>
<tr>
<td>0:2</td>
<td>LB</td>
<td>lower bound for IR (0 or 1)</td>
</tr>
<tr>
<td>0:3</td>
<td>ATRAP</td>
<td>array trap bit</td>
</tr>
<tr>
<td>0:4</td>
<td>LEB</td>
<td>large element bit</td>
</tr>
<tr>
<td>0:5-6</td>
<td>MULT IF</td>
<td>multiplier for IR</td>
</tr>
<tr>
<td></td>
<td>LEB = 0</td>
<td></td>
</tr>
<tr>
<td>0:5-10</td>
<td>MULT IF</td>
<td></td>
</tr>
<tr>
<td></td>
<td>LEB = 1</td>
<td></td>
</tr>
<tr>
<td>0:7-23</td>
<td>UB IF</td>
<td></td>
</tr>
<tr>
<td></td>
<td>LEB = 0</td>
<td>upper bound for IR</td>
</tr>
<tr>
<td>0:11-23</td>
<td>UB IF</td>
<td></td>
</tr>
<tr>
<td></td>
<td>LEB = 1</td>
<td></td>
</tr>
<tr>
<td>1:6-23</td>
<td>PTR P</td>
<td>pointer to array</td>
</tr>
</tbody>
</table>
A multiplier of one is coded in the descriptor as zero, two as one, etc. If IR<LB or IR>UB, trap ABE occurs, with R as parameter. If ATRAP = 1 in IAW and the instruction is not LAX, or ATRAP = ∅ and the instruction is LAX, trap IATRP occurs with R as parameter.

otherwise, \[ \text{IR} \times (\text{IR} - \text{LB}) \times (\text{MULT} + 1); T \times R + 1; \]
\[ \text{NORMAL'IA(T);} \]

Where NORMAL'IA indicates IA(T) of type normal. This is the most complicated of the IAW types. It is intended to accomplish the following functions connected with array accessing:

1) Allow ∅ or 1 as lower bound

2) Perform a bounds check on the subscript

3) Multiply the subscript by the size of the array element, allowing for sizes up to 64

4) Check that the number of subscripts supplied is the number expected (see below)

5) Provide an 18-bit absolute base address for the array.
Arrays are intended to be stored with marginal indexing. Thus the $2 \times 3$ one-origined integer array $A$ would appear as follows:

$$
A =
$$

![Diagram of array A]

(The three 2-word descriptors are array indirect words.)

The LAX instruction works just like EAX, except that it merges an X tag in XR[2,4] (leaving a normal IAW which specifies indirection) and treats the TRAP bit in an array descriptor as though it were complemented.

Then to do $B + A[K,L]$ we would write

```
LAX       A[K]      (BX addressing)
```

which leaves the address of the descriptor for the Kth row in X followed by

```
LDA       ($X')[L]       (BXD addressing)
STA       B
```
The second subscript can have a constant displacement without complicating things:

\[
\begin{align*}
B &+ A[K,L-4] \text{ becomes} \\
\text{LAX} &\quad A[K] \\
\text{LDA} &\quad (\$X')[L-4] \\
\text{STA} &\quad B
\end{align*}
\]

If the first subscript has a displacement, there is a complication, since there is not enough room for three operands in one instruction.

\[
\begin{align*}
B &+ A[K+1,L] \text{ becomes} \\
\text{EAX} &\quad A \\
\text{LAX} &\quad (\$X')[K+1] \\
\text{LDA} &\quad (\$X')[L] \\
\text{STA} &\quad B
\end{align*}
\]
A single subscripted array can be accessed without any extra instructions at all provided the subscript is a variable which can be accessed with an index field of the BX mode. If $M$ is a 10-element integer array, it is allocated thus:

$$
M =
\begin{array}{c}
LB=1, \text{MULT}=@, \text{UB}=10
\end{array}
\begin{array}{c|c|c|c|c|c|c|c|c|c|c}
& M(1) & M(2) & M(3) & M(4) & M(5) & M(6) & M(7) & M(8) & M(9) & M(10) \\
\hline
L\ldots & & & & & & & & & & \\
\vdots & & & & & & & & & & \\
\hline
\end{array}
$$

and $N + M[J]$ becomes

LDA $M[J]$

STA $N$

If the array is integer (1 word items) and bounds checking is not required, the descriptors can be changed to normal indirect words which specify indexing, and no change is required in the instructions of the program.

The purpose of the peculiar behavior of LAX in the case of traps is to check that the proper number of subscripts is provided to an array. The trap bit should be set in the array descriptors except at the last level (the descriptors which point directly to the data) and clear there.
6. **Use of Addresses by Instructions**

All the instructions compute an effective address $Q$ and/or an operand $OP$ as described above. The use of these quantities once they have been computed, and in particular the error conditions which may arise, depend on the address type of the instruction. There are four address types:

1) **Fetch** type (F)

These instructions will accept any kind of address. They make use of the 24-bit $OP$ value and possibly $Q$.

2) **Effective-address** type (E)

These instructions make use only of the effective address $Q$, ignoring $OP$. Immediate addressing causes a TI trap if used with these instructions. $Q$ is ring-checked with $R$ as a source before use; if the check fails a trap MACC will occur.

3) **Store** type (S)

These instructions make use of the effective address $Q$ and the operand $OP$. If the address calculation terminated with indirection through a field or string descriptor, the FB and SIZE (for a field) or CPOS and CSIZE (for a string) define a group of bits, say bits $i$ to $j$. An S type instruction puts bits $23-j+i$ to $23$ of the word to be stored into bits $i$ to $j$ of the word addressed by $Q$, leaving the rest of this word untouched. Immediate addressing causes a TI trap and indirection through a read-only direct or read-only indexed word causes a RO trap.

4) **Double-store** type (D)

These instructions make use only of the effective address $Q$. They trap under the same conditions as S-type instructions.
Note that they are not affected by field or string indirection.

Legal combinations of instructions and addresses are summarized in the following table:

<table>
<thead>
<tr>
<th></th>
<th>F</th>
<th>E</th>
<th>S</th>
<th>D</th>
</tr>
</thead>
<tbody>
<tr>
<td>Immediate</td>
<td>ok</td>
<td>TI</td>
<td>TI</td>
<td>TI</td>
</tr>
<tr>
<td>Indirection through ROD or ROX</td>
<td>ok</td>
<td>ok</td>
<td>RO</td>
<td>RO</td>
</tr>
<tr>
<td>Anything else</td>
<td>ok</td>
<td>ok</td>
<td>ok</td>
<td>ok</td>
</tr>
</tbody>
</table>

Instructions of types S or D will give a PRO trap if Q (or Q+i for instructions which reference double (i=1) or quadruple (i=1,2,3) words) addresses a read-only page.
7. **Function Calls**

A rather elaborate mechanism for calling functions and returning from them is provided in the hardware of the machine. The purpose is to include all the capabilities required by the FORTRAN and SPL languages directly in the hardware, so as to make software interpretation unnecessary. This is considered extremely important, since programs are expected to be written in small modules, and function calls and returns are consequently expected to be very frequent.

The basic features of the call instruction, BLL, are as follows:

1) The old P-counter and local environment are saved and new ones are picked up.

2) The new local environment may occupy a fixed area, or it may be allocated space at the end of a stack defined by two locations in the global environment. There is a check for stack overflow.

3) The caller provides a list of parameter addresses. The called function specifies for each parameter whether it wants the address or the value copied into its local environment. If he requests copying the value, he specifies whether it is 1, 2, or 4 words.

4) He also specifies whether or not a parameter is an array. The calling program tells whether it is passing a scalar variable, a scalar value (stores are not legal), an array or an array element (subscripted array). These distinctions permit all the checking for proper matches of arrays with scalars re-
quired by FORTRAN to be done automatically. The case of an actual parameter which is an array element corresponding to a formal parameter which is an array requires software handling and is trapped so that this may be accomplished.

5) Provision is made for an argument to be passed in the central registers.

A number of these points are somewhat subtle and cannot be properly understood unless explained in complete detail, which we now proceed to do.
The BLL instruction addresses a branch descriptor, which is a two-word object with the following form:

<table>
<thead>
<tr>
<th>Word</th>
<th>Bit</th>
<th>Name</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>ø</td>
<td>ø-23</td>
<td>NEWPW</td>
<td>This word looks like an IAW. Its effective address is computed.</td>
</tr>
<tr>
<td>ø</td>
<td>4</td>
<td>SREL</td>
<td>c.f. REL + SR in Normal IAW</td>
</tr>
<tr>
<td>ø</td>
<td>5</td>
<td>TRAP</td>
<td>Causes IATRP if set</td>
</tr>
<tr>
<td>ø</td>
<td>9-23</td>
<td>SRW</td>
<td>Signed displacement if SREL is set</td>
</tr>
<tr>
<td>ø</td>
<td>6-23</td>
<td>LW</td>
<td>Long word addresses</td>
</tr>
<tr>
<td>1</td>
<td>ø</td>
<td>CLL</td>
<td>Call bit. The old P and L are saved if the bit is set.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>STK</td>
<td>The local environment is allocated from the stack if this bit is set.</td>
</tr>
<tr>
<td>1</td>
<td>2</td>
<td>CPA</td>
<td>Arguments are copied if this bit is set</td>
</tr>
<tr>
<td>1</td>
<td>3</td>
<td>CPR IF</td>
<td>The CPA bit in the return descriptor is turned on if this bit is set.</td>
</tr>
<tr>
<td>1</td>
<td>3</td>
<td>UWSTK IF CLL = ø</td>
<td>Unwind stack on return.</td>
</tr>
<tr>
<td>1</td>
<td>4</td>
<td>REL</td>
<td>Source relative label is supplied</td>
</tr>
<tr>
<td>1</td>
<td>5</td>
<td>FTN</td>
<td>1 FORTRAN type function</td>
</tr>
<tr>
<td>1</td>
<td>6-23</td>
<td>E</td>
<td>This number determines the new L; precisely how it does so depends on STK and REL.</td>
</tr>
</tbody>
</table>
When BLL is executed, the first step is to compute the effective address of NEWPW (which is LW if SREL is $\emptyset$, otherwise the sign-extended SRW + the address of the NEWPW). This 18-bit number is saved in a temporary register called NEWP; after undergoing further processing it will become the new P-counter. The following steps remain to be performed:

1) Obtain new local environment.
2) Copy arguments.
3) Compute return descriptor (for CALL) and save it in first two words of new local environment.
4) Transfer control.

We treat them in the order written, which is also the order in which they are performed. In describing what happens, we shall make use of a number of temporary registers or variables (such as NEWP, which was introduced above).

1) If STK=$\emptyset$, the E field of the descriptor is taken as the new value of L, which we call NEWL. In this case, the function being called is said to have a fixed local environment. Such a function cannot be recursive, and space must be allocated for its local environment at all times. On the other hand, the contents of such a fixed environment is normally preserved between function calls. A FORTRAN function has a fixed environment, for example. Since a call (CLL=1) saves the current L in the E field of the return descriptor, the return (CLL=$\emptyset$) handles E exactly as the call of a fixed function does.
If STK=1, space for the environment is allocated on a stack.
Two words are required to describe the stack, which grows toward
increasing memory addresses:

SP, the address of the first unused word, kept in G'[2],
the third word of the global environment
SL, the address of the last word allocated for the stack,
kept in G'[3].

If the environment is stacked, different actions are required
for calls and returns.

On a call (CLL=1), we compute SP+E. If it is > SL, the STKOV
trap occurs. Otherwise, NEWL+SP and SP+SP+E. In other words,
E locations are taken from the top of the stack. The situation
before and after is shown in figure 1.

On a return (CLL=∅) what ordinarily happens if STK is set is

SP+L; NEWL+E;
in other words, the old L at the time of the call (which was
saved in the E field of the return descriptor, as we will see)
becomes the new L, and SP is reset to the value it had before
the call, which is the current L. The before and after pictures
of figure 1, looked at in the opposite order, should help to
clarify this. With these rules, calls can be made freely from
fixed environment functions to stacked environment ones and
visa-versa. The industrious reader may check the four cases.
FIGURE 7.1 ALLOCATING A LOCAL ENVIRONMENT ON THE STACK DURING A CALL
non-local label passed by Fl:

STK, UWSTK L2
P in Fl

return descriptor from call of F2

Before

SL
SP
Local environment for Fn
L(n-1)
P(n-1)
Ln

Local environment for F2

After

STK L1
L2
L1

Start of stack

Local environment for Fl

FIGURE 7.2 RETURN TO NON-LOCAL LABEL IN F1
PASSED AS A PARAMETER
Unfortunately, if the return is to a function which is not the one which called the current one, SP is not reset correctly. This is expected to happen only as the result of a branch to a label which has been passed as a parameter (i.e. an error return). When such a parameter is passed (see below) from function F1 with L=L1 to F2 with L=L2, and the descriptor for the call has STK set, the parameter appears in F2 as a BLL descriptor with STK set, UWSTK set and L2 in E (see figure 2). The return (BLL) sees CLL=∅, STK=1, UWSTK=1 and does.

SP ← E; NEWL = the E field of the descriptor addressed by E. This trick allows both SP and L to be set correctly while carrying only one number in the descriptor.

It works regardless of whether F1 and Fn have fixed or stacked environments, but requires F2 to have a stacked environment. When a label is passed to a routine which has a fixed environment, therefore, E is set to L1 and STK, REL turned off. If additional space is allocated on the stack after the call, it will not be freed when a branch is made to this label. It is believed that this deficiency is not very serious.

2) If CPA=1, arguments are copied whenever a BLL is executed. If a function has multiple results, it will have CPR on in its descriptor. This will cause CPA to be turned on in the return descriptor, and the multiple results will be returned by the arguments - copying process when the return is executed. If CPA=∅, the BLLERR (2) trap occurs. A summary of all BLLERR traps and their parameters is given in the appendix. The BLLN
instruction should be used if no arguments are being passed; in this case the trap will occur if CPA=1.

The address of (actual) arguments to be copied are specified in the calling program in a list of actual argument words (AAWs) following the BLL instruction. These have a one-to-one correspondence with a list of formal argument words (FAWs) which starts at NEWP.

An argument word is formatted like an instruction. The addressing is interpreted exactly like the addressing for an instruction, but the 7-bit opcode field is treated differently, as follows.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>3-4</td>
<td>STR</td>
<td>(actual argument only) structure</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 = variable</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3 = computed scalar</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2 = array element</td>
</tr>
<tr>
<td></td>
<td></td>
<td>∅ = array</td>
</tr>
<tr>
<td>3</td>
<td>CADDR</td>
<td>(formal argument only) copy value</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 = copy address of actual argument</td>
</tr>
<tr>
<td></td>
<td></td>
<td>∅ = copy value of actual argument</td>
</tr>
<tr>
<td>4</td>
<td>FSTR</td>
<td>(formal argument only)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 = scalar</td>
</tr>
<tr>
<td></td>
<td></td>
<td>∅ = array</td>
</tr>
<tr>
<td>5-8</td>
<td></td>
<td>type ∅ = jump (actual argument only)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 = integer</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2 = long</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3 = real</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4 = double</td>
</tr>
<tr>
<td></td>
<td></td>
<td>5 = complex</td>
</tr>
<tr>
<td></td>
<td></td>
<td>6 = longlong</td>
</tr>
<tr>
<td></td>
<td></td>
<td>7 = string</td>
</tr>
<tr>
<td></td>
<td></td>
<td>8 = label</td>
</tr>
<tr>
<td></td>
<td></td>
<td>9 = pointer</td>
</tr>
<tr>
<td></td>
<td></td>
<td>14 = unknown</td>
</tr>
<tr>
<td>9</td>
<td>ENDF</td>
<td>end flag</td>
</tr>
<tr>
<td></td>
<td></td>
<td>∅ = not last argument word</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 = last argument word</td>
</tr>
</tbody>
</table>
Argument copying proceeds as follows: two pointers are initialized:

next formal argument word (NFW) initialized to NEWP
next actual argument word (NAW) initialized to P+1

Then FAW + CONTENTS (NFW), and FAW is treated as an instruction word for the purpose of computing its effective address, which is put into FQ. Only D or LR addressing is permitted; anything else will cause the BLLERR trap with class 4.

If ENDF (FAW) = Ø, NFW = NFW + 1 and copying continues. Otherwise, copying stops. If the instruction is BLL, the BLLERR(2) occurs. If it is BLLN go to step (3).

We treat NAW as we treated NFW: AAW + CONTENTS (NAW), R=NAW and its effective address is computed. The address type is F if Type = 1 (integer) otherwise E. BLLERR (5) will occur if the address type is not computable.

If type (AAW) = Ø, the AAW is a jump and its address specifies the next actual argument. Repeat from AAW + CONTENTS (NAW+Q), etc.

If the AAW specifies G-relative addressing with an address of Ø it is taken to refer to the central registers. If CVAL ≠ Ø then BLLERR(5) or if TYPE > 6 or STR = Ø then BLLERR(4) will occur.
Next the types are checked. If TYPE(FAW) \neq TYPE(AAW), the BLLERR(3) trap occurs, unless one and only one of them is unknown. FSTR and STR are checked according to the following table:

<table>
<thead>
<tr>
<th>FSTR</th>
<th>Array</th>
<th>Variable</th>
<th>Array Element</th>
<th>Computed Scalar</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td>Array</td>
<td>\emptyset</td>
<td>OK</td>
<td>BLLERR(3)</td>
<td>BLLERR(3)</td>
</tr>
<tr>
<td>Scalar</td>
<td>1</td>
<td>FTNAT</td>
<td>OK</td>
<td>OK</td>
</tr>
</tbody>
</table>

FTNAT means that if FTN = \emptyset, BLLERR(3) occurs, otherwise the FTNAT bit is set, which will inhibit the skipping of one word in step (4).

The idea here is that if A[I] appears as an actual argument in FORTRAN and the corresponding formal B is dimensioned, an array descriptor for B must be computed, or if A appears as an actual argument and the formal is a scalar, the first element of the array must be found. A software routine is supposed to do this. It needs access to the descriptor for A; the extra incrementing of NAW is to leave room for the address of the descriptor.

Now copying takes place. If CADDR(FAW) = 1, Q is stored at FQ as an absolute IAW, except in the following two cases.

If the AAW supplied and immediate operand it is stored into FQ as an IM type Normal IAW,

If Q is the result of ROD or ROX addressing or STR(AAW) = 3, Q is stored as a read-only absolute (ROD) IAW.
Otherwise, \((\text{CADDR(FAW)} = \emptyset)\) the value must be copied. The details of this depend on the type:

If \(\text{TYPE} = 1\) and \(\text{STR(Aw)} \neq \emptyset\), OP or the A register (in the special case) is copied to FQ.

For \(\text{TYPE} < 6\) and \(\text{STR(Aw)} \neq \emptyset\), the number of words specified above is copied from Q to FQ, or from the central registers \((A, B, C,\) and \(D)\) to FQ if appropriate.

If \(\text{TYPE} = 3\) or \(\text{TYPE} = 4\), the floating point number addressed is examined. If it is undefined (see Floating Point) the trap UPN will occur. In case the central registers are used, storing is performed as in the floating point store (STF) instruction. (Refer to Floating Point)

For \(\text{TYPE} = 7\) and \(\text{STR(Aw)} \neq \emptyset\), the four-word string descriptor is copied. If the BLL being executed is a system call (as described later), four ring checks are done, with P as source and each of the four word addresses as target. Furthermore, the word addresses must be non-decreasing from one word to the next, and the CPOS and CSIZE fields of the first word are copied into the others. Finally, 2 is forced into the top two bits of each word to ensure that it is a string descriptor.

For \(\text{TYPE} = 8\) and \(\text{STR(Aw)} \neq \emptyset\) a label is copied as follows:

The first word is made absolute, i.e. Q added to the sign-extended SRW becomes the new LW if SREL is set, then SREL is cleared.

In the second word, if bits 6-23 are \(\emptyset\), the word is replaced by L if \(\text{STK} = \emptyset\), else
NEWL + the STK and UWSTK bits, if STK = 1.

The basic idea is to supply the proper context, so that the current local environment will be restored if the label is branched to. Refer to the discussion of how to unwind the stack to see why NEWL is used when STK = 1.

If the label is passed by a system call, the absolute address in the first word is ring-checked. Before copying the second word CLL, STK and SREL are cleared and bits 6-23 are checked. If they are not ∅, BLLERR(6) occurs.

For STR(AAW) = ∅ the type is ignored. An array descriptor is also copied like a two-word scalar, except that the second word W2 is replaced by an X or ROX IAW with address equal to the effective address which results from treating W2 as an IAW. This permits an array descriptor which uses relative addressing to be passed as a parameter, since the relative address is automatically converted to absolute. If BLL is a system call, in addition two ring checks are done with P as source and both the first and last words of the array as targets. This means that if an array descriptor is passed to a higher ring, the higher ring can use it without fear of accessing storage which the calling program could not have accessed.

When the address or value has been copied, ENDF(AAW) is compared with ENDF(NAW). If they differ, BLLERR(2) occurs. If both are ∅, copying continues with

NAW ← NAW + 1; NFW ← NFW + 1;
otherwise it stops. In the latter case NEWP + NFV + 1

3) If the CLL bit is on, a return descriptor is computed and stored at NEWL. It consists of 2 words: NAW + 1

Note that this is the return address

\[(2B7 \times STK) + (1B7 \times CPR) + L\]

i.e., the old local environment, with STK bit on if it is on in the descriptor, and CPA bit on if CPR bit is on in the call descriptor. Note that if STK = 1, then 2B7 \times STK sets the STK bit (bit 1) of the return descriptor on.

4) Set L to NEWL, P to NEWP, and continue execution. If the FTN bit is set, skip one word unless the FTNAT flag is on. The instruction skipped presumably will contain a subroutine call to take care of the special cases in FORTRAN mentioned earlier.

In order to state precisely and concisely how this instruction works and to describe the details of ring-checking, an SPL program is presented in the Appendix which duplicates its functioning. This program uses some special functions. (Those not mentioned here refer to fields or functions defined elsewhere in this document.)

1) The construction $X^+$ implies a ring check with $R$ as source and $X$ as target. As the access is a store, the trap PRO may also occur.

2) RINGCHECK($X$) performs a ring check with $R$ as source and $X$ as target. If the check fails, trap MACC will occur.
3) \( \text{RING}(X) \) produces a number depending on the ring which contains \( X \), say

1 if \( X \) is in the user ring
2 if \( X \) is in the utility ring
3 if \( X \) is in the monitor ring

4) \text{MENTER()}\), \text{MEXIT()}\) and \text{INTERRUPT()}\) designate the places where the actions described under "CPU Interruptability" are taken.

5) \text{EA}(X)\) initiates the effective address calculation similar to \text{IA}(X), but the format of \text{CONTENTS}(X)\) is like an instruction (or an AAW) rather than an IAW.
8. Programmed Operators

If the POP bit of an instruction is 1, it is interpreted as a rather peculiar kind of subroutine call rather than an ordinary machine instruction. Execution proceeds as follows:

the OPC field of the instruction is put into the indexing register (IR) and the instruction:

\[ \text{BLL } G'[0]; \]

is executed

Presumably word \(0\) of \(G\) will contain the address of a transfer vector. If desired, it may contain an array descriptor which limits the number of programmed operators and supplies a multiplier of 2.

There is one additional feature: BLL will initialize NAW to \(P\), rather than to \(P + 1\), so it will use the instruction word as the first AAW. STR, TYPE and ENDF will be taken from the corresponding bit positions of the first FAW.
9. **System Calls**

Two versions of the OPR instruction provide protected entry points into the system. The MCALL instruction works as follows:

- 8 bits provided by the OPR are put into IR
- A BLL $BA is executed, with $BA = 604000B.
- When the BLL is completed,
  - $G \leftarrow \text{NEWG}$, where $\text{NEWG} = 600000B$.

The intention is that 604000B should contain an array descriptor with

- $LB = \emptyset$
- $UB = \text{total number of defined system calls}$
- $\text{MULT} = 2$

which points to an array of BLL descriptors for the various protected entry points. Note on any calls to the system from a lower ring, $G$ is saved in $\text{NEWG}[14]$. $G$ is restored from $G'[14]$ by any BLL ($\text{BLLN}$, POP, etc.) which crosses the ring boundary into a lower ring.

For calls into the utility the UCALL version of OPR works the same way, except that $BA = 400016B$ and $\text{NEWG} = 400000B$. Note that this is the beginning of the utility ring. Variants of these OPRs exist which execute a BLLN instead of a BLL. (MCALN, UCALN)

The PDFLAG, TDFLAG bits in the status register are cleared by both MCALLs and UCALLs.

MCALLs also set the locked bit of the CPU as described under "CPU interruptability".
10. **Traps**

A machine trap is a forced transfer of control which may occur as a result of a variety of untoward events which may arise during the execution of a program. It does not involve a switch to a new process.

A trap may be **fixed** or **ring-dependent**. All fixed traps save the first 10 words of the state in the 10 words starting at 602752B. They then set G to 6000000B and do X ← n; BRU 604002B, where n is the trap number. They all have a one word parameter which is put into the A register after the state is stored. The value of the parameter depends on the trap. Like MCALL-s, fixed traps also clear PDFLAG, TDFLAG, 940M and set the LOCKED bit.

A table of all fixed traps is given in the Appendix. Each one is described more fully in its proper place in the manual.

The ring-dependent traps differ in that they send control to a location determined by the ring that P is in. They store P and the parameter at G'[4] and G'[5] respectively and then clear the 940M bit in the status register and do IR ← n; BRU $G'[6].

In 940 mode, if the S bit (bit 0) of an instruction and the P bit (bit 2) are set, the instruction is called a SYSPOP. The first 10 words of the state are stored starting at L[3], then A is set to the effective address of the instruction, clear 940M and do X ← OPC, BRU L'[2].
11. CPU Interruptability

The CPU described in this manual is expected to run as part of a system which includes, among other things,

1) Two physical CPUs, which are identical except for a number called the CPU number attached to each CPU. The CPUs are numbered from \( \emptyset \) to \( 1 \).

2) A separate processor called the \( \mu \)scheduler which is responsible for allocating CPUs to processes. The \( \mu \)scheduler also has facilities for causing the CPU to operate in a single-step mode, in which it stores the state, waits and then reloads it after each instruction execution, and for telling the CPU to stop execution at once (crash).

3) A protect mechanism which allows the various processors in the system to be interlocked or synchronized. There are eight protect lines, any of which may be seized by any processor. A line may be seized by only one processor at a time; anyone else attempting to seize the line is refused until the current owner lets it go.

This section describes the behavior of the CPU with respect to

1) A STROBE signal, which the \( \mu \)scheduler sends when the CPU is to switch processes

2) The single-step and crash signals

3) Protect 4, which is used to interlock the CPUs, keeping more than one from being in a locked state.

4) The timer trap, which occurs when the interval timer in the state becomes negative
5) The XMON and XUTIL traps
6) Initialization

The relevant information is:

a) Some information in the state
   1) The ring in which the P-counter is contained
   2) The XMON trap bit in SR
   3) The XUTIL trap bit in SR
   4) The sign bit of the interval timer, which we call TO

b) Some flip-flops in the microprocessor which are not part of
   the CPU state
   1) STROBE, which may be set by another microprocessor,
      normally the µscheduler
   2) STEP, which may be set by some external device to make
      the CPU operate in a single-step mode
   3) LOCKED, which is not accessible to external devices
   4) ALARM, which is set when a system crash is impending

c) The state of Protect 4, which will be called CPUPRO

d) A location in absolute core called CPUWAIT which is used to
   keep the CPU idle after the system has crashed or between
   STEPs.
A. Idle State

When it is initialized (by setting the 0 register in the microprocessor to \(\emptyset\)) the CPU goes into idle state.

**IDLE:** Clear map scan request;

**GOTO IDLE IF NOT STROBE;**

Clear STROBE.

**PWAIT:** T + contents of absolute call (6 + CPU number)

(T is the process' PRT index)

Goto PWAIT if \(T = \emptyset\);

Clear absolute cell (6 + CPU number);

Clear LOCKED; Clear the map;

Find the page with the name in \(T\) and \((T+1)\)

Take it as a context block and load the state from location 2764B-2777B in it (called the SAVE area).

If the page is not found in CHT, send a STROBE2 to the \(\mu\)scheduler with a message 4B7 in absolute cell 2454B + CPU number *4 then do like ABORT.

Start executing instructions at the location given by the P-counter;

The CPU returns to the idle state whenever it dumps the state of a process.

B. Interruption of Program Execution

At the start of every instruction, the truth of any of the following conditions will stop execution and cause the indicated
action to be taken. The conditions are treated in the order in which they are listed.

1) **NOT LOCKED AND TO:** cause timer overflow trap.

2) **NOT LOCKED AND STROBE:** dump the state into the SAVE area, send a RETURN message to the \( \mu \)scheduler and go into idle state.

3) **STEP OR ALARM:** dump the state into the SAVE area, clear STEP. Clear the wait location (23B + CPU number) and wait until it becomes 1234321\( \mathbb{O} \)B, then reload the state from the SAVE area and proceed.

At every step of indirection, every start of an instruction which is the target of EXU, every parameter of a BLL and in all other places where the CPU might be held up for more than a few microseconds, (MVB, MVS, CPS), conditions 1 and 2 are tested and their indicated actions taken.

C. Setting the Bits

XMONT and XUTILT are part of SR and may be set or cleared with SRS, LOADS or XSA.

LOCKED is set by MCALL or fixed trap. It can also be set by SLOK. It is cleared by any BLL or LOADS which leaves the monitor ring (BLL, here, includes all variants: UCALL, MCALL, POP), and can also be cleared by RLOK.

TO can be changed by loading a state from the SAVE area or by the OPR to set the interval timer.
D. The X Traps

At every BLL or LOADS a check is made for transition into a lower ring. If there is a transition from monitor to utility or user rings, the XMON trap is caused if the XMONT bit is set. Then if there is a transition from utility to user ring, the XUTIL trap is caused if the XUTILT bit is set.

E. The CPUPRO Signal

This protect is seized automatically at each point where LOCKED is set and cleared at each point where LOCKED is cleared. The programmer can set it himself with the PRO operate, but this is probably unwise.
12. **Ordinary Instructions**

This section contains a complete description of the behavior of the machine when interpreting an instruction word, with the following exceptions:

- Instructions with \( \text{POP} = 1 \) are described under "Programmed Operators"
- The BLL instruction is described under "Function Calls"
- The floating point instructions are treated in a separate section
- Effective address computation for all instructions is described under "Addressing"

Each instruction is specified in terms of its operands, its effect on the state of memory of the running process, and any unusual traps it may cause. Traps which are caused by the addressing system are the same for all instructions and are not considered. Traps caused by the map are the same except for the read-only trap. Its occurrence depends on whether the instruction attempts to modify memory; this should be obvious from the instruction description and will not be further mentioned. The address type is S or D for instructions which modify memory.

Part of the state is a 2-bit **condition-code**. This code is set by the RESULT of most instructions as follows:

- \( \varnothing \) if \( \text{RESULT} < \varnothing \)
- 1 if \( \text{RESULT} = \varnothing \)
- 2 if \( \text{RESULT} > \varnothing \)
The RESULT is indicated in the description of each instruction. Unless some other change in P is indicated, all instructions end with

\[ P + P + 1 \]

The INSTD bit in the status register is set to 0 at the end of every instruction, except for LOADS.

The address type of the instruction is indicated for every instruction, e.g.,

LDA (F)

In the description some special notation is used: STORE(X,Y) stores X in the memory location addressed by Y. The storing includes some special logic for (S) type instructions if a field or character is specified as operand (refer to Use of Addresses by Instructions); ABS(T) is the absolute value of T.

ABS(4B7) = 4B7.
## Summary of Abbreviations

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AR</td>
<td>A register</td>
</tr>
<tr>
<td>BR</td>
<td>B register</td>
</tr>
<tr>
<td>CR</td>
<td>C register</td>
</tr>
<tr>
<td>DR</td>
<td>D register</td>
</tr>
<tr>
<td>XR</td>
<td>X register</td>
</tr>
<tr>
<td>P</td>
<td>Program counter</td>
</tr>
<tr>
<td>L</td>
<td>Local environment register</td>
</tr>
<tr>
<td>G</td>
<td>Global environment register</td>
</tr>
<tr>
<td>CC</td>
<td>Condition Code, equivalent to RESULT:</td>
</tr>
<tr>
<td></td>
<td>( CC = \emptyset ) \quad RESULT &lt; \emptyset</td>
</tr>
<tr>
<td></td>
<td>( CC = 1 ) \quad RESULT = \emptyset</td>
</tr>
<tr>
<td></td>
<td>( CC = 2 ) \quad RESULT &gt; \emptyset</td>
</tr>
<tr>
<td>SR</td>
<td>Status register</td>
</tr>
<tr>
<td>OV</td>
<td>SR[22] \quad Overflow bit</td>
</tr>
<tr>
<td>TOV</td>
<td>SR[21] \quad Temporary Overflow bit</td>
</tr>
<tr>
<td>CARRY</td>
<td>SR[20] \quad Carry bit</td>
</tr>
<tr>
<td>PDFLAG</td>
<td>SR[19] \quad Permanent double-precision flag. Used to set TDFLAG after STF, STD or FCP</td>
</tr>
</tbody>
</table>
A. Data Transfer Instructions (12)

LDA (F) Load A register
   AR ← OP;
   RESULT ← AR;

LDB (F) Load B-register
   BR ← OP;
   RESULT ← BR;

LDX (F) Load X-register
   XR ← OP;
   CC is unchanged

LDD (F) Load double
   AR ← CONTENTS(Q);   BR ← CONTENTS(Q+1);
   CR ← CONTENTS(Q+2) & DR ← CONTENTS(Q+3) IF TDFLAG=1;
   RESULT ← AR;

EAX (E) Effective address to X
   XR ← Q;
   CC is unchanged

LAX (F) Load array index
   XR ← Q OR 4B6;   (sets TAG to 2 for indirection)
   CC is unchanged

Treats bit ATRAP in an array descriptor opposite to all other instructions
LNX (F) Load negative to X
   XR + -OP;   two's complement negation
   CC is unchanged

STA (S) Store A register
   STORE(AR,Q);
   CC is unchanged

STB (S) Store B register
   STORE(BR,Q);
   CC is unchanged

STX (S) Store X register
   STORE(XR,Q);
   CC is unchanged

STD (D) Store double
   STORE(AR,Q); STORE(BR,Q+1);
   STORE(CR,Q+2) & STORE(DR,Q+3) & TDFLAG + PDFLAG
   IF TDFLAG = 1;
   CC is unchanged

XMA (S) Exchange memory and A
   TEMP ← AR; AR ← OP; STORE(TEMP,Q);
   RESULT ← AR;
B. Integer Arithmetic Instructions (10)

ADD (F) Add memory to A

\[ AR + AR + OP; \] (two's complement)

CARRY = carry from bit \( \emptyset \) of adder, i.e., set if the
sum of AR and OP taken as unsigned 24-bit integers, is \( \geq 2^{24} \), and cleared otherwise;

TOV = 1 if the add causes overflow, i.e., if AR and OP
have the same sign but the sum has a different
sign, else \( \emptyset \);

OV = OV or TOV;

RESULT = AR;

SUB (F) Subtract memory from A

Proceed exactly like ADD except that \((-OP)\) replaces OP.
This is a two's complement negate, i.e., \((\text{NOT } OP + 1)\)

ADC (F) Add memory and CARRY to A

OV = \( \emptyset \)

AR = AR + OP + CARRY;

Then proceed exactly like ADD

SUC (F) Subtract memory from A + CARRY

OV = \( \emptyset \);

AR = AR + CARRY + (NOT OP);

Then proceed exactly like ADD
MIN (S) Memory increment
RESULT ← AR ← OP + 1;
STORE(RESULT, Q);

MDC (S) Memory decrement
RESULT ← AR ← OP - 1;
STORE(RESULT, Q);

ADM (S) Add to memory
RESULT ← AR ← OP + AR;
STORE(RESULT, Q);

ADX (F) Add to X
XR ← XR ← OP;
CC is unchanged

MUL (F) Multiply memory and A
TOV ← Ø;
TOV ← OV ← 1 IF OP = AR = 46464646B;
PROD ← AR * OP; as two's complement numbers, yielding a 47-bit two's complement result
AR[Ø, 23] ← PROD[Ø, 23];
BR[Ø, 22] ← PROD[24, 46];
BR[23] ← Ø;
RESULT ← (AR OR (BR RSH 1));

The product, consisting of a sign bit and 46 magnitude bits, is left-justified in the AB registers. If integers are being multiplied, an ASHD -1 is required to obtain the integer product in B.
DIV (F) Divide memory into AB

TEMP ← OP; TOV ← 0;
DIVIDEND ← AB[0, 46];
QUOTIENT ← DIVIDEND/TEMP;  

a 47 bit two's complement integer treating both operands as fractions in the range \(-1 \leq f < 1\), and obtaining a quotient with 23 fraction bits

TOV ← OV + 1 and proceed to next instruction unless \(-1 \leq QUOTIENT < 1\)

AR ← QUOTIENT;
TEMP ← QUOTIENT * TEMP;  
yielding a 47-bit product
BR ← (DIVIDEND - TEMP);  
as for multiply
this is the remainder
RESULT ← AR;

The quotient of the 47-bit dividend and the 24-bit divisor, both taken as signed two's complement fractions, is put into A and the remainder into B. Overflow occurs if the dividend is larger than the divisor, since the quotient cannot be represented as a fraction; in this case, the central registers are unaltered.

To divide an integer in A by one in memory, do ASHD -23 first.
C. Test Instructions (5)

ICP (F) Integer compare
RESULT ∝ AR - OP;

CPZ (F) Compare with zero
RESULT ∝ OP;

CMZ (F) Compare A and memory with zero
RESULT ∝ AR AND OP;

The following two instructions operate on string descriptors, which are pairs of indirect address words of type string. The intended interpretation is that the first points to the first character of the string, the second to the last character.

ISD (S) Increment string descriptor
TEMP ∝ CONTENTS(Q);
CSIZE ∝ TEMP[2,3]; CPOS ∝ TEMP[4,5];
RESULT ∝ TEMP - CONTENTS(Q + 1);
Proceed to next instruction if RESULT = 0;
IF CPOS + CSIZE < 3 DO;
  CPOS ∝ CPOS+1;
ELSE DO;
  CPOS ∝ 0; TEMP ∝ TEMP + 1;
ENDIF:
TEMP[2,3] ∝ CSIZE; TEMP[4,5] ∝ CPOS;
STORE(TEMP, Q);
If the string is empty (the two IAWs are equal) the instruction sets CC to 1 and exits. Otherwise it sets CC to 0 or 2, and increments the first IAW by one character position in the string.

DSD (S) Decrement string descriptor

```plaintext
    TEMP += CONTENTS(Q+1);
    CSIZE += TEMP[2,3]; CPOS += TEMP[4,5];
    RESULT += TEMP - CONTENTS(Q);
    Proceed to next instruction if RESULT = 0;
    IF CPOS > 0 DO;
        CPOS -= 1;
    ELSE DO;
        CPOS += 3-CSIZE; TEMP += TEMP -1;
    ENDDO;
    TEMP[2,3] += CSIZE; TEMP[4,5] += CPOS;
    STORE(TEMP,Q+1);
```

The idea is the same for ISD, but the second IAW is decremented by one character position.

D. Logical Instructions (3)

ETR (F) And A and memory

```plaintext
    AR += AR AND OP;
    RESULT += AR;
```

IOR (F) Or A and memory

```plaintext
    AR += AR OR OP;
    RESULT += AR;
```
EOR (F) Exclusive or A and memory
AR ← AR EOR OP;
RESULT ← AR;

E. Shift Instructions (6)
All shift instructions interpret the absolute value of OP MOD 64 as the number of shifts to be done. The sign of OP specifies the direction: positive for left shifts, negative for right.
SHIFTC ← ABS(OP MOD 64);
right shift as specified IF OP < 0 ELSE
left shift as specified;
RESULT ← AR;

ASHD (F) Arithmetic shift double (A and B registers)
A and B taken as a single 48-bit register are shifted. On a right shift, the original sign bit is copied into vacated bit positions. On a left shift, OV ← 1 if any of the bits shifted out differ from the final sign of A. TOV is set to 1 when OV is set, otherwise it is set to 0.

ASHA (F) Arithmetic shift A
Identical to ASHD except that only AR is shifted

LSHD (F) Logical shift double
A and B taken as a single 48-bit register are shifted. Vacated bit positions are filled with zeros.

LSHA (F) Logical shift A
Identical to LSHD except that only AR is shifted
CYD (F) Cycle double
A and B taken as a single 48-bit register are cycled. i.e., they are shifted, but bits which are shifted out one end fill the vacated positions at the other end.

CYA (F) Cycle A
Identical to CYD except that only AR is cycled.

F. Branch Instructions

BRU (E) Branch unconditionally
\[ p \leftarrow q; \]
CC is unchanged

Six instructions test the condition code

BLT (E) Branch on less than
\[ p \leftarrow q \text{ IF } cc = \emptyset; \quad (RESULT < \emptyset) \]
CC is unchanged

BLE (E) Branch on less than or equal
\[ p \leftarrow q \text{ IF } cc = \emptyset \text{ OR } cc = 1; \quad (RESULT \leq \emptyset) \]
CC is unchanged

BEQ (E) Branch on equal
\[ p \leftarrow q \text{ IF } cc = 1; \quad (RESULT = \emptyset) \]
CC is unchanged

BNE (E) Branch on not equal
\[ p \leftarrow q \text{ IF } cc \neq 1; \quad (RESULT \neq \emptyset) \]
CC is unchanged
BGE (E) Branch on greater than or equal
\[ P + Q \text{ IF } CC = 1 \text{ or } CC = 2; \quad (\text{RESULT} \geq \emptyset) \]
CC is unchanged

BGT (E) Branch on greater than
\[ P + Q \text{ IF } CC = 2; \quad (\text{RESULT} > \emptyset) \]
CC is unchanged

Two branch instructions affect the X register

 BRX (E) Branch on index
\[ XR + XR + 1; \]
\[ P + Q \text{ IF } XR < \emptyset; \]
CC is unchanged

 BSX (E) Branch and set X
\[ XR + P + 1; \]
\[ P + Q; \]
CC is unchanged

BLL (S) Branch and load L
is described elsewhere

G. Miscellaneous Instructions (5)

 HLT (F) Halt
Always causes the TI trap

 EXU (F) Execute
Initializes \( IR + XR \& R + Q \), then interprets CONTENTS(Q) as an instruction and executes it.
EAC (E) Effective address computation

This instruction computes the effective address of CONTENTS(Q) interpreted as an instruction word. Similar to EXU, IR and R are initialized to XR and Q respectively. The results of the computation are given in registers as follows:

\[ XR[\emptyset, 5] \leftarrow \text{RESULT} + 1 \& \text{AR} \leftarrow \text{OP} \]

if the address is Immediate

\[ XR[\emptyset, 5] \leftarrow \text{RESULT} + 2 \& XR[6, 23] \leftarrow Q \]

if the address is ROD or ROX read only

\[ XR[\emptyset, 5] \leftarrow \text{RESULT} + 3 \& XR[6, 23] \leftarrow Q \& \text{AR} \leftarrow \text{MASK} \& \text{BR} \leftarrow \text{SHIFT} \]

if the address refers to a field or character

MASK has bits \((24\text{-SIZE})\), 23 on, the rest off.

SHIFT equals to \((24\text{-}(FB + SIZE))\)

\[ XR[\emptyset, 5] \leftarrow \text{RESULT} + \emptyset \& XR[6, 23] \leftarrow Q \]

in all other cases

Note that Q - whenever given - is ring checked against R in the final phase of the address calculation. (Refer to "Addressing from Instructions")

SRS (F) set or reset status bits

The operand is used to set or reset the status register in the state in the following way:

\[ SR \leftarrow (SR \text{ OR \ OP IF } (\text{OP AND 1}) = 1 \text{ ELSE} \]

\[ SR \text{ AND NOT \ OP}); \]
TSB (F) Test status bits

RESULT = SR AND OP;

i.e., 1 bits in the operand select bits of SR. The condition code is set depending on whether all the selected bits are Ø or not.

H. OPR (F) Operate (1)

If the operand is negative, the instruction is a system call. Bits 14-15 in the absolute value of the operand select one of four alternatives:

Ø UCALL
1 UCALN
2 MCALL
3 MCALN

Bits 16-23 in the absolute value is the address for the system call. (as described in a separate section)
If the operand is positive, it is decoded to determine what is to be done:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>CAB</td>
<td>Copy A to B</td>
<td>BR + AR;</td>
</tr>
<tr>
<td>XAB</td>
<td>Exchange A and B</td>
<td>T + AR; AR + RESULT + BR; BR + T;</td>
</tr>
<tr>
<td>CBA</td>
<td>Copy B to A</td>
<td>AR + RESULT + BR;</td>
</tr>
<tr>
<td>CBX</td>
<td>Copy B to X</td>
<td>XR + BR;</td>
</tr>
<tr>
<td>XXB</td>
<td>Exchange B and X</td>
<td>T + BR; BR + XR; XR + T;</td>
</tr>
<tr>
<td>CXB</td>
<td>Copy X to B</td>
<td>BR + XR;</td>
</tr>
<tr>
<td>CAX</td>
<td>Copy A to X</td>
<td>XR + AR;</td>
</tr>
<tr>
<td>XXA</td>
<td>Exchange X and A</td>
<td>T + AR; AR + RESULT + XR; XR + T;</td>
</tr>
<tr>
<td>CXA</td>
<td>Copy X to A</td>
<td>RESULT + AR + XR;</td>
</tr>
<tr>
<td>CNA</td>
<td>Negate A</td>
<td>AR + RESULT + -AR;</td>
</tr>
<tr>
<td>CNX</td>
<td>Negate X</td>
<td>XR + -XR;</td>
</tr>
<tr>
<td>ZOA</td>
<td>Clear A</td>
<td>AR + RESULT + Ø;</td>
</tr>
<tr>
<td>ZAB</td>
<td>Clear AB</td>
<td>AR + BR + ER + Ø;</td>
</tr>
<tr>
<td>ZOB</td>
<td>Clear B</td>
<td>BR + Ø;</td>
</tr>
<tr>
<td>CGA</td>
<td>Copy G to A</td>
<td>AR + RESULT + G;</td>
</tr>
<tr>
<td>XGA</td>
<td>Exchange G and A</td>
<td>T + AR; AR + RESULT + G; G + T;</td>
</tr>
<tr>
<td>CLA</td>
<td>Copy L to A</td>
<td>AR + RESULT + L;</td>
</tr>
<tr>
<td>XLA</td>
<td>Exchange L and A</td>
<td>T + AR; AR + RESULT + L; L + T;</td>
</tr>
<tr>
<td>CSA</td>
<td>Copy SR to A</td>
<td>AR + RESULT + SR;</td>
</tr>
<tr>
<td>XSA</td>
<td>Exchange SR and A</td>
<td>T + AR; AR + RESULT + SR; SR + T;</td>
</tr>
<tr>
<td>CTA</td>
<td>Copy interval timer to A</td>
<td>A + RESULT + IT;</td>
</tr>
<tr>
<td>CCA</td>
<td>Copy compute time clock to A</td>
<td>A + RESULT + CTC;</td>
</tr>
<tr>
<td>NOP</td>
<td>No operation</td>
<td></td>
</tr>
</tbody>
</table>
MVB  Move block  
The block of AR words starting at XR is moved to the AR words starting at BR. The words are moved one at a time, and the registers are updated after each word is moved to reflect the number of words remaining to be moved. This instruction is interruptable. The move is done in such a way that no word is overwritten until it has been moved.

MVC  Move constant  
XR is stored into the AR words starting at BR. This instruction is interruptable.

MVS  Move string - (Not presently implemented)  
The string of AR bytes starting at the byte specified by BR taken as a string IAW is moved to the AR bytes starting at the byte specified by XR taken as a string IAW. The bytes are moved one at a time, and the registers are updated after each byte is moved to reflect the number of bytes remaining to be moved. If the source and target strings overlap, the move is done in such a way that no character is overwritten until it has been moved. If the strings do not overlap, after execution BR and XR will always point to the first characters after the source and target strings respectively. This instruction is interruptable.

CPS  Compare string - (Not presently implemented)  
The string of AR bytes starting at the byte specified by BR taken as a string IAW is compared with the AR bytes starting at
the byte specified by XR. RESULT is set to indicate whether
the first string is smaller, equal to, or greater than the se-
cond. The registers are updated every time a byte is compared.
This instruction is interruptable.

CLS   Compute length of string
AR and BR are taken as string IAWs. The number of bytes in the
string starting at the byte specified by AR and ending at the
byte specified by BR, -1 is put into AR. The CSIZE field of BR
is used to determine the byte size.
RESULT + AR;

ASP   Add to string pointer
AR is taken as a string IAW. Into XR is put a string IAW which
points to the XRth byte beyond the one pointed to by AR.

LLT   Locate leading transition
The bit number (counting from Ø on the left) of the left-most
bit in AB which differs from the sign bit of A is put into XR.
If no bits differ, Ø is put into XR.
RESULT + XR;

COB   Count one bits
The number of one bits in the A and B registers is put into XR.
RESULT + XR;
LOADS  Load state
Loads the first 10 words of the state (not including the compute time clock or the interval timer) from the 10 words addressed by XR. An MACC trap will occur if the new P is in a higher ring than the current P. This instruction does not clear the INSTD bit. An XMON or XUTIL trap may occur if the new P is in a lower ring than the current P and the XMONT or XUTILT bits are set in the current SR as described under "CPU Interruptability".

STORS  Store state
Stores the first 10 words of the state into the 10 words addressed by XR, but does not store P and XR; the corresponding locations are left unchanged.

LSC  Load string constant
The word addressed by XR is fetched and used to form a 4-word string constant in A, B, C, and D as follows:

\[
\begin{align*}
\text{TEMP} & \leftarrow \text{CONTENTS(XR)}; \\
\text{CSIZE} & \leftarrow \text{TEMP}[2,3]; \quad \text{CPOS} \leftarrow \text{TEMP}[4,5]; \\
\text{AR} & \leftarrow \text{BR} + 4B7 + \text{CSIZE} \times 4B6 + \\
& \quad (3 - \text{CSIZE}) \times 1B6 + \text{XR}; \\
\text{CR} & \leftarrow \text{DR} + 4B7 + \text{CSIZE} \times 4B6 + \\
& \quad \text{CPOS} \times 1B6 + \text{XR} + \text{TEMP}[6,23];
\end{align*}
\]

This means that the XR points to a word used to generate a string descriptor and that this word is immediately followed by the string constant specified.
The following OPRs are privileged. If $P < 600000$, the TI trap will occur.

- **SLOK** Set CPU lock
- **RLOK** Reset CPU lock
- **ALD** Absolute load A

Loads AR with the contents of the core location whose absolute address (i.e., unmapped address) is contained in XR.

- **AST** Absolute store A

Stores AR into the core location whose absolute address is contained in XR.

- **AAX** Absolute address to X

Loads XR with the absolute address corresponding to the virtual address in XR. Bit $\emptyset$ is set if the physical map entry was empty. Bit 3 is set if PMRO was on in the physical map entry, bit 2 is set if bit 3 is set or the dirty bit was clear.

- **PRO** Protect

Attempts to set PROi if AR[24-i] is on. If all the selected PROs are set successfully $CC \leftarrow \emptyset$; else $CC \leftarrow 1$.

- **UNPRO** Unprotect

Clears PROi if AR[24-i] is set.

- **ATTN** Attention

Sends a STROBE signal to microprocessor i if AR[24-i] is set.
USCL  μscheduler call

This OPR initiates a switch-processes sequence. The state of
the machine is dumped at the SAVE area (602764B). The interval
timer, shifted 7 to the right so that the least significant bit
counts milliseconds, is stored into the MCT field (8:0,7) of
the process' PRT entry.

The μscheduler is called with AR[0,5] as an opcode, the CPU is
put into the IDLE state.

CMAP  Clear map
Sets all EF empty flags in the map to 1.

CMAPS  Clear maps
Clears the maps of both CPUs in the system.

CAT  Copy A to timer
Copy A to interval timer IT + AR;

CAC  Copy A to clock
Copy A to compute time clock CTC + AR;

RUN  Read unique name
A unique name is read from the unique name generator and put
into AB.

BR + low order bits of unique name;
AR + high order bits of unique name;
LDMP Load physical map

An entry is loaded into the physical map by placing a 7-bit page number into bits 6-12 of the XR and the entry in bits 13-23 as follows:

```
TEMP ← CONTENTS(XR);
MAP'REG ← TEMP[6,12];
MAP'REG[0,0] ← EF ← TEMP[13,13];
MAP'REG[1,1] ← DB ← TEMP[14,14];
MAP'REG[2,2] ← PMRO ← TEMP[15,15];
MAP'REG[3,15] ← PHYSICAL'PAGE'NO ← TEMP[16,23];
```
13. **Floating Point**

A. **Number Representation**

A 48-bit single precision floating point datum represents a rational number in the following way:

1) **Positive numbers**

<table>
<thead>
<tr>
<th>0</th>
<th>1</th>
<th>11</th>
<th>12</th>
<th>47</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>M</td>
<td>N</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

M is the biased exponent E:

\[ E + M - 2^{000B}; \]

positive number \( X = N \times 2^{(E-35)} \)

where \( 2^{35} \leq N \leq 2^{36} - 1 \) and \( -2^{10} \leq E \leq 2^{10} - 1 \)

E.g. \( +1.0 \) is represented as

<table>
<thead>
<tr>
<th>0</th>
<th>1</th>
<th>11</th>
<th>12</th>
<th>47</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Largest number is \( 2^{2^{10}} \times (1 - 2^{-36}) \):

<table>
<thead>
<tr>
<th>0</th>
<th>1</th>
<th>11</th>
<th>12</th>
<th>47</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Smallest positive number is (except for un-normalized numbers, see below) \( 2^{-2^{10}} \):

<table>
<thead>
<tr>
<th>0</th>
<th>1</th>
<th>11</th>
<th>12</th>
<th>47</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
2) Negative numbers

The sign bit (bit $\emptyset$) indicates that the number is negative. $N$ is given in two's complement form:

Negative number $X = (N - 2^{36}) * 2^{(E-35)}, 1 \leq N \leq 2^{35}$

\[
\begin{array}{|c|c|c|}
\hline
\emptyset & 1 & \emptyset \\
\hline
\end{array}
\]

\[
\begin{array}{|c|c|c|}
\hline
1 & \emptyset & \emptyset \\
\hline
\end{array}
\]

$\emptyset$ $1.\emptyset \emptyset$

$\emptyset$

-1.0:

\[
\begin{array}{|c|c|c|}
\hline
\emptyset & 1 & \emptyset \\
\hline
1 & \emptyset & \emptyset \\
\hline
\end{array}
\]

\[
\begin{array}{|c|c|c|}
\hline
1 & \emptyset & \emptyset \\
\hline
1 & \emptyset & \emptyset \\
\hline
\end{array}
\]

1

Lowest negative number is $-2^{21\emptyset} \times (1 - 2^{-36})$

Maximum negative number is $-2^{-21\emptyset}$

3) Zero

\[
\begin{array}{|c|c|c|}
\hline
\emptyset & 1 & \emptyset \\
\hline
\end{array}
\]

\[
\begin{array}{|c|c|c|}
\hline
\emptyset & \emptyset & \emptyset \\
\hline
\end{array}
\]

$\emptyset$

4) Un-normalized numbers

The only un-normalized numbers allowed are these:

\[
\begin{array}{|c|c|c|}
\hline
\emptyset & 1 & \emptyset \\
\hline
\end{array}
\]

\[
\begin{array}{|c|c|c|}
\hline
\emptyset & \emptyset & \emptyset \\
\hline
\end{array}
\]

\[
\begin{array}{|c|c|c|}
\hline
\emptyset & \emptyset & \emptyset \\
\hline
\end{array}
\]

$N$

\[1 \leq N \leq 2^{35}\]

and their negatives, i.e., $|X| \leq 2^{-21\emptyset}$. Note that $\pm 2^{-21\emptyset}$ are both normalized and un-normalized.
5) Infinity

\[ \begin{array}{cccc}
\emptyset & 1 & 112 & 47 \\
-\infty: & 1 & 11 & 1 \emptyset.\emptyset & \emptyset \\
\end{array} \]

The symbol \(-\infty\) is treated as the single point at infinity in the one-point (projective) closure of the reals. Operations on \(-\infty\) are summarized in the Appendix.

6) Undefined floating point numbers

Data of the form

\[ \begin{array}{cccc}
\emptyset & 1 & 112 & 47 \\
\emptyset: & \emptyset & M & N \\
\end{array} \]

with \(\emptyset < M \& \emptyset \leq N \leq 2^{35} - 1\),

and their negatives are not floating point numbers. If such a number appears as an operand for any floating point operation, the trap UFN will occur.

B. Algebraic Closure Properties of Normalized Numbers

Numbers of the form A.1, A.2 and A.3 are normalized numbers. (n.n's)

1) If \(X\) is an n.n, so is \(-X\).

2) If \(X\) is an n.n not zero nor \(+2^{-2^{10}}\), so is \(1.\emptyset/X\).

The smallest possible n.n whose reciprocal is an n.n is

\[ 2^{-2^{10}} (1 + 2^{-35}). \]
C. Double Precision

The 96-bit double precision data have an additional 48 fraction bits. For example a DP positive number:

```
\[ X = (N + N' \times 2^{-48}) \times 2^{(E-35)}, \ \emptyset \leq N' \leq 2^{48} -1. \]
```

D. Floating Point Instructions (8) and OPRs

All floating point operations have single (SP) and double (DP) precision variants, bit TDFLAG in SR selecting the one to be used. Bit PDFLAG is used to set TDFLAG after a compare (FCP) or store (STF).

Floating operations set CC to indicate if the result is less or greater than or equal to \( \emptyset \). (STF and FIX leave CC unchanged.)

**FLD (E)** Floating load

An SP or DP floating point number starting at Q is copied into the floating point accumulator. (The A, B, C, D, and E central register)

**STF (D)** Floating store

SP: The floating point accumulator is rounded at bit 35 of the fraction and copied to (Q) and (Q+1).
DP: Four words are copied from FA to the locations starting at Q. A double floating store causes no rounding if the FDP bit in SR is set. Otherwise it rounds at bit 71 of the fraction and zeros the last 12 bits. The FDP bit thus determines whether DP numbers are stored with 72 or 84 bits of fraction. Overflow may occur because of the rounding. In all cases TDFLAG = PDFLAG after the store.

FAD (E) Floating add

SP: The operand is extended with 48 zeros on the right. A DP is then done.

DP: Let the operands be \( a \times 2^b, c \times 2^d \). The two exponents are compared. Suppose \( b \geq d \). Then \( c \) is shifted right by \( b - d \). An 87 bit register is provided to hold \( c \), which is loaded (sign + 84-bit fraction) into the 85 most significant bits. The two least significant bits are cleared. The 86 most significant bits participate in the right shift in the usual way. The least significant bit is 'sticky': if a \( 1 \) is ever shifted into it, it remains \( 1 \) from then on.

After \( c \) has been shifted, it is added to \( a \) in an 85-bit adder, yielding a result \( r \) of 87 bits. Bits 85:86 of \( c \) do not participate in addition.

Now, if an overflow has occurred (\( a[\emptyset] = c[\emptyset] \neq r[\emptyset] \)), \( r \) is shifted right by 1. \( r[86] \) is treated as a sticky bit in this shift just as it was in the shift of \( c \). \( b \) is incremented by 1 if this shift occurs and \( r[\emptyset] = \text{NOT} \ r[\emptyset] \);
The result is normalized by left shifting until either:

1) the sign bit differs from the next bit or
2) the fraction is 1100 .. 0

The exponent b is decremented by 1 for each left shift.

Lastly the result, rounded at bit 83 of the fraction (i.e., \( r[84] \), since when we say 'bit 83 of the fraction' we don't count the sign bit) in accordance with the rounding mode in force, is assigned to the floating point accumulator. See the discussion of rounding below for details. Both overflow and underflow may occur.

FSB (E) Floating subtract
Identical to addition except that the negative of the second operand is taken first. This cannot cause any abnormal conditions.

FMP (E) Floating multiply

SP: The accumulator is rounded to single precision, then the two 36-bit fractions are multiplied to yield a 72-bit result. The exponent which goes with the result is the sum of the exponents of the operands plus one, to correct for the placement of the binary point in the product. The 72-bit fraction is shifted left if required for normalization. No rounding is required since the accumulator can hold this entire product. Overflow or underflow may occur.

DP: The two 84-bit fractions and the two signs are multiplied to yield an 86-bit result (sign plus 85 magnitude bits) and an
87th bit which is the union of the 82 least significant bits of the full 168-bit product. The resulting 87-bit number and the exponent obtained by the procedure described for single precision are normalized and rounded like the result of an add.

FDV (E) Floating Divide

SP: The 36-bit divisor fraction is divided into 38 bits of the accumulator fraction to produce a 37-bit quotient. To this is appended a 38th bit which is set if the division is not exact or if the other 46 bits of the accumulator fraction are non-zero. The resulting 38-bit number is put into the accumulator and filled out with 46 zeros on the right. The exponent of the result is computed by subtracting the divisor exponent from the dividend exponent.

DP: The 84-bit divisor fraction is divided into the 84-bit accumulator fraction to produce an 85-bit quotient. The exponent is computed as for SP and the result is rounded in the usual way. Overflow or underflow may occur. Division by $0$ produces its own trap. (DIZ)

If the divisor is an un-normalized number it is normalized prior to division. It may or may not cause overflow as explained above.

FCP (E) Floating compare

Identical to floating subtract, but the result is not assigned to the floating accumulator. CC will be set as usual to indicate the sign of the result. TDFLAG = PFLAG
FLX (E) Fix and load X

XR is assigned a 24-bit integer which is the floor of the floating operand. If the floor is \( 2^{23} - 1 \) in magnitude, the trap FLXO occurs. The result does not depend on SP or DP mode.

FNA (OPR) Floating negative

The number in the floating point accumulator is replaced by its negative.

FIX (OPR)

Similar to FLX, but the operand is taken from the floating point accumulator and the result is put into RESULT and AR.

FLOAT (OPR)

A FLOAT operation produces a (normalized) floating point number in the floating point accumulator which when FIXed will restore the integer operand in AR. (unless it is 4B7) Nothing can go wrong with FLOAT.

E. Rounding

There is a three-bit field (TRMOD) in SR which specifies how rounding is to be done (the field PRMOD is used to set TRMOD after every FAD, FSB, FMP, FDV, STF or FCP). The descriptions of instructions above state explicitly each point where rounding is done. The phrase 'round at bit n of the fraction' means that bit n of the fraction (numbering the magnitude bits from 0 and not counting the sign) is the least significant bit retained.
The rounding modes are:

<table>
<thead>
<tr>
<th>TRMOD</th>
<th>Name</th>
<th>Rounding</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ø</td>
<td>N</td>
<td>nearest number</td>
</tr>
<tr>
<td>2</td>
<td>F</td>
<td>floor (toward Ø)</td>
</tr>
<tr>
<td>3</td>
<td>C</td>
<td>ceiling (away from Ø)</td>
</tr>
<tr>
<td>4</td>
<td>P</td>
<td>away from $-\infty$</td>
</tr>
<tr>
<td>5</td>
<td>M</td>
<td>toward $-\infty$</td>
</tr>
</tbody>
</table>

Rounding involves three bits. The first is the least significant bit to be retained and is called Q. The one following Q is called R. The third is the union of all the bits following R (sometimes only 1, none for double divide) and is called T.

The rounding rules are as follows (call the sign S):

- **N**: +1 (add 1 to least significant retained bit)
  - if R = 1 unless Q = Ø and T = Ø
- **F**: +1 if S = 1 and R or T = 1
- **C**: +1 if S = Ø and R or T = 1
- **P**: +1 if R or T = 1
- **M**: no action

**F. Overflow and Underflow**

Overflow and underflow occurs if at the end of a floating point instruction, the exponent is outside the permitted range.

Overflow always causes a trap (FLO). It leaves a correct result except for the exponent, which must be read as a 12-bit two's
complement number with sign bit the complement of the high-order bit preserved.

Underflow action depends on the SUF bit in SR. If it is set, no trap occurs and a suitable un-normalized number of zero results. Otherwise, trap FLU occurs and the result is correct (and normalized) with the same rule for the exponent as was stated for overflow.
APPENDIX CONTENTS

<table>
<thead>
<tr>
<th>Topic</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>DEFINITION OF INSTRUCTION CODES</td>
<td>103</td>
</tr>
<tr>
<td>DEFINITION OF OPR ADDRESSES</td>
<td>104</td>
</tr>
<tr>
<td>SUMMARY OF ADDRESSING</td>
<td>105</td>
</tr>
<tr>
<td>SUMMARY OF INSTRUCTION ADDRESSING</td>
<td>106</td>
</tr>
<tr>
<td>FIXED TRAPS</td>
<td>108</td>
</tr>
<tr>
<td>RING-DEPENDENT TRAPS</td>
<td>109</td>
</tr>
<tr>
<td>RING-DEPENDENT TRAP IØ: BLLERR</td>
<td>110</td>
</tr>
<tr>
<td>SUMMARY OF IMPORTANT CORE ADDRESS</td>
<td>111</td>
</tr>
<tr>
<td>SPL PROGRAM TO DEFINE BLL</td>
<td>113</td>
</tr>
<tr>
<td>WORD FORMATS</td>
<td>118</td>
</tr>
<tr>
<td>SOME FIELDS IN OCTAL FORM</td>
<td>127</td>
</tr>
<tr>
<td>CHT HASHING ALGORITHM</td>
<td>128</td>
</tr>
</tbody>
</table>
### Definition of Instruction Codes

<table>
<thead>
<tr>
<th>Code</th>
<th>Mnemonic</th>
<th>A.Type</th>
<th>Code</th>
<th>Mnemonic</th>
<th>A.Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>ø</td>
<td>HLT</td>
<td>F</td>
<td>4ø</td>
<td>ASHD</td>
<td>F*</td>
</tr>
<tr>
<td>1</td>
<td>LDA</td>
<td>F*</td>
<td>41</td>
<td>ASHA</td>
<td>F*</td>
</tr>
<tr>
<td>2</td>
<td>LDB</td>
<td>F*</td>
<td>42</td>
<td>LSHD</td>
<td>F*</td>
</tr>
<tr>
<td>3</td>
<td>LDX</td>
<td>F</td>
<td>43</td>
<td>LSHA</td>
<td>F*</td>
</tr>
<tr>
<td>4</td>
<td>LDD</td>
<td>F*</td>
<td>44</td>
<td>CYD</td>
<td>F*</td>
</tr>
<tr>
<td>5</td>
<td>EAX</td>
<td>E</td>
<td>45</td>
<td>CYA</td>
<td>F*</td>
</tr>
<tr>
<td>6</td>
<td>LNX</td>
<td>F</td>
<td>46</td>
<td>TSB</td>
<td>F*</td>
</tr>
<tr>
<td>7</td>
<td>XMA</td>
<td>S*</td>
<td>47</td>
<td>LAX</td>
<td>F</td>
</tr>
<tr>
<td>1ø</td>
<td>ETR</td>
<td>F*</td>
<td>5ø</td>
<td>BRU</td>
<td>E</td>
</tr>
<tr>
<td>11</td>
<td>IOR</td>
<td>F*</td>
<td>51</td>
<td>BLT</td>
<td>E</td>
</tr>
<tr>
<td>12</td>
<td>EOR</td>
<td>F*</td>
<td>52</td>
<td>BEQ</td>
<td>E</td>
</tr>
<tr>
<td>13</td>
<td>STD</td>
<td>D</td>
<td>53</td>
<td>BLE</td>
<td>E</td>
</tr>
<tr>
<td>14</td>
<td>STF</td>
<td>D</td>
<td>54</td>
<td>BGT</td>
<td>E</td>
</tr>
<tr>
<td>15</td>
<td>STA</td>
<td>S</td>
<td>55</td>
<td>BNE</td>
<td>E</td>
</tr>
<tr>
<td>16</td>
<td>STB</td>
<td>S</td>
<td>56</td>
<td>BGE</td>
<td>E</td>
</tr>
<tr>
<td>17</td>
<td>STX</td>
<td>S</td>
<td>57</td>
<td>BLL</td>
<td>S</td>
</tr>
<tr>
<td>2ø</td>
<td>ADD</td>
<td>F*</td>
<td>6ø</td>
<td>BLLN</td>
<td>S</td>
</tr>
<tr>
<td>21</td>
<td>SUB</td>
<td>F*</td>
<td>61</td>
<td>BRX</td>
<td>E</td>
</tr>
<tr>
<td>22</td>
<td>ADC</td>
<td>F*</td>
<td>62</td>
<td>BSX</td>
<td>E</td>
</tr>
<tr>
<td>23</td>
<td>SUC</td>
<td>F*</td>
<td>63</td>
<td>SRS</td>
<td>F</td>
</tr>
<tr>
<td>24</td>
<td>ADM</td>
<td>S*</td>
<td>64</td>
<td>EAC</td>
<td>E*</td>
</tr>
<tr>
<td>25</td>
<td>ADX</td>
<td>F</td>
<td>65</td>
<td></td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>MIN</td>
<td>S*</td>
<td>66</td>
<td></td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>MDC</td>
<td>S*</td>
<td>67</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3ø</td>
<td>MUL</td>
<td>F*</td>
<td>7ø</td>
<td>FLX</td>
<td>F</td>
</tr>
<tr>
<td>31</td>
<td>DIV</td>
<td>F*</td>
<td>71</td>
<td>FLD</td>
<td>F*</td>
</tr>
<tr>
<td>32</td>
<td>ICP</td>
<td>F*</td>
<td>72</td>
<td>PCP</td>
<td>F*</td>
</tr>
<tr>
<td>33</td>
<td>CPZ</td>
<td>F*</td>
<td>73</td>
<td>FAD</td>
<td>F*</td>
</tr>
<tr>
<td>34</td>
<td>CMZ</td>
<td>F*</td>
<td>74</td>
<td>PSB</td>
<td>F*</td>
</tr>
<tr>
<td>35</td>
<td>ISD</td>
<td>S*</td>
<td>75</td>
<td>FMP</td>
<td>F*</td>
</tr>
<tr>
<td>36</td>
<td>DSD</td>
<td>S*</td>
<td>76</td>
<td>PDV</td>
<td>F*</td>
</tr>
<tr>
<td>37</td>
<td>EXU</td>
<td>F?</td>
<td>77</td>
<td>OPR</td>
<td>F?</td>
</tr>
</tbody>
</table>

* indicates that CC is set by the instruction
### Definition of OPR Addresses

<table>
<thead>
<tr>
<th>OPR Address</th>
<th>Mnemonic</th>
<th>OPR Address</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\emptyset$</td>
<td>CAB</td>
<td>$4\emptyset$</td>
<td>LOADS *</td>
</tr>
<tr>
<td>1</td>
<td>XAB *</td>
<td>41</td>
<td>STORS *</td>
</tr>
<tr>
<td>2</td>
<td>CBA *</td>
<td>42</td>
<td>LSC</td>
</tr>
<tr>
<td>3</td>
<td>CBX</td>
<td>43</td>
<td>FIX *</td>
</tr>
<tr>
<td>4</td>
<td>XXB</td>
<td>44</td>
<td>FLOAT *</td>
</tr>
<tr>
<td>5</td>
<td>CXB</td>
<td>45</td>
<td>FNA *</td>
</tr>
<tr>
<td>6</td>
<td>CAX</td>
<td>46</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>XXA *</td>
<td>47</td>
<td></td>
</tr>
<tr>
<td>$1\emptyset$</td>
<td>CXA *</td>
<td>5$\emptyset$</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>CNA *</td>
<td>51</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>CNX</td>
<td>52</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>ZOA *</td>
<td>53</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>ZAB</td>
<td>54</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>ZOB</td>
<td>55</td>
<td>SLOK</td>
</tr>
<tr>
<td>16</td>
<td>CGA *</td>
<td>56</td>
<td>RLOK</td>
</tr>
<tr>
<td>17</td>
<td>XGA *</td>
<td>57</td>
<td>ALD *</td>
</tr>
<tr>
<td>$2\emptyset$</td>
<td>CLA *</td>
<td>6$\emptyset$</td>
<td>AST *</td>
</tr>
<tr>
<td>21</td>
<td>XLA *</td>
<td>61</td>
<td>AAX *</td>
</tr>
<tr>
<td>22</td>
<td>CSA *</td>
<td>62</td>
<td>PRO *</td>
</tr>
<tr>
<td>23</td>
<td>XSA *</td>
<td>63</td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>CTA *</td>
<td>64</td>
<td>UNPRO *</td>
</tr>
<tr>
<td>25</td>
<td>CCA *</td>
<td>65</td>
<td>ATTN</td>
</tr>
<tr>
<td>26</td>
<td>NOP</td>
<td>66</td>
<td>USCL</td>
</tr>
<tr>
<td>27</td>
<td>MVB</td>
<td>67</td>
<td>CMAP</td>
</tr>
<tr>
<td>$3\emptyset$</td>
<td>MVC</td>
<td>7$\emptyset$</td>
<td>CMAPS</td>
</tr>
<tr>
<td>31</td>
<td>MVS</td>
<td>71</td>
<td>CAT</td>
</tr>
<tr>
<td>32</td>
<td>CPS *</td>
<td>72</td>
<td>CAC</td>
</tr>
<tr>
<td>33</td>
<td>CLS *</td>
<td>73</td>
<td>RUN *</td>
</tr>
<tr>
<td>34</td>
<td>ASP</td>
<td>74</td>
<td></td>
</tr>
<tr>
<td>35</td>
<td>LLT *</td>
<td>75</td>
<td>LDMAP</td>
</tr>
<tr>
<td>36</td>
<td>COB *</td>
<td>76</td>
<td></td>
</tr>
<tr>
<td>37</td>
<td></td>
<td>77</td>
<td></td>
</tr>
</tbody>
</table>

* indicates that CC is set by the OPR
SUMMARY OF ADDRESSING

Notation used in defining addressing modes.

\[ W[i,j] \] means bits \( i \) to \( j \) of \( W \) (the address field of the instruction) considered as a 24-bit number. \( W[i,i] \) is represented by \( W[i] \).

\text{CONTENTS}(N) \] means the contents of the memory location with address \( N \). Ring checking is performed with \( R \) as source and \( N \) as target.

\text{IA}(N) \] means that the indirect addressing sequence is initiated by:

\begin{verbatim}
FUNCTION IA(N);
  IAW = CONTENTS(N);
  R = N;
  *PROCEED TO PROCESS IAW
\end{verbatim}

By the time it is finished, the IA function will set the value of the address (Q) or the operand (OP).

All instructions start with \( IR = XR \; \& \; R + P \);
### SUMMARY OF INSTRUCTION ADDRESSING

<table>
<thead>
<tr>
<th>Abbr</th>
<th>Name</th>
<th>Notation</th>
<th>Address Computation</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>DIRECT</td>
<td>OPC G'[W];</td>
<td>Q + W + G; OP + CONTENTS(Q);</td>
</tr>
<tr>
<td>I</td>
<td>INDIRECT</td>
<td>OPC $G'[W];</td>
<td>IA(W + G);</td>
</tr>
<tr>
<td>X</td>
<td>INDEXED</td>
<td>OPC X'[W];</td>
<td>Q + W + IR; OP + CONTENTS(Q);</td>
</tr>
<tr>
<td>PD</td>
<td>Pointer-Displacement</td>
<td>OPC P[D];</td>
<td>PTR + IR IF (W[16,23] = 0) ELSE PTR + CONTENTS((G + W[17,23])) IF (W[16] = 0) ELSE PTR + CONTENTS((L + W[17,23])); DISP + SIGNED((W[11,15])); Q + PTR + DISP; OP + CONTENTS(Q);</td>
</tr>
<tr>
<td>PDI</td>
<td>Pointer-Displacement Indirect</td>
<td>OPC $P[D];</td>
<td>Q + PTR + DISP; * AS FOR PD MODE IA(Q);</td>
</tr>
<tr>
<td>BX</td>
<td>Base-Index</td>
<td>OPC B[I];</td>
<td>BASE + IR IF (W[16,23] = 0) ELSE BASE + G + (W[17,23]) IF (W[16] = 0) ELSE BASE + L + W[17,23]; IR + IR IF (W[11,15] = 0) ELSE IR + CONTENTS((G + W[11,15])) IF (W[11] = 0) ELSE IR + CONTENTS((L + W[11,15])); IA(BASE);</td>
</tr>
<tr>
<td>BXD</td>
<td>Base-Index-Displacement</td>
<td>OPC ($X')[I+D];</td>
<td>BASE + IR; INDEX + 0 IF (W[16,23] = 0) ELSE INDEX + CONTENTS((G + W[17,23])) IF (W[16] = 0) ELSE INDEX + CONTENTS((L + W[17,23])); DISP + SIGNED((W[11,15])); IR + INDEX + DISP; IA(BASE);</td>
</tr>
</tbody>
</table>
SUMMARY OF INSTRUCTION ADDRESSING (continued)

<table>
<thead>
<tr>
<th>Abbr</th>
<th>Name</th>
<th>Notation</th>
<th>Address Computation</th>
</tr>
</thead>
<tbody>
<tr>
<td>LR</td>
<td>L-Relative</td>
<td>OPC L'[D];</td>
<td>DISP + W[13, 23]; Q + L + DISP; OP + CONTENTS(Q);</td>
</tr>
<tr>
<td>LRI</td>
<td>L-Relative-Indirect</td>
<td>OPC $L'[D];</td>
<td>DISP + W[13, 23]; Q + L + DISP; IA(Q);</td>
</tr>
<tr>
<td>Field</td>
<td>SE(2), SIZE(3, 7), FB(8,12), DISP(13,23)</td>
<td>Q + IR + DISP; U + CONTENTS(Q); OP + U[FB,FB+SIZE-1]; OP + OP - 2**(24-FB) IF SE = 1 AND OP[FB,FB] = 1;</td>
<td></td>
</tr>
<tr>
<td>String</td>
<td>CSIZE(2,3), CPOS(4,5), WA(6,23)</td>
<td>Select byte CPOS of CSIZE from word WA of string.</td>
<td></td>
</tr>
<tr>
<td>Array</td>
<td>LB(2), ATRAP(3), LEB(4), MULTS(5,6), MULTL(5,16), UBS(7,23), UBL(11,23)</td>
<td>TRAP'ABE(R) IF IR &lt; LB; IATRP(R) IF (ATRAP=1) AND (INSTR=LA); IATRP(R) IF (ATRAP=1) AND (INSTR=LA); IF LEB = φ DO; TRAP'ABE(R) IF IR &gt; UBS; IR + (IR-LB) * (MULTS+1); ELSE DO; TRAP'ABE(R) IF IR &gt; UBL; IR + (IR-LB) * (MULTL+1); ENDP; T = R + 1; NORMAL'IA(T);</td>
<td></td>
</tr>
</tbody>
</table>
### FIXED TRAPS

<table>
<thead>
<tr>
<th>Number</th>
<th>Name</th>
<th>Caused by</th>
<th>Parameter</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>MACC</td>
<td>Memory access error - attempted access to monitor from below M or utility from below U</td>
<td>Q+(RING(R)-1)*1B6</td>
</tr>
<tr>
<td>2</td>
<td>PRO</td>
<td>attempted write of RO page</td>
<td>Q</td>
</tr>
<tr>
<td>3</td>
<td>PNIM</td>
<td>attempted reference to page not in map</td>
<td>Q</td>
</tr>
<tr>
<td>4</td>
<td>PNIC</td>
<td>attempted reference to page not in core</td>
<td>Q</td>
</tr>
<tr>
<td>5</td>
<td>TO</td>
<td>timer overflow - not in monitor mode</td>
<td>---</td>
</tr>
<tr>
<td>6</td>
<td>PI</td>
<td>privileged instruction</td>
<td>---</td>
</tr>
<tr>
<td>7</td>
<td>TI</td>
<td>trapped instruction</td>
<td>---</td>
</tr>
<tr>
<td>8</td>
<td>XMON</td>
<td>on exit from monitor via any BLL or LOADS if XMONT is set in the state</td>
<td>---</td>
</tr>
<tr>
<td>9</td>
<td>XUTIL</td>
<td>on exit from utility via any BLL or LOADS if XUTILT is set in the state</td>
<td>---</td>
</tr>
<tr>
<td>11</td>
<td>ILIM</td>
<td>indirect limit exceeded</td>
<td>address of IAW</td>
</tr>
<tr>
<td>12</td>
<td>MAB</td>
<td>map abort</td>
<td>---</td>
</tr>
</tbody>
</table>
RING-DEPENDENT TRAPS

<table>
<thead>
<tr>
<th>Number</th>
<th>Name</th>
<th>Caused by</th>
<th>Parameter</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>ABE</td>
<td>array bound exceeded</td>
<td>address of IAW</td>
</tr>
<tr>
<td>2</td>
<td>FLO</td>
<td>floating overflow</td>
<td>---</td>
</tr>
<tr>
<td>3</td>
<td>FLU</td>
<td>floating underflow</td>
<td>---</td>
</tr>
<tr>
<td>4</td>
<td>RO</td>
<td>read only trap</td>
<td>address of ROD or ROX IAW</td>
</tr>
<tr>
<td>5</td>
<td>IATRP</td>
<td>indirect address trap bit</td>
<td>address of IAW</td>
</tr>
<tr>
<td>6</td>
<td>UFN</td>
<td>undefined floating number</td>
<td>---</td>
</tr>
<tr>
<td>7</td>
<td>FLXO</td>
<td>overflow on FIX or FLX instruction</td>
<td>---</td>
</tr>
<tr>
<td>8</td>
<td>DIZ</td>
<td>floating divide by zero</td>
<td>---</td>
</tr>
<tr>
<td>9</td>
<td>STKOV</td>
<td>stack overflow</td>
<td>---</td>
</tr>
<tr>
<td>10</td>
<td>BLLERR</td>
<td>function call error described in separate table on the next page</td>
<td>NAW+CLASS*1B6</td>
</tr>
</tbody>
</table>
RING-DEPENDENT TRAP $I6$: BLLERR

<table>
<thead>
<tr>
<th>Class</th>
<th>Description</th>
<th>Parameter</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>address type error in A</td>
<td>1B6</td>
</tr>
<tr>
<td>2</td>
<td>wrong number of arguments</td>
<td>2B6 + NAW</td>
</tr>
<tr>
<td>3</td>
<td>argument type mismatch</td>
<td>3B6 + NAW</td>
</tr>
<tr>
<td>4</td>
<td>inadmissible argument</td>
<td>4B6 + NAW</td>
</tr>
<tr>
<td>5</td>
<td>address type error</td>
<td>5B6 + NAW</td>
</tr>
<tr>
<td>6</td>
<td>array, label or string descriptor format error</td>
<td>6B6 + NAW</td>
</tr>
</tbody>
</table>
SUMMARY OF IMPORTANT CORE ADDRESS

Ø                      Start at the user ring
G'[Ø]                  POP entry IAW
G'[1]                   2nd word of POP entry IAW
G'[2]                   SP - Stack Pointer
G'[3]                   SL - Stack Limit
G'[4]                   Ring dependent trap - P is stored here
G'[5]                   Ring dependent trap - parameter is stored here
G'[6]                   Ring dependent trap service entry IAW
G'[7]                   (may be used as 2nd word of IAW)
G'[31]                  Last word which can be used as an index in BX
G'[127]                 Last word which can be used as a pointer in PD or IPD or as a base in BX
G'[37777B]              Last word which can be accessed by D, I addressing
L'[Ø]                   1st word of the return descriptor - P
L'[1]                   2nd word of the return descriptor - L, STK, CPA
L'[2]                   SYSPOP transfer address
L'[31]                  Similar to G'[31]
L'[127]                 Similar to G'[127]
L'[2Ø47]                Last word which can be addressed by L, LI addressing
SUMMARY OF IMPORTANT CORE ADDRESS (continued)

400000B Start of utility ring, G for utility
400014B G may be stored here
400016B UCALL entry IAW
600000B Start of monitor ring, G for monitor, context block
600014B G may be stored here
602752B State is stored here if a fixed trap occurs
602764B Start of the SAVE area
604000B MCALL entry IAW
604002B Fixed trap entry
777777B Maximum virtual address
SPL PROGRAM TO DEFINE BLL

* SPL PROGRAM TO DEFINE BLL

BLL: N+Ø; SPEC+Ø; MCAL+Ø; NEWG+G; GOTO BLLl;
BLLN: N+1; SPEC+Ø; MCAL+Ø; NEWG+G; GOTO BLLl;

* OPR WITH NEGATIVE OPERAND:

OPR: OP+ -OP;
   N+OP $ BIT15; SPEC+Ø;
   MCAL+OP $ BIT14+1;
   (NEWG+4ØØØØØB & R+4ØØØ14B) IF MCAL=1 ELSE
   (NEWG+6ØØØØØB & R+6Ø4ØØØB);
   IR+OP $ BIT16THRU23; IA(R); GOTO BLLl;

* POP:

POP: POPW+CONTENTS(P); IR+POPW $ POPC; N+Ø
   SPEC+1; MCAL+Ø; NEWG+G;
   IA(G); TI() IF IMMEDIATE=1; GOTO BLLl;

* BLLl:

NEWPW+CONTENTS(Q);
BLLERR(1) IF NEWPW $ BIT5;
NEWP+(NEWPW $ FLW IF NEWPW $ BIT4=Ø
   ELSE Q+NEWPW $ FSRW);
BRD+CONTENTS(Q+1) FTNATF+Ø;
CLL+BRD $ BITØ; STK+BRD $ BIT1;
CPA+BRD $ BIT2;
CPR+BRD $ BIT3 IF CLL=1 ELSE UWSTK+BRD $ BIT3;
REL+BRD $ BIT4; FTN+BRD $ BIT5;
NEWL+E+BRD $ FE;
IF RING(NEWP)<RING(P) DO;
   NEWG+G[14]; RET+1;
ENDIF;

* OBTAIN NEW LOCAL ENVIRONMENT

* IF STK=1 DC;
   IF CLL=Ø DO;
      IF UWSTK=Ø; SP=L;
      ELSE DO; SP=E; NEWL+E.FE;
      ENDF;
      ELSE DO;
      SP+NEWG[2]+E; STKOV() IF SP>=NEWG[3];
      NEWL+NEWG[2];
      ENDF;
      ELSE DO;
      NEWL+L IF NEWL=Ø;
      ENDF;

* RINGCHECK(NEWP);
* COPY ARGUMENTS

BLLERR(2) IF N=CPA;
NAW+P+1;
IF CPA\#Ø DO;
   FOR NFW\#NEWP BY 1 DO;
      R\#NEWP; FP\#CONTENTS(NFW);
      FTYPE\#FP $ TYPE;
      IF SPEC=1 DO;
         SPEC\#Ø; AP\#POFW; NAW\#NAW-1;
         ATYPE\#FTYPE; ASTR\#FP $ FSTR; AENDF\#FP $ ENDF;
      ELSE DO;
      LØ:
         R\#P; AP\#CONTENTS(NAW);
         ATYPE\#AP $ TYPE; ASTR\#AP $ STR;
         AENDF\#AP $ ENDF;
      ENDIF;
      IF ATYPE=Ø DO;
      * JUMP IN ACTUAL ARGUMENT LIST
         R\#P; IR\#XR; EA(NAW);
         BLLERR(5) IF IMMEDIATE;
         NAW\#Ø;
         GOTO LØ;
      ELSE DO;
         BLLERR(2) IF AENDF\#FP $ ENDF;
         IF ATYPE\#FTYPE DO;
      * TYPES DISAGREE. ERROR UNLESS ONE IS JOKER, JOKER IS CHECKED
      * FOR BELOW UNLESS CADDR=1 OR FSTR=ARRAY, IN WHICH CASE IT IS
      * NOT CHECKED.
         IF ATYPE\#14 DO;
            BLLERR(3) IF FTYPE\#14;
            FTYPE\#ATYPE;
         ENDIF;
         ENDIF;
         NAWP\#NAW;
         IF ASTR=Ø OR ASTR=2 DO;
            NAW\#NAW+1 IF ASTR=2;
            IF FP $ FSTR=Ø AND ASTR=2 OR FP $ FSTR=1
               AND ASTR=Ø DO;
               BLLERR(3) IF FTN=Ø; FTNATF\#1;
               TEMP\#NAW\#1B6;
               GOTO L1;
            ENDIF;
         ELSE DO;
            BLLERR(3) IF FP $ FSTR=Ø;
         ENDIF;
      * CHECK FOR ACTUAL ARG IN ACCUMULATOR
         IF (AP AND 7ØØ37777B)\#Ø DO;
            R\#P; IR\#XR; EA(NAW); ARGADR\#Q;
            IF FP $ CADDR=1 DO;
               IF IMMEDIATE=1 DO;
         * CONSTRUCT IMMEDIATE LAW
            TEMP\#OP AND 3777B OR 1634B4;
      ELSE DO;
         RINGCHECK(ARGADR); TEMP\#ARGADR;
* MAKE THE IAW READ-ONLY IF NECESSARY
  TEMP<TEMP+1B7 IF READONLY=1 OR ASTR=3;
ENDIF;

* FIX UP SO THE COPY VALUE CODE WILL COPY THE ADDRESS IN TEMP
L1:
  FTYPE=1; FP $ FSTR=1;
ELSE DO;
  IF IMMEDIATE=1 DO;
    BLLLERR(5) IF FTYPE#1 OR FP $ FSTR=Ø;
  ENDF;
  TEMP+(OP IF FTYPE=1 ELSE CONTENTS(ARGADR));
ENDIF;
OLDR+R;
CPYADR+((FP AND 3777B)+NEWL IF FP<Ø ELSE
  (FP AND 3777B)+NEWG);
GOTO ARRAY IF FP $ FSTR=Ø;
COUNT+(1 IF FTYPE=1 OR FTYPE=9 ELSE
  2 IF FTYPE=2 OR FTYPE=3 ELSE
  4 IF FTYPE=4 OR FTYPE=5 OR FTYPE=6
ELSE GOTO STRING IF FTYPE=7
ELSE GOTO LABEL IF FTYPE=8
ELSE BLLLERR(4));
UFIN'TRAP() IF FTYPE=3 OR FTYPE=4)
  AND UNDEFINED(TEMP);
L2:
R+NEWP; $CPYADR<TEMP; COUNT+CUNT-1;
IF COUNT#Ø DO;
  R+OLDR; Q+Q+1;
  CPYADR+CPYADR+1;
  TEMP+CONTENTS(Q); GOTO L2;
ENDIF;
ELSE DO;
  BLLLERR(5) IF FP $ CADDR=1 OR FP $ FSTR=Ø;
  CPYADR+((FP AND 3777B)+NEWL IF FP<Ø ELSE
  (FP AND 3777B)+NEWG);
IF FTYPE=3 OR FTYPE=4 DO;
  STF(CPYADR);
ELSE DO;
  COUNT+(1 IF FTYPE=1 OR FTYPE=9 ELSE
  2 IF FTYPE=2 ELSE
  4 IF FTYPE=5 OR FTYPE=6 ELSE
  BLLLERR(4));
R+NEWP;
STORE(CPYADR, A);
IF COUNT#1 DO;
  STORE(CPYADR+1, B);
  IF COUNT#2 DO;
    STORE(CPYADR+2, C);
    STORE(CPYADR+3, D);
  ENDF;
ENDIF;
ENDIF;
ENDIF;
ENDIF;
NAW+NAW+1;
L3:
    ENDIF;
    INTERRUPT 'CHECK();
    GOTO L4 IF FP $ ENDP=1;
ENDFOR;
L4:
    NEWP+NEWP+1;
    ENDIF;
*
* COMPUTE RETURN DESCRIPTOR
IF CLL=1 DO;
    R->NEWP;
    NEWL[∅] $ NAW;
    NEWL[1] = L+2B7*STK+1B7*CPR;
    NEWG[14B]+G IF MCAL->∅ AND RING(NEWP)>RING(P);
ENDIF;
IF STK=1 DO;
    IF CLL=1 DO
        R->NEWP; NEWG[2]+SP;
    ELSE DO;
        R+P; G[2]+SP;
    ENDIF;
ENDIF;
IF MCAL=2 DO;
MENTER:
    PROTECT(4);
    SET 'LOCK();
ENDIF;
SR $ TDFLAG+SR $ PDFLAG+∅ IF MCAL>∅;
L+NEWL; G+NEWG; OLDP+P; P+NEWP;
IF RET=1 DO;
    IF OLDP>=6B5 DO;
MEXIT:
        UNPROTECT(4);
        RESET 'LOCK();
        XMON 'TRAP() IF SR $ XMON;
    ELSE DO;
        XUTIL 'TRAP() IF SR $ XUTIL;
    ENDIF;
ENDIF;
P+P+1 IF FTN=1 AND FTNATF=∅;
*
* EXIT FROM BLL
    GOTO NEXT 'INSTRUCTION;
*
STRING: COUNT+4; GOTO L2 IF MCAL=∅
    FORM+TEMP AND 14B6 OR 4B7; OLDT+∅;
    FOR I+$ BY 1 DO;
        R+P; RINGCHECK(TEMP);
        BLLERR(6) IF OLDT $ WA=TEMP $ WA OR
            OLDT $ WA=TEMP $ WA AND
            OLDT $ CPOS>TEMP $ CPOS;
        R+NEWP; $(CPYADR+I)+TEMP AND NOT 74B6 OR FORM;
    GOTO L3 IF I=3; R+OLDR; OLDT+TEMP;
    TEMP+CONTENTS(ARGADR+I+1);
ENDFOR;
LABEL: Q+(TEMP $ FLW IF TEMP $ BIT4=Ø
    ELSE ARGADR+TEMP $ FSRW);
    RINGCHECK(Q) IF MCAL>Ø;
    R+NEWP;
    STORE(CPYADR, Q AND NOT 75B6 OR TEMP AND 75B6);
    R+OLDR; BRD+CONTENTS(ARGADR+1);
    IF BRD $ FE=Ø AND BRD $ FSTK=Ø DO;
        BRD+BRD AND NOT 4B7 IF MCAL>Ø;
        BRD+BRD OR (L IF STK=Ø ELSE NEWL+2B7+4B6);
    ELSE DO;
        BLLERR(6) IF MCAL>Ø;
    ENDIF;
    R+NEWP;
    STORE(COPYADR+1,BRD); GOTO L2;

ARRAY: R+NEWP; $CPYADR+TEMP;
    BLLERR(6) IF TEMP $ IAT#3;
    IF MCAL>Ø DO;
        IF+(TEMP $ UB1 IF TEMP $ LEB=Ø ELSE TEMP $ UB2);
        IA(ARGADR+1); RINGCHECK(Q);
    ENDIF;
    IR+Ø; R+ARGADR; IA(ARGADR+1);
    BLLERR(6) IF IMMEDIATE=1;
    RINGCHECK(Q) IF MCAL>Ø;
    R+NEWP;
    $(CPYADR+1)+Q+(4B6 IF READONLY=Ø ELSE 12B6));
    GOTO L3;
WORD FORMATS

A. Instruction Word

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Normal Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>ø-2</td>
<td>TAG</td>
<td>Addressing mode for TAG field</td>
</tr>
<tr>
<td>3-8</td>
<td>OPC</td>
<td>Opcode</td>
</tr>
<tr>
<td>9</td>
<td>POP</td>
<td>Pop bit</td>
</tr>
<tr>
<td>1ø-23</td>
<td>W</td>
<td>Address field</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>TAG</th>
<th>Name</th>
<th>Addressing Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>ø</td>
<td>D</td>
<td>Direct</td>
</tr>
<tr>
<td>1</td>
<td>I</td>
<td>Indirect</td>
</tr>
<tr>
<td>2</td>
<td>X</td>
<td>Indexed</td>
</tr>
<tr>
<td>3</td>
<td>BX</td>
<td>Base-index</td>
</tr>
<tr>
<td>4</td>
<td>PD</td>
<td>Pointer-displacement</td>
</tr>
<tr>
<td>5</td>
<td>PDI</td>
<td>Indirect-pointer-displacement</td>
</tr>
<tr>
<td>6</td>
<td>BXD</td>
<td>Base-index-displacement</td>
</tr>
<tr>
<td>7</td>
<td>REL</td>
<td>Relative. This one has 6 sub-cases</td>
</tr>
</tbody>
</table>
B. Relative Addressing

\[
\begin{array}{cccccccc}
\emptyset & 2 & 3 & 8 & 9 & 10 & 12 & 13 & 23 \\
\hline
\text{TAG=7} & \text{OPC} & \times & \text{RTAG} & \text{W}[13, 23] \\
\end{array}
\]

<table>
<thead>
<tr>
<th>RTAG</th>
<th>Name</th>
<th>Addressing Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>\emptyset</td>
<td>LR</td>
<td>L-relative</td>
</tr>
<tr>
<td>1</td>
<td>LRI</td>
<td>L-relative indirect*</td>
</tr>
<tr>
<td>2</td>
<td>SR</td>
<td>Source relative*</td>
</tr>
<tr>
<td>4</td>
<td>SRI</td>
<td>Source relative indirect*</td>
</tr>
<tr>
<td>6</td>
<td>IMX</td>
<td>Immediate indexed</td>
</tr>
<tr>
<td>7</td>
<td>IM</td>
<td>Immediate</td>
</tr>
</tbody>
</table>

* these modes use bit 12 in the address field (e.g. \text{W}[12, 23])

C. PD, PDI Addressing

\[
\begin{array}{cccccccc}
\emptyset & 2 & 3 & 8 & 9 & 10 & 15 & 16 & 23 \\
\hline
\text{TAG=4, 5} & \text{OPC} & \times & +\text{DISPLACEMENT} & G & L & \text{POINTER ADDRESS} & 16 & 23 \\
\end{array}
\]

\[
\begin{array}{cccc}
\emptyset & & & \emptyset \\
\hline
\text{POINTER = IR} & & & \emptyset \\
\text{POINTER = CONTENTS}(G + X) & & & X \\
\text{POINTER = CONTENTS}(L + X) & & & X \\
\end{array}
\]
D. BX Addressing

<table>
<thead>
<tr>
<th>TAG=3</th>
<th>OPC</th>
<th>G</th>
<th>INDEX ADDRESS</th>
<th>G</th>
<th>BASE ADDRESS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>2</td>
<td>3</td>
<td>8 9 10</td>
<td>15</td>
<td>16 23</td>
</tr>
</tbody>
</table>

Where the index address field is one of the following:

```
INDEX + IR;
             10
             9

INDEX + CONTENTS(G + W);
             10 11
             9    X

INDEX + CONTENTS(L + W);
             16
             1
```

and the base address field is one of the following:

```
BASE + IR;
             16
             9

BASE + CONTENTS(G + W);
             16 17
             9    X

BASE + CONTENTS(L + W);
             16 17
             1    X
```
E. BXD Addressing (Base in XR)

<table>
<thead>
<tr>
<th>4</th>
<th>5</th>
<th>6</th>
<th>15</th>
<th>16</th>
<th>23</th>
</tr>
</thead>
<tbody>
<tr>
<td>TAG=6</td>
<td>OPC</td>
<td>+DISPLACEMENT</td>
<td>G</td>
<td>L</td>
<td>INDEX ADDRESS</td>
</tr>
</tbody>
</table>

Where the index address field is one of the following:

- \( \text{INDEX} + \emptyset \):
  - \( \emptyset \) [16-23]

- \( \text{INDEX} + \text{CONTENTS}(G + W) \):
  - \( \emptyset \) [16-17] \( X \) [23]

- \( \text{INDEX} + \text{CONTENTS}(L + W) \):
  - 1 [16-17] \( X \) [23]

and the base address is in the indexing register.

F. Normal Indirect Address Word (IAW)

<table>
<thead>
<tr>
<th>4</th>
<th>5</th>
<th>6</th>
<th>15</th>
<th>16</th>
<th>23</th>
</tr>
</thead>
<tbody>
<tr>
<td>IAT=( \emptyset )</td>
<td>TAG=7</td>
<td>TRAP</td>
<td>LW</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>9</th>
<th>10</th>
<th>16</th>
<th>17</th>
<th>23</th>
</tr>
</thead>
<tbody>
<tr>
<td>IAT=( \emptyset )</td>
<td>TAG=7</td>
<td>TRAP</td>
<td>RELX</td>
<td>RTAG</td>
<td>LWR</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \emptyset )-1</td>
<td>IAT</td>
<td>( \emptyset )</td>
</tr>
<tr>
<td>2-4</td>
<td>TAG</td>
<td>interpreted exactly like an instruction TAG</td>
</tr>
<tr>
<td>5</td>
<td>TRAP</td>
<td>causes trap IATRP if set</td>
</tr>
<tr>
<td>6</td>
<td>RELX</td>
<td>causes indexing for the relative modes</td>
</tr>
<tr>
<td>7-23</td>
<td>LWR</td>
<td>long address for the relative modes</td>
</tr>
<tr>
<td>6-23</td>
<td>LW</td>
<td>long word address</td>
</tr>
<tr>
<td>10-23</td>
<td>W</td>
<td>word address</td>
</tr>
</tbody>
</table>
G. Field IAW

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ø-1</td>
<td>IAT</td>
<td>1</td>
</tr>
<tr>
<td>3-7</td>
<td>SIZE</td>
<td>size of field in bits</td>
</tr>
<tr>
<td>8-12</td>
<td>FB</td>
<td>address of first bit of the field</td>
</tr>
<tr>
<td>2</td>
<td>SE</td>
<td>causes sign extension of the field if set</td>
</tr>
<tr>
<td>13-23</td>
<td>DISP</td>
<td>2's complement signed displacement</td>
</tr>
</tbody>
</table>

H. String IAW

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ø-1</td>
<td>IAT</td>
<td>2</td>
</tr>
<tr>
<td>2-3</td>
<td>CSIZE</td>
<td>character sign: Ø = 6 bits, 1 = 8, 2 = 12; 3 = 24</td>
</tr>
<tr>
<td>4-5</td>
<td>CPOS</td>
<td>character position in word</td>
</tr>
<tr>
<td>6-23</td>
<td>WA</td>
<td>word address</td>
</tr>
</tbody>
</table>

Bits assigned by CSIZE and CPOS:

<table>
<thead>
<tr>
<th>CSIZE/CPOS</th>
<th>Ø</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ø</td>
<td>Ø-5</td>
<td>6-11</td>
<td>12-17</td>
<td>18-23</td>
</tr>
<tr>
<td>1</td>
<td>Ø-7</td>
<td>8-15</td>
<td>16-23</td>
<td>X</td>
</tr>
<tr>
<td>2</td>
<td>Ø-11</td>
<td>12-23</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>3</td>
<td>Ø-23</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>
I. Array IAW

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ø:Ø-1</td>
<td>IAT</td>
<td>3</td>
</tr>
<tr>
<td>Ø:2</td>
<td>LB</td>
<td>lower bound for IR (Ø or 1)</td>
</tr>
<tr>
<td>Ø:3</td>
<td>ATRAP</td>
<td>array trap bit</td>
</tr>
<tr>
<td>Ø:4</td>
<td>LEB</td>
<td>large element bit</td>
</tr>
<tr>
<td>Ø:5-6</td>
<td>MULT IF LEB = Ø</td>
<td>multiplier for IR</td>
</tr>
<tr>
<td>Ø:5-Ø</td>
<td>MULT IF LEB = 1</td>
<td></td>
</tr>
<tr>
<td>Ø:7-23</td>
<td>UB IF LEB = Ø</td>
<td>upper bound for IR</td>
</tr>
<tr>
<td>Ø:11-23</td>
<td>UB IF LEB = 1</td>
<td></td>
</tr>
</tbody>
</table>

J. String Words

<table>
<thead>
<tr>
<th>Ø</th>
<th>5</th>
<th>6</th>
<th>11</th>
<th>12</th>
<th>17</th>
<th>18</th>
<th>23</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>POSØ</td>
<td>POS1</td>
<td>POS2</td>
<td>POS3</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Ø</th>
<th>7</th>
<th>8</th>
<th>15</th>
<th>16</th>
<th>23</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>POSØ</td>
<td>POS1</td>
<td>POS2</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Ø</th>
<th>11</th>
<th>12</th>
<th>23</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>POSØ</td>
<td>POS1</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Ø</th>
<th>23</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>POSØ</td>
</tr>
</tbody>
</table>
K. BLL Branch Descriptor

<table>
<thead>
<tr>
<th>Word</th>
<th>Bit</th>
<th>Name</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>4</td>
<td>SREL</td>
<td>c.f. REL + SR in Normal IAW</td>
</tr>
<tr>
<td>0</td>
<td>5</td>
<td>TRAP</td>
<td>Causes TRP if set</td>
</tr>
<tr>
<td>0</td>
<td>9-23</td>
<td>SRW</td>
<td>Signed displacement if SREL is set</td>
</tr>
<tr>
<td>0</td>
<td>6-23</td>
<td>LW</td>
<td>Long word addresses</td>
</tr>
<tr>
<td>1</td>
<td>ø</td>
<td>CLL</td>
<td>Call bit. The old P and L are saved if the bit is set.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>STK</td>
<td>The local environment is allocated from the stack if this bit is set.</td>
</tr>
<tr>
<td>1</td>
<td>2</td>
<td>CPA</td>
<td>Arguments are copied if this bit is set</td>
</tr>
<tr>
<td>1</td>
<td>3</td>
<td>CPR IF CLL=1</td>
<td>The CPA bit in the return descriptor is turned on if this bit is set.</td>
</tr>
<tr>
<td>1</td>
<td>3</td>
<td>UWSTK IF CLL=∅</td>
<td>Unwind stack on return</td>
</tr>
<tr>
<td>1</td>
<td>4</td>
<td>REL</td>
<td>Source-relative label supplied</td>
</tr>
<tr>
<td>1</td>
<td>5</td>
<td>FTN</td>
<td>l FORTRAN type function</td>
</tr>
<tr>
<td>1</td>
<td>6-23</td>
<td>E</td>
<td>This number determines the new L; precisely how it does so depends on STK</td>
</tr>
</tbody>
</table>
L. Actual Argument Word (AAW)

<table>
<thead>
<tr>
<th>TAG</th>
<th>STR</th>
<th>TYPE</th>
<th>EN DF</th>
<th>W</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
</tr>
</tbody>
</table>

M. Formal Argument Word (FAW)

<table>
<thead>
<tr>
<th>0</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>23</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 or 7</td>
<td>CAS</td>
<td>FS</td>
<td>TR</td>
<td>TYPE</td>
<td>EN DF</td>
<td>W</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Contents</th>
</tr>
</thead>
</table>
| 3-4  | STR  | (actual argument only) structure  
 | | 1 = variable  
 | | 3 = computed scalar  
 | | 2 = array element  
 | | 0 = array  
 | 3  | CADDR | (formal argument only) copy value  
 | | 1 = copy address of actual argument  
 | | 0 = copy value of actual argument  
 | 4  | FSTR  | (formal argument only)  
 | | 1 = scalar  
 | | 0 = array  
 | 5-8 | TYPE  | type  
 | | 0 = jump  
 | | 1 = integer (1 word)  
 | | 2 = long (2 words)  
 | | 3 = real (2 words)  
 | | 4 = double (4 words)  
 | | 5 = complex (4 words)  
 | | 6 = longlong (4 words)  
 | | 7 = string (4 words)  
 | | 8 = label (2 words)  
 | | 9 = pointer (1 word)  
 | | 14 = unknown  
 | 9  | ENDF  | end flag  
 | | 0 = not last argument word  
 | | 1 = last argument word
N. State and Status Register

<table>
<thead>
<tr>
<th>FD</th>
<th>P</th>
<th>TRMOD</th>
<th>PRMOD</th>
<th>CC</th>
<th>94</th>
<th>9M</th>
<th>SU</th>
<th>XU</th>
<th>XM</th>
<th>TD</th>
<th>PD</th>
<th>CA</th>
<th>TO</th>
<th>OV</th>
<th>IN</th>
<th>TD</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ø</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>8</td>
<td>9</td>
<td>11</td>
<td>12</td>
<td>14</td>
<td>15</td>
<td>16</td>
<td>17</td>
<td>18</td>
<td>19</td>
<td>20</td>
<td>21</td>
<td>22</td>
</tr>
</tbody>
</table>

CC = Ø  A < Ø
1   A = Ø
2   A > Ø

<table>
<thead>
<tr>
<th>Trap State addresses</th>
<th>Saye addresses</th>
<th>Relative addresses</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>602752B</td>
<td>602764B</td>
<td>ØB</td>
<td>P</td>
</tr>
<tr>
<td>602753B</td>
<td>602765B</td>
<td>1B</td>
<td>A</td>
</tr>
<tr>
<td>602754B</td>
<td>602766B</td>
<td>2B</td>
<td>B</td>
</tr>
<tr>
<td>602755B</td>
<td>602767B</td>
<td>3B</td>
<td>C</td>
</tr>
<tr>
<td>602756B</td>
<td>602770B</td>
<td>4B</td>
<td>D</td>
</tr>
<tr>
<td>602757B</td>
<td>602771B</td>
<td>5B</td>
<td>E</td>
</tr>
<tr>
<td>602760B</td>
<td>602772B</td>
<td>6B</td>
<td>X</td>
</tr>
<tr>
<td>602761B</td>
<td>602773B</td>
<td>7B</td>
<td>L</td>
</tr>
<tr>
<td>602762B</td>
<td>602774B</td>
<td>1ØB</td>
<td>G</td>
</tr>
<tr>
<td>602763B</td>
<td>602775B</td>
<td>11B</td>
<td>SR</td>
</tr>
<tr>
<td>602776B</td>
<td>602777B</td>
<td>12B</td>
<td>CTC</td>
</tr>
<tr>
<td></td>
<td></td>
<td>13B</td>
<td>IT</td>
</tr>
</tbody>
</table>

O. Absolute Value of Negative OPR Operand

<table>
<thead>
<tr>
<th>Ø</th>
<th>14</th>
<th>15</th>
<th>16</th>
<th>23</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TYPE</td>
<td>SYSCALL</td>
<td>#</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Type</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ø</td>
<td>UCALL</td>
</tr>
<tr>
<td>1</td>
<td>UCALN</td>
</tr>
<tr>
<td>2</td>
<td>MCALL</td>
</tr>
<tr>
<td>3</td>
<td>MCALN</td>
</tr>
</tbody>
</table>
SOME FIELDS IN OCTAL FORM

\[ \begin{array}{ll}
30000000B & X \\
70000000B & LR \\
70010000B & SR \\
70020000B & SRI \\
70034000B & IM \\
\phi20000000B & I \text{ in IAW} \\
\phi40000000B & X \\
16100000B & SR \\
16600000B & SRI + RELX \\
16400000B & LR + RELX \\
\phi10000000B & TRAP \\
20000000B & FIELD IAW \\
10000000B & SE \\
\phi7600000B & SIZE \\
\phi1740000B & FB \\
40000000B & STRING IAW \\
14000000B & CSIZE \\
\phi30000000B & CPOS \\
60000000B & ARRAY IAW \\
10000000B & LB \\
\phi40000000B & ATRAP \\
\phi1400000B & \text{MULT if LEB} = \phi \\
\phi20000000B & \text{LEB} \\
\phi17600000B & \text{MULT if LEB} = 1 \\
48000000B & \text{CLL bit in BRD} \\
20000000B & \text{STK} \\
10000000B & \text{CPA} \\
\phi4000000B & \text{CPR / UWSTK} \\
\phi20000000B & \text{variable AAW} \\
\phi6000000B & \text{scalar} \\
\phi4000000B & \text{array element} \\
\phi4000000B & \text{copy address, array FAW} \\
\phi2000000B & \text{copy value, scalar} \\
\phi6000000B & \text{copy address, scalar} \\
\phi4000000B & \text{ENDF}
\end{array} \]
CHT HASHING ALGORITHM

In this hashing algorithm consider a byte to be 8-bits. Also consider the unique name as being composed of six 8-bit bytes (BYTE1 - BYTE6).

The algorithm is:

\[
\begin{align*}
\text{HASH'UN1} &\leftarrow \text{BYTE1} \oplus \text{BYTE2} \oplus \text{BYTE3} ; \\
\text{HASH'UN2} &\leftarrow \text{BYTE4} \oplus \text{BYTE5} \oplus \text{BYTE6} ; \\
\text{HASH'UN} &\leftarrow \text{HASH'UN1} \oplus \text{HASH'UN2} ; \\
\text{HASH'UN} &\leftarrow \text{HASH'UN} \oplus \text{264B} ; \\
\text{HASH'UN} &\leftarrow \text{HASH'UN} \oplus \text{377B} ;
\end{align*}
\]