



8510 DATA PROCESSOR
IBM 3740 COMPATIBLE
DISKETTE SYSTEM

ABSTRACT

This document is proprietary to TERAk Corporation. It is provided for internal use or furnished under license as a part of the QX.SYS Software Source Kit. This document acquaints Terak 8510 Data Processor users with the diskette system. The user is assumed to be familiar with both DEC LSI-11 system architecture and IBM 3740 soft sector format definitions.

TERAK PUB NO 500021

The information in this document is subject to change without notice and should not be construed as a commitment by TERA Corporation. TERA Corporation assumes no responsibility for any errors that may appear in this document.

The software described in this document is furnished under a license and may be used only in accordance with the terms of such license.

The following is a trademark of TERA Corporation:

TERAK

The following is a trademark of International Business Machines Corporation:

IBM

The following are trademarks of Digital Equipment Corporation:

DEC
LSI-11
RT-11

First Release Aug 76
Revised May 77

1.0 SCOPE

The TERA 8510 diskette data storage system utilizes an IBM compatible diskette. The diskette is a cartridge that consists of a flexible magnetic disk enclosed in a jacket. The disk is free to rotate within the jacket.

The media used is IBM compatible. Data written on the diskette system is capable of being read by an IBM 3740 system. In addition, data written on a 3740 system can be read on the 8510 diskette system. The 8510 diskette system also provides a means for automatic bootstrap of operating systems or user software from a diskette.

2.0 APPLICABLE DOCUMENTS

2.1 IBM Diskette
OEM Information GA 21-9190-1
File No. - Genl. 19

2.2 IBM 3740 Manual

2.3 RT-11/85 System Release Notes

2.4 RT-11/85 Software Support Manual

3.0 GENERAL DESCRIPTION

3.1 Physical Description

The 8510 diskette system is designed for applications requiring diskette interchangeability with an IBM 3740 system. The recording characteristics are controlled to the IBM format.

The diskette system consists of two main parts:

- Diskette drive
- Drive controller

The drive provides the following mechanical characteristics required to achieve IBM 3740 interchangeability:

- Tracks per inch: 48
- Total number of tracks: 77
- Inside track radius: 2.029"
- Disk rotational speed: 360 RPM

- Rotational direction
(Recording side): CCW

- Read/Write track width: 0.012"

The drive is designed to employ an IBM Diskette, or equivalent, as described in the referenced document (see Paragraph 2.0).

The drive controller provides the electronics necessary to interface the diskette drive to the LSI-11 data bus (Q bus) plus record and recover information under the IBM format.

3.2 Recording Parameters

The 8510 diskette drive is designed to the following recording characteristics:

Data Transfer Rate: 250 K Bits/Sec
Recording Density: 6,621 Bits/Radian
(3248 BPI Inside Track)
Maximum Bits/Track: 26624 (Formatted)
Maximum Bits/Disk: 2,050,048 (Formatted)

The recording mode is frequency modulation (double frequency recording). The read and write circuitry is designed to record and recover data interchangeably with an IBM 33FD as applied in the 3740 system. The interface provides write current control to meet these IBM requirements.

3.3 Formatting

The diskette system is designed to employ IBM diskettes, or equivalent (see Paragraph 2.0) that are pre-initialized (formatted) to provide:

Sectors per track:	26
Index Tracks:	1
Data Tracks:	73
Spare Tracks:	2
Reserved Track:	
Data Bytes per sector:	128
Records per diskette:	1898

This organisation may be altered, as required, to meet special applications.

3.4 Write Protect Option

If a disk drive is installed with the Write Protect option, the write electronics are disabled only if a hole is provided on the jacket of a diskette. When the diskette is inserted in the 8510, the hole is positioned in a LED/photo transistor sensor

assembly. If the hole is provided on the jacket, the light passes through it and activates the photo transistor circuit which disables the write electronics. If the hole is not provided, the photo transistor circuit is not activated and the write operation can be performed on the diskette. An interface status register bit indicates whether or not the diskette is write protected.

4.0 PERFORMANCE CHARACTERISTICS

4.1 Rotational Speed

360 RPM
Speed Variation: $\pm 2.5\%$

Rotational direction: counter clockwise (CCW) viewed from recording side
Average latency: 83.3 milliseconds

4.2 Access Times

Track-to-track: 6 msec (step time) (min)
Head settling time: 24 msec (at last step) (max)
Head load time: 50 msec (from head down CMD) (max)

4.3 Error Rate

The error rate, exclusive of external sources such as disk defects, and other disk contamination shall be a maximum of:

1 recoverable error per 10^9 bits
1 non-recoverable error per 10^{12} bits

An unrecoverable error is defined as an error that persists after the error recovery procedure is performed. The error recovery procedure consists of 10 retries to read the record in error.

5.0 COMPATIBILITY

The diskette system is compatible with systems that meet the intent and requirements of the IBM 3740.

6.0 LSI-11 INTERFACE PROTOCOL

6.1 General

The diskette drive controller provides the electronics necessary to interface the Diskette Drive to the LSI-11 data bus plus record and recover information under the IBM format. In addition, the controller contains 64 words (16 bits) of Read Only Memory for initial system bootstrap (see section 7). Up to four disk drive units can be supported. Due to the daisy chain structure of the drive interconnects only one drive may be addressed at a time. Processor software

DISKETTE CONTROLLER CONTROL + STATUS REG

QXCS = 17700₈

QXDB = 177002₈

VECTOR = 250₈




FIGURE 1

support is required for the following functions:

- Head initialisation to Track 00, head positioning on each of the four possible drives (stepping head in and out) and head step settling timing.
- Head down and settling.
- Low write current selection when recording inside of track 4310
- Location of the desired sector on a track.
- Loading and unloading one sector (128 bytes) of information via a data buffer.

The interface consists of two device registers addressable on the processor data bus. The QX Control and Status Register (QXCS) and the QX Data Buffer (QXDB). QXDB is a 64 word (128 byte) buffer. Data is transferred to and from the disk by the QXDB. The processor writes data to be recorded into the buffer and reads recovered data from the buffer. Data is read or written as 64 consecutive 16 bit words.

Each reference to QXDB increments to the next word. In general the buffer is initialised to the first word whenever QXCS is referenced. During the location of a sector on a track QXDB is also used to transfer track address and sector address to the LSI-II. The following are the definitions of QXCS and QXDB and rules governing their use.

6.2 QX Control and Status Register (QXCS) - 177000₈ (see fig. 1)

6.2.1 Control

- While an operation is in progress, the controller will not respond to any other operations except QXCS read until "Done". This includes references to the resident bootstrap Read Only Memory. All attempts will result in a Bus Fault trap through location 4.
- If altering any bit, all bits must be re-established, even if no change is desired.
- QXCS is word oriented. Byte addressing will be treated as word addressing.

Bits 9 & 8 - Unit Select

Binary coded drive select lines

BIT	DRIVE
9 8	SELECTED
0 0	QX0
0 1	QX1
1 0	QX2
1 1	QX3

Bit 6 - Interrupt Enable

When set will enable an interrupt to occur through location 250₈ upon completion of an operation or when an error occurs.

Bit 5 - Low Current

Must be reset when writing on tracks 0-43₁₀ (0 - 53₈) and set for tracks 44-76₁₀ (54 - 114₈).
-ignored during read operations.

Bit 4 - Head Down

a) When set indicates the head is in contact with the diskette. If not previously loaded, allow 50ms for the head to load and settle before attempting read or write operations. During stepping operations, it is recommended the head be loaded approximately 4 tracks from the final destination. This is computed from:

$$\frac{50\text{ms load settling} - 30\text{ms seek settling}}{6\text{ms track to track access}} = \text{approx 4 tracks}$$

b) The head will unload under processor control if the bit is reset. The head will unload automatically if: (1) the drive door is opened, or (2) within 500.0 to 666.8ms (3 to 4 disk revolutions) following the completion of an operation if a new operation is not started. Any reference to QXCS will reset the time out. Note: the drive door/head interlock is performed by the disk drive and will not be reflected in the QXCS register.

c) Head control is a function of "Unit Select". Selection of a new drive will unload the head on the deselected drive.

Bits 3, 2, and 1 - Function Command

Binary coded command lines. Completion of a command or occurrence of an error sets "Done" (bit 7) and/or interrupts through location 250₈. The operation is performed once per "Command Enable." (bit 0). The codes are:

0) No Op: No disk drive operation. Command completes within 400ms.

1) Real Time Clock: No disk drive operation. Command completes within 1.8 to 2.2 ms (2.0 nominal) regardless of drive ready status (Error Condition bit 15).

2/3) Step In/Step Out: Moves the head one track position toward/away from the center of the disk. If re-executing, wait 5ms for track to track access. Allow an additional 24ms for track settling when the desired track is reached or if changing direction (6ms + 24ms = 30ms total on the last step). Verify track number before attempting to read or write. The real time clock function command is provided to support these timing requirements.

NOTE: When stepping after a write command, the step will not be performed until after the track trim erase has been turned off (approximately 600us after "Done"). This time should be accounted for in head settling when stepping after write.

4) Read Track/Sector ID: Detect any address mark, then load the track and sector identity into QXDB at location 1770028. If no address mark is found in 3 to 4 revolutions of the diskette, "No Sync" (Error Condition bit 14) will be set and the command terminated.

5) Read Data: Detect any data mark, then load the sector data into the data buffer. If the command is attempted at any time except within 300us of completion of "Read Track/ Sector", "Late Command" (Error Condition bit 13) will be set and the command terminated. Detection of a Delete Data Mark will set "Delete Data" (Error Condition bit 10) and the command will continue to completion. If no Data Mark or Delete Data Mark is found within 1ms, "No Sync" (Error Condition bit 14) will be set and the command terminated.

6) Write Data:- Sector data previously loaded into the data buffer, is written on the disk. If the command is attempted at any time except within 300us of completion of "Read Track/Sector". "Late Command" (Error Condition bit 13) will be set and the command terminated.

7) Write Delete Data: Same as "Write Data" except a Delete Data Mark will be written preceding the data instead of a Data Mark.

Bit 0 - Command Enable Setting this bit causes the command indicated by the Function code bits 3:1 to be executed on the selected drive. Once enabled, the controller will not respond to any operation except QXCS read until "Done". Attempts to write QXCS, reference QXDB, or the Bootstrap Read Only Memory will result in a Bus Fault trap through location 4.

6.2.2 Error Conditions

- Any error condition (bits 15:10), once set, will remain set until QXCS is written. When QXCS is written these bits are cleared.
- Occurrence of any error (except "Delete Data") will set "Done" and interrupt through location 2508 if "Interrupt Enable" (QXCS 6) is set.

Bit 15 - Drive Not Ready/Lost Ready

a) Indicates selected drive is not loaded and ready to use or selected disk drive was disturbed during a command. If awaiting a status change, QXCS must be periodically written until this bit is no longer set.

b) Also set when any bit from 14 thru 10 is set.

Bit 14 - File Unsafe/No Sync

a) File Unsafe: During write operations indicates the occurrence of one of the following conditions which may jeopardise data integrity.

- (1) Write gate and no write data.
- (2) Write gate and no write current.
- (3) Write gate and no write enable (option).
- (4) Write gate and step.
- (5) Write gate and head not loaded.
- (6) Write gate and no erase gate.

b) No Sync: During read operations, valid IBM format was not detected within 3 to 4 revolutions of the disk.

Bit 13 - Late Command

Read or write data command did not arrive within 300us after completion of the "Read Track/Sector ID" command.

Bit 12 - CRC Error - Information read from the diskette did not generate the same check characters as were generated when data was written on the diskette.

Bit 11 - Write Protect Error Diskette file protect is enabled (option).

Bit 10 - Deleted Data

Delete data mark was detected during sector read command.

6.2.3 Status

Bit 7 – Done

Indicates controller is ready to receive a new command. When clear, the controller will not respond to any operation except QXCS read. Attempts to write QXCS, to read or write QXDB, or to read the bootstrap ROM, will result in a Bus Fault trap through location 4.

Bit 9 - Track 00

Indicates the selected drive's read/write head is positioned over track 00.

6.3 QX Data Buffer (QXDB) - 177002₈ (see figure 2)

6.3.1 Track/Sector I D

- Track and Sector is available in QXDB following a "Read Track/Sector" command.
- Track and Sector is only available during the 300us period following completion of a "Read Track/Sector" command (the period during which a "Read Data" or "Write Data"/"Write Delete Data" must be issued to avoid a "Late Command" error condition). During this period QXDB is not available for transfers to/from the 64 word buffer. During this period the buffer is not initialised to the first word with a QXCS reference and referencing QXDB will not disturb the 64 word data buffer (see 6.3.2).

Bits 15:8 Sector Address

Indicates the sector passing beneath the read/write head (1-26₁₀; 1-32₈).

Bits 7:0 Track Address

Indicates the track over which the read/write head is positioned (0-76₁₀; 0-114₈).


6.3.2 Read/Write Data

- Data is loaded/unloaded, to/from the data buffer thru QXDB as 64 consecutive 16 bit words at any time except during the 300us following a "Read Track/Sector" command or during any command.
- Each reference to QXDB increments to the next word in the buffer. During buffer reading, however, the controller reads one word ahead in anticipation of the next sequential read request. Therefore, alternation of consecutive reads and writes will result in every third word being written.
QXDB is word oriented. Byte addressing will be treated as word addressing.
- The buffer is initialised to the first word whenever QXCS is referenced, except when "Track/Sector ID" is available (see 6.3.1).
- The 128 bytes of the sector are mapped into the 64, 16 bit words of the buffer as follows:

Counting the 128 consecutive bytes of a sector from 1, the odd bytes are mapped into the lower consecutive bytes (bits 7:0), the even bytes are mapped into the upper consecutive bytes (bits 15:8). The effect of this mapping is to place the even (low order) byte of words transferred to/from memory, from/to the disk, as the physically leading byte on the disk.

DISKETTE CONTROLLER DATA BUFFER (QXDB) 177002₈

WITHIN 300_{us}
OF A TRACK/SECTOR
ID COMMAND



-10-
LOADING AND
UNLOADING DATA
BUFFER




FIGURE 2

Bits 15:8 - Upper Read/Write Data Bytes. 64 consecutive even bytes to/from sector counting sector bytes from 2 to 128₁₀.

Bits 7:0 - Lower Read/Write Data Bytes 64 consecutive odd bytes to/from sector counting sector bytes from 1 to 127₁₀.

6.4 Interrupt Priority

When the controller is enabled for interrupts (QXCS 6), an interrupt request will be issued upon completion or termination of a command. Interrupt service is prioritised by passing the processor service grant from device to device along the data bus. The controller is the electrically closest device and therefore has the highest device priority. To enable interrupt request servicing, the LSI-11 Processor Status Word priority level must be set to less than 4. That is, Processor Status bit 7 must be 0.

6.5 Power Up

Initial position of the read/write head with respect to data tracks is indeterminate immediately after application of power. In order to assure proper positioning of the read/write head prior to any read/write operation, a Step Out operation should be performed until Track 00 (QXCS 9) is set, or a single step (to align the head) followed by a "head Track/Sector" command.

6.6 Error Recovery

To guard against degradation from imperfection in the media, no more than 4 attempts to write a record should be made when read after write errors are encountered. In the event a record cannot be successfully written with 4 attempts, it is recommended that the sector or track be fabled defective and an alternate sector or track be used. If more than 2 defective tracks are encountered, it is recommended the diskette be replaced.

In the event of a read error up to 10 attempts should be made to recover with re-reads. If after 10 attempts the data was not recovered, step the head one track away in the same direction and then re-position to recover the data.

Unloading the head when not transferring data will increase the data reliability and extend diskette life. The controller will lift the head automatically if a new command is not received within 3 to 4 revolutions of the diskette.

7.0 BOOTSTRAP SYSTEM*

The diskette controller supports a read only memory for system bootstrapping and serialisation. At absolute location 173000 and extending thru location 173176 is the read only memory containing the 8510 bootstrap, (location 173000 thru 173174) and the system serial number (location 173176). A restriction on the use of this memory is that any reference to locations 173000 thru 173176 while

*NOTE - all numbers in this section are octal unless otherwise noted

a controller command is in progress or data is stored in the controller data buffer, will result in a bus fault, or loss of data. For this reason, any reference to the controller read only memory, after the operating system has been established, must be done carefully to preclude simultaneous disk I/O activity. In particular, location 173176 of the read only memory is reserved for the system serial number. It will normally contain a binary number unique to each 8510 processor, and may be used as required by the system software, provided the above precaution is observed. The 8510 bootstrap is initiated when:

- Power is initially applied to the 8510
- A power fail restart is triggered by a line voltage fluctuation
- The 8510 power switch is pressed to the upward position and released
- Software transfers control to location 173000.

Any of the above will start the processor at absolute location 173000. A listing of the code in the read only memory is presented in Figure 3. Since the execution of instructions from the read only memory and controller I/O activity are incompatible, the bootstrap first moves itself into low memory, at locations 10000 thru 10174, and then enters this code. This bootstrap routine will then attempt to load sector 1 of track 1 from the diskette in unit 0 into memory locations 0 thru 176. If the drive is not ready when the bootstrap is started, the boot will simply wait for a diskette to be inserted, and the drive door closed before proceeding. If I/O errors are encountered during this read activity, retries will be attempted up to a finite limit. Each retry will jog the disk head. If excessive I/O errors are encountered, the bootstrap routine will hang the processor, and no error message will be printed on the console. Once sector 1 has been successfully loaded, the contents of location 0 (corresponding to the first word of sector 1) is verified against a fixed validation code (010001). If the correct validation code is not found, the bootstrap routine will hang the processor and no error message will print on the console. If the correct validation code is found, control will be transferred from the bootstrap routine to location 0.

At this stage of the bootstrap, any user software previously loaded into sector 1, track 1 of the disk will be executed. The first instruction (at location 0) must be a "MOV R0, R1", which is the validation code.

The bootstrap routine in locations 10000 thru 10174 has been designed such that it may also be used as a read only driver by more advanced stages of the bootstrap. The following table defines the entry and exit conditions for the use of this routine. Note that all processor registers are used, including the stack pointer (SP). Control is initially transferred to location 0 with all interrupts locked out. It is essential that interrupts and any

other activity requiring the stack be locked out until the bootstrap routine is no longer required (and the SP is correctly loaded). Note also that the bootstrap routine re-checks the validation code in location 0 each time it is called. The correct code must be left in location 0 until the bootstrap routine is no longer required. Last, note that locations 10000 thru 10174 must not be modified (e.g., by loading the advanced bootstrap) until the bootstrap routine is no longer required.

TABLE 1
ENTRY AND EXIT CONDITIONS FOR BOOTSTRAP ROUTINE

Entry:	Location 10110 (absolute)
Exit:	Location 0 (absolute)
Call:	JMP @#10110
With:	R5 = Sector to be loaded (1 thru 31 octal) R1 - Buffer address
Return:	CLR PC
With:	R0 -> first word above end of buffer R1 preserved R5 preserved
Notes:	All registers are used (including SP) and must be unmodified by user code with the exception of R0, R1, R5. Location 0 must retain a 010001 code which is a "MOV R0, R1" instruction. Thus, R1 will be updated to ascending sequential buffers unless the user code modifies R1. Sectors may be loaded in any order, but will be read only from track 1 of unit 0.
Errors:	Re-trys of any read request are automatic. If excessive I/O errors are encountered, the bootstrap routine will hang the processor. Errors are cumulative from the start of the bootstrap.

Since most operating system bootstraps require more code than can be loaded into one sector, additional code is typically loaded into memory to continue the bootstrap. An example of such code is displayed in Figure 4. This bootstrap will load memory locations 200 thru 1776 with the contents of sectors 3, 5, 7, 21, 23, 25 and 27. These correspond to logical blocks 0 and 2, which are the standard locations for the system bootstrap on disks operated under the RT-11 operating system. The space in sector 1 (locations 0 thru 176) which is unused by the primitive bootstrap may be used

for vector loading, subroutines or data for the advanced bootstrap. It should be noted that when the advanced bootstrap is entered, any I/O thru the disk controller to other than track 1, or using logical block addressing (requiring a mapping algorithm), must be performed by a read-only handler loaded along with the advanced bootstrap; the bootstrap routine cannot be used for such purposes. For additional information on the RT-11/85 bootstrap, see the RT-11/85 System Release Notes and related software support bulletins.

Another type of bootstrap which is required by most systems is a "dummy bootstrap which will inform the operator, by printing a message on the console, that the diskette which was mounted into unit 0 for bootstrap does not contain a valid system bootstrap. This bootstrap is typically carried on data diskettes, or diskettes carrying files other than those required to complete the advanced bootstrap. An example of such code is displayed in Figure 5. This bootstrap is written into sector 1 only; additional code is not required. After the message is printed on the console terminal, the code will hang the processors preventing operator access to micro-ODT. This precludes any potential for damaging data on a diskette by abuse of peripheral controller registry, especially, the diskette controller.

Some of the detail in these bootstraps is provided as a suggestion of the manner in which a user of the 8510 processor may bootstrap foreign software successfully. Details, such as the vector skipping, downward-going sector list, and filler characters need not be used in all circumstances.

APPENDIX

1. SERIALIZATION OF HARDWARE

As documented in section 7.0, absolute address 173176 in the BOOT ROM is reserved for serialisation of 8510 processors. Two other locations are also available for user installation identification. These are the low order bytes of the WORDS at absolute locations 173064 and 173104.

The current contents of these locations are:

173064 / 2310
173104 / 23734

but can be modified to

173064 / 2400
173104 / 24000

to meet requirements for additional serialisation, (0 bits are un-programmed) at a very slight cost in the primary bootstrap's speed. The low order bytes of each of these locations can then be factory programmed to 0 thru 377. Included with the standard serialisation word (173176), this provides a total of 32 bits available for serialisation. The same rules apply to reading the contents of these locations as apply to reading the standard serialisation word.

1	.TITLE	Q1390*
2		PROPRIETARY TO TERAK CORPORATION
3		
4		THIS SOFTWARE IS PROVIDED UNDER A LICENSE FOR USE ON A
5		SINGLE COMPUTER SYSTEM AND MAY BE COPIED ONLY WITH THE
6		INCLUSION OF THIS NOTICE. THIS SOFTWARE OR ANY COPIES
7		HEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE
8		IN ANY WAY TO ANY PERSON EXCEPT FOR USE ON SUCH SYSTEM
9		AND TO ONE WHO AGREES TO THESE LICENSE TERMS. TITLE TO
10		AND OWNERSHIP OF THE SOFTWARE SHALL AT ALL TIMES
11		REMAIN IN TERAK CORPORATION.
12		
13		
14		TERAK ASSUMES NO RESPONSIBILITY FOR THE RELIABILITY OR
15		CONSEQUENCY OF USE OF ITS SOFTWARE ON EQUIPMENT WHICH
16		IS NOT SUPPLIED BY TERAK. THE INFORMATION IN THIS
17		SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD
18		NOT BE CONSIDERED AS A COMMITMENT BY TERAK CORPORATION.
19		

1	200000	.ASLOT		
2				
3		:CONTROLLER DEPENDENT EQUATES		
4				
5	170000	CX3TLO =	170000	
6	170000	CX3SLO =	170000	
7	210000	BOOTLO =	20000	:LOC 'N FOR MOVED BOOT
8	200001	IRTS =	31	:READ DWN/READ TRKSEC/UNIT #
9	200003	IRFAD =	33	:READ DWN/READ/UNIT #
10	200005	IRSTEP =	25	:READ DOWN/STEP IN/UNIT #
11	200007	IRSSLO =	27	:READ UP/STEP OUT/UNIT #
12	201000	IRY00 =	1000	:TRK 0 SENSE SWITCH BIT
13				
14		.GORE BOOT79		:ADDRESS TO "CALL" BOOT ROUTINE
15	815000	DISPL =	BOOTLO - 3000	:INCR DISPLACEMENT BETWTRK ROM & RAM
16	812110	BOOT79 =	BOOT7 - DISPL	:USED TO CALCULATE ENTRANCE
17				
18				
19		.MCALL .RIGDEF		
20	200000	.REGDEF		
21				
22		:CAUTION...ASSEMBLY REQ'S CX3TLO = 170000		
23				

1	173222		. = QBTLO	!START OF BOOT PROM
2	173224	125417	BOOT: MTPS (PC)	!A 12704 TO PS...NO INTERPTS
3	173222	312724	MOV #BOOTY + DISPL, R4	!R4->BOOTY IN MOVED CODE
4	173225	312722		
5	173212	312224	BOOTX: MOV (R2)+, (R4)+	!R4 = BOOTY
6	173212	125724	TSTB R4	!MOVE A WORD
7	173214	125724	BPL BOOTY	!R2R00 => NEG BYTE
8	173212	312722	JMP R#BOOTY + DISPL	!NEG BIT-164 WDS
9				!JMP TO BOOTY IN MOVED CODE
10				
11			!FOLLOWING CODE IS ACTUALLY EXECUTED AS IF	
12			!A . = BOOTLO WERE INSERTED HERE	
13				
14	73222	322722	BOOTM: ADD #QX13LG-BOOT-222, R2	!R4 = 12227 ON ENTRY
15		323222		!R2=173222 OR 173422 ON ENTRY
16	73222	111724		
17	73230	205221	MOV# (PC), R5	!R5 = SECTOR TO BE FETCHED
18	73230	205221	CLR R1	!R1 = BUFFER START ADDR
19	73230	205212	CLR (R2)	!NULL CMD TO CLEAR PARCS
20	73230	205212	TST (R2)	!R4 BYTE = 222 = -128 DEC
21	73230	205212	BPL BOOTM	!WAIT ON READY BIT
22	73242	222377	INCB R4	!R4 BYTE COUNTS # RETRIES
23	73244	222377	BJS R4	!IF NOT NEG, HANG UP
24	73244	222377	SIT #CH222, (R2)	!TRACK # ???
25	73244	222377		
26	73244	222377	BNE BOOT4	!YES...DO STEP IN
27	73244	222377	MOV #XSEK0, (R2)	!READ UP, STEP OUT
28	73244	222377		
29	73244	222377	BOOT2: TSTB (R2)	!WAIT FOR DONE BIT
30	73244	222377	BPL BOOT2	
31	73244	222377	MOV #2312, R3	
32	73244	222377		
33	73244	222377	BOOT3: SOB R3, BOOT3	!WAIT 5 MILLISECS
34	73244	222377	PR BOOT3	!DO CHECK TRACK # SWITCH
35	73244	222377	MOV #XSEKYN, (R2)	!STEP IN, READ DOWN
36	73244	222377		
37	73244	222377	BOOT5: TSTB (R2)	!DONE??
38	73244	222377	BPL BOOT5	
39	73244	222377	MOV #22724, R3	!WAIT 56 MILLISECS
40	73244	222377		
41	73244	222377	BOOT6: SOB R3, BOOT6	
42	73244	222377		
43	73244	222377		
44	73244	222377		
45	73244	222377		
46			!BOOTY IS ENTRANCE FOR STAGE II	
47			!ON ENTRY.... R2	DESTROYED
48				
49				
50				
51				
52				
53				
54				
55				
56				
57				
58				
59				
60				
61				
62				
63				
64				
65				
66				
67				
68				
69				
70				
71				
72				
73				
74				
75				
76				
77				
78				
79				
80				
81				
82				
83				
84				
85				
86				
87				
88				
89				
90				
91				
92				
93				
94				
95				
96				
97				
98				
99				
100				

1	173118	019223	BOOT7:	MOV R2, R3	1SET UP DATA PTR
2	173119	012712		MOV #XRTS, (R2)	1READ TRMSEC, HEAD DOWN
		022001			
3	173119	125712	BOOT9:	TST (R2)	1WAIT ON DONE BIT
4	173120	129370		BPL BOOT9	
5	173122	208720		TST (R2)+	1ERROR??
6	173124	108742		BMI BOOT9	1RETRY IF SO (=) STEP OUT & IN)
7	173126	122327		CMPS (R2)+, #1	1STILL TRACK 1 ??
		022001			
8	173132	281337		BNE BOOT9	1RETRY IF NOT
9	173134	122513	BOOT8:	CMPS R5, (R3)	1CORRECT SECTOR ??
10	173134	021364		BNE BOOT7	1NO...KEEP LOOKING
11	173142	012712		MOV #XRTAD, (R2)	1READ TRM BITS
		022003			
12	173144	022003		DEC R3	1ADV TO WORD BOUNDARY
13	173146	111776		MOVB (PC), SP	1PUT A 100 INTO SP
14	173150	010102		MOV R1, #0	1PUT BUF ADR INTO
15	173152	125712	BOOT4:	TST (R2)	1WORKING REGISTER
16	173154	120378		BPL BOOT5	
17	173156	020712		TST (R2)	1DONE??
18	173167	127724		BMI BOOT9	1ERRORS...RETRY
19	173162	011324	BOOT1:	MOV (R3), (R4)+	1SPREAD TRM BITS
20	173164	077622		SOB SP, BOOT4	1MOVE 64 WORDS
21	173166	021627		IMP (SP1, (PC)+	1CHECK FIRST WORD
22	173172	010721		MOV SP, R1	1VALIDATION CODE
23	173172	001777	ALTO:	BNE ALTO	1IF NOT, HANG UP
24	173174	020627		CLR PC	1JMP TO LOCATION 0
25					
26		022001		.END	

ALLO	173172	BOOT	173222	BOOTA	173162
BOOFB	173134	BOOTL3=	210202	BOOTM	173222
BOO12	173232	BOOTY	173212	BOOT1	173244
BOO22	173256	BOOT3	173266	BOOT4	173272
BOO78	173078	BOOT6	173106	BOOT7	173110
BOO270=	310112 G	BOOT8	173116	BOOT8	173152
DISPL =	215222	HALT	173242	R0	#102222
EXBOLG=	173272	CHSLO=	177202	R2	#202222
R1	#222221	R2	#322222	R3	#422223
R4	#522224	R5	#622225	SP	#202222
TRK22 =	221222	IRK22 =	222223	IRTS	= 222221
XS111=	222222	XS222=	222227		
. A25.	173178	R22			
	322222	R21			
ERRORS DETECTED: 2					
FREE CORE: 15492.40828					
...QXBRCM=QXBROM					

1	.TITLE	STANDARD SYSTEM 800T
2		;
3		;PROPRIETARY TO TERAK CORPORATION
4		;
5		;THIS SOFTWARE IS PROVIDED UNDER A LICENSE FOR USE ON A
6		;SINGLE COMPUTER SYSTEM AND MAY BE COPIED ONLY WITH THE
7		;INCLUSION OF THIS NOTICE. THIS SOFTWARE OR ANY COPIES
8		;HEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE
9		;IN ANY WAY TO ANY PERSON EXCEPT FOR USE ON SUCH SYSTEM
10		;AND TO ONE WHO AGREES TO THESE LICENSE TERMS. TITLE TO
11		;AND OWNERSHIP OF THE SOFTWARE SHALL AT ALL TIMES
12		;REMAIN IN TERAK CORPORATION.
13		;
14		;TERAK ASSUMES NO RESPONSIBILITY FOR THE RELIABILITY OR
15		;CONSEQUENCE OF USE OF ITS SOFTWARE ON EQUIPMENT WHICH
16		;IS NOT SUPPLIED BY TERAK. THE INFORMATION IN THIS
17		;SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD
18		;NOT BE CONSTRUED AS A COMMITMENT BY TERAK CORPORATION.
19		;

#007	= 222220	#007B= 212112	#007I	222225	
#01	= 222227	#01WB	222227		
#2	= 222221	#2	= 222222	#2	= 222223
#4	= 222224	#5	= 222225	SECLST	222177
#2	= 222226				

..AIS.. 222222 222
222222 222

ERRORS DETECTED: 0
FREE CORE: 18222. WORDS

..#007-#007

```

1          .TITLE STANDARD DUMMY FOOT
2          :
3          :PROPRIETARY TO TERAK CORPORATION
4          :
5          :THIS SOFTWARE IS PROVIDED UNDER A LICENSE FOR USE ON A
6          :SINGLE COMPUTER SYSTEM AND MAY BE COPIED ONLY WITH THE
7          :INCLUSION OF THIS NOTICE. THIS SOFTWARE OR ANY COPIES
8          :THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE
9          :IN ANY WAY TO ANY PERSON EXCEPT FOR USE ON SUCH SYSTEM
10         :AND TO ONE WHO AGREES TO THESE LICENSE TERMS. TITLE TO
11         :AND OWNERSHIP OF THE SOFTWARE SHALL AT ALL TIMES
12         :REMAIN IN TERAK CORPORATION.
13         :
14         :TERAK ASSUMES NO RESPONSIBILITY FOR THE RELIABILITY OR
15         :CONSEQUENCE OF USE OF ITS SOFTWARE ON EQUIPMENT WHICH
16         :IS NOT SUPPLIED BY TERAK. THE INFORMATION IN THIS
17         :SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD
18         :NOT BE CONSTRUED AS A COMMITMENT BY TERAK CORPORATION.
19         :

```


DUMMY	000010	RAND	000032	MSC	000032
R0	=000007	R2	=000020	R1	=000001
R2	=000002	R3	=000003	R4	=000004
R5	=000005	SP	=000020	TP3	= 177500
TP3	= 177504				
.ABS.	00007E	000			
	000000	001			
ERRORS DETECTED: 0					
TEXT COUNT: 15994. WORDS					
,DUMMY=DUMMY					