# TABLE OF CONTENTS

1.0 GENERAL ................................................................. 4

1.1 BASIC CONVENTIONS: ................................................. 4
  1.1.1 Command Levels: ........................................... 4
  1.1.2 Keyboard Inputs: ........................................... 4
  1.1.3 Number Systems: ........................................... 5

1.2 INITIALIZATION .......................................................... 5

1.3 NORMAL COMMANDS ...................................................... 7
  1.3.1 Primitive Commands: ...................................... 8
  1.3.2 Macro Commands: .......................................... 9
  1.3.3 Global Commands: ....................................... 10
  1.3.4 Utility Commands: ..................................... 11

1.4 DYNAMIC COMMANDS ..................................................... 13
  CTL A (CURRENT ADDRESS) ........................................ 13
  CTL B (BOOTSTRAP) ............................................... 13
  CTL C (CLEAR COMMAND STRING) ................................ 14
  CTL E (ERROR SPECIFIER) ....................................... 14
  CTL F (ERROR FORMAT) .......................................... 14
  CTL G (READ HEADER) ........................................... 15
  CTL I (INITIALIZE) ............................................ 15
  CTL K (ERROR LIMIT, RETRY LIMIT) ......................... 15
  CTL N (ERROR SUMMARY) ....................................... 15
  CTL D (ECIB TABLE) ............................................ 16
  CTL P (DATA PATTERN) .......................................... 16
  CTL Q (TITLE SUPPRESS) ..................................... 16
  CTL R (RESUME) ................................................ 17
  CTL S (SUSPEND) ............................................... 17
  CTL U (DISC ADDRESS) .......................................... 17
  CTL W (REVIEW COMMAND STRING) ........................... 17
  CTL X (CPA REGISTERS) ....................................... 18

1.5 TEST SUMMARY: .......................................................... 19
  1.5.1 Summary of Primitive Tests: ......................... 19
  1.5.2 Macro and Global Definitions: ...................... 20

1.6 ERROR REPORT: .......................................................... 21

1.7 ECIB TABLE: ............................................................ 22

1.8 CPA REGISTERS: ........................................................ 25

2.0 (%XDD) DRIVE DIAGNOSTIC: ........................................... 30
  2.1 (ST) STATUS TEST: ......................................... 30
  2.2 (SC) SECTOR COUNTER TEST: ................................ 31
  2.3 (SS) SEQUENTIAL SEEK TEST: ................................ 32
  2.4 (LS) LONG SEEK TEST: ..................................... 32
  2.5 (DS) OSCILLATING SEEK TEST: ................................ 32
  2.6 (RS) RANDOM SEEK TEST: ................................... 33
  2.7 (WD) HALF READ/WRITE TEST: ................................ 33

3.0 (%XCD) COMPUTER INTERFACE DIAGNOSTIC: .......................... 35
  3.1 (EK) REGISTER ECHO TEST: ................................... 35
  3.2 (EM) REGISTER EMULATION TEST: ........................... 36
  3.3 (IT) CPU INTERRUPT TEST: .................................. 37
  3.4 (MI) MICROPROCESSOR INTERRUPT TEST: .................. 37
  3.5 (RC) RAM DATA BUFFER TEST: ................................ 37
  3.6 (WC) HALF WRITE CPU TEST: ................................ 38

4.0 (%XSD) SYSTEM DIAGNOSTIC ............................................ 39
  4.1 (BB) BAD BLOCK ERROR TEST: ................................ 39
  4.2 (CR) CRC ERROR TEST: ...................................... 39
  4.3 (EC) ECC ERROR TEST: ...................................... 40
  4.4 (AV) ADDRESS VERIFY TEST: ................................ 40
# TABLE OF CONTENTS

4.5  (DV) DATA VERIFY TEST: ................................................. 41
4.6  (SW) SINGLE WORD TRANSFER TEST: .................................. 41
4.7  (MW) MAXIMUM WORD TRANSFER TEST: .................................. 41
4.8  (HS) HEAD SWITCH TEST: ................................................ 42
4.9  (HD) HEADER TEST: ....................................................... 42
4.10 (CS) CYLINDER SWITCH TEST: ............................................. 43
4.11 (FT) FORMAT TEST: ....................................................... 43
4.12 (OT) OSCILLATING TRACK TEST: ........................................ 44
4.13 (RT) RANDOM TRACK TEST: .............................................. 44
4.14 (WH) WRITE HEADER UTILITY: .......................................... 45
4.15 (ZR) ZIG-ZAG READ UTILITY: .......................................... 45

5.0  DICTIONARY OF ERRORS .................................................. 46
1.0 GENERAL

The diagnostic's basic task is to let the user build up a string of commands or tests to be run, to run the tests, and to report the results of these tests. The diagnostic is designed to give the user a great deal of flexibility in doing this. With a single command, he can run an entire diagnostic, a related group of tests, or he can string together tests in any order he chooses. He can specify how many times each test is to be run before going on to the next test, or how many times any combination of tests is to be run before going on. He can specify what each test is to do in case of error (e.g. pause, loop, or ignore it). He can also specify what information will be reported in case of error.

1.1 BASIC CONVENTIONS:

1.1.1 Command Levels:

The diagnostic has two command levels. The normal command level is the one in which the user enters commands into the command string, responds to initialization queries and requests from various tests. The normal command level is indicated by >> before each line of output or input. For example:

>> ENTER NEW CMDS
>>

The second command level is the dynamic command level. This takes priority over the normal command. The system stops what it is doing on the normal command level and begins executing the dynamic command. Dynamic command level is indicated by ** before each line of output. For example:

** (CTL E) ERR SPEC (C) = ?

1.1.2 Keyboard Inputs:

All inputs that the operator makes to the keyboard (except dynamic commands) must be followed by <RETURN> for them to be entered. Before <RETURN> is pressed, the operator may delete characters one at a time with the <RUBOUT> key. Each time he rubs out a character, a CRT terminal will delete the character from the screen. However, a TTY terminal will print < until there are no more characters to rub out. After several rubouts, the user may be confused as to the actual contents of the line. He can review the line as it exists after the rubouts by pressing <LINE FEED>.
When the system prints a question ending with something inside a parenthesis, this is either a default value or an existing parameter which may be changed. If the operator presses <RETURN> without entering anything, the default will be chosen or the existing parameter will remain unchanged. In other words, by entering nothing, the operator has actually entered the value in parenthesis. Examples:

```
>> STD CPA LOC (Y)?
>> RPO4 REGS BASE ADDR ('176700)? =
```

In the first example, the default answer is YES. The operator must enter "N" to indicate NO. In the second example, the existing parameter is 176700 which will remain unchanged if the operator enters nothing else.

If the operator enters something unexpected, such as a negative number in the second example above, the system will print ?? and repeat the question.

1.1.3 Number Systems:

All numbers printed at the console are normally in the decimal number system. An octal number will be preceded by an asterisk ('), and a hexadecimal number will be preceded by the letter H-. Examples:

```
256      Decimal
'000400   Octal
H-10C4    Hexadecimal
```

The number system shown in the default is the same as that assumed in the reply expected from the operator. Example:

```
** (CTL P) DATA PATTERNS
CUR ('125252)? =
```

The number entered by the operator is assumed to be octal.

1.2 INITIALIZATION

Before the diagnostic can begin testing, it must know what disc system is present as well as other details about the system. It determines this in a dialog with the operator as follows:
94DIAG USER’S GUIDE

>> CRT OR TTY (C)? =

The system needs to know the terminal type in order to supply
the correct number of fill characters. The default is CRT. If
using a teletype, the operator should enter "T".

>> DATE (M-D-Y)
>> TIME (H:M:S)

The user may enter date and time exactly as shown in paren-
thesis. The time is on the 24 hour system with the hours falling
between 0 and 23. The user may not wish to enter date and time.
In this case he simply presses <RETURN> to go on to the next
question.

>> STD CPU LOC (Y)?

If the operator answers YES, the next two questions are skip-
ped. The system will assume a 9400 interrupt vector address of
000254, and a 9400 registers base address of 176700.

>> 9400 INT VECT ADDR ('000254)? =
>> 9400 REGS BASE ADDR ('176700)? =

The operator may enter the non-standard values in place of the
standard ones shown in parenthesis.

If the diagnostic has been loaded from a system disc, this is
the time to replace the system disc with a scratch pack.

Next, the system asks the operator to set the format enable
switch to the ON position, to put the STD/EXT switch to the EXT
position, and to reset the controller.

>> SET FMT EN SWITCH ON; PUT STD/EXT SW TO EXT
>> RST CTLR; HIT <RET>

It then prints a summary of what drives and drive types are
present and asks the operator if this is OK. If so, the init-
ialization is complete and testing can begin. If the system
cannot identify the drive type or if the summary is not
satisfactory to the operator, a series of questions and answers
will allow the operator to enter the drive characteristics.
However, it is strongly recommended that the operator determine
why the system cannot identify the drive type before continuing.
Check RPDT and RPSN registers (using CTL X command). See para-
graph 1.8.

The system automatically defaults to the upper five cyl-
inders of each unit. It tells the operator this in a message before inviting him to enter a command string.

1.3 NORMAL COMMANDS

Once the initialization dialogue is completed, the system is ready to begin testing. The operator may specify which tests are to be run, in which sequence and how many times. The operator may specify what action is to be taken when an error occurs, what information is to be reported in case of error, and when an error summary is to be given. The operator does this by means of the command language. This is made up of commands which tell the system what to do. Most of the commands tell the system which test or tests to run, some control the sequence of tests and some control the execution of the tests and the error reporting.

A command consists of a mnemonic and two parameters. A carriage return terminates the command entry. For example:

`>> AV, 3, L`

<table>
<thead>
<tr>
<th></th>
<th>What to do in case of error</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>P</code></td>
<td>Pause</td>
</tr>
<tr>
<td><code>L</code></td>
<td>Loop</td>
</tr>
<tr>
<td><code>C</code></td>
<td>Continue</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>How many times to run the test</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>Which test</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

This command means: Run the address verify test 3 times. If there is an error, loop on the error until told to stop. Notice that commas are used to separate the mnemonic and the parameters.

The operator does not need to enter the parameters if he wishes to use the default values. Thus:

`>> AV`

Means: Run the address verify test once, continue on error. This is equivalent to entering:

`>> AV, 1, C`

The operator may enter only one of the parameters and take the default value for the other. For example:

`>> AV, P`

is equivalent to:

`>> AV, 1, P`
Another example:

\[ \text{>> AV, 12} \]

is equivalent to:

\[ \text{>> AV, 12, C} \]

1.3.1 Primitive Commands:

Many of the commands are primitive commands. That is, they refer to a single test or operation. These commands take the following form:

\[
\text{MNEMONIC, N, (ERROR SPECIFIER)}
\]

\[
\begin{align*}
\text{P} & = \text{Pause on error} \\
\text{L} & = \text{Loop on error} \\
\text{C} & = \text{Ignore error (default)} \\
\text{N} & = \text{No. of repetitions} \\
\text{O} & = \text{Indefinite loop} \\
1 & = \text{Default} \\
99 & = \text{Highest value} \\
\text{Two-letter name of test}
\end{align*}
\]

Primitive commands may be strung together in any order as many as desired. For example:

\[ \text{>> AV, 2, C} \]
\[ \text{>> BB, 3, P} \]
\[ \text{>> CI, 4} \]
\[ \text{>> CR} \]
\[ \text{>> CS} \]
\[ \text{>> /} \]

The slash (/) is the command to begin executing the command string. It also indicates the end of the command string. When the system has finished executing the command string, it is ready to accept a new string.

In the above examples, the commands execute from first to last and then the execution ends. It is also possible to loop back on the string a specified number of times. This is done with two additional commands:

\[ \text{>> LUP, N} \quad \text{Loop to LPT N times} \]
\[ \text{>> LPT} \quad \text{Loop back to here} \]
Example:

```
>> AV, 2, C
>> LPT
>> BB, 3
>> MW, 4
>> LUP, 6
>> CR
>> CS
>> /
```

After running AV twice, it will run BB three times, MW four times, then repeat this six times before running CR and CS.

1.3.2 Macro Commands:

The macro command is intended to test a group of similar hardware components. Each macro command in the command string automatically calls a sequence of primitive commands. Each primitive command is run once unless told to loop on error. The macro commands take the following form:

```
.MNEMONIC, N, (ERROR SPECIFIER)  
  P = Pause on error  
  L = Loop on error  
  C = Ignore error (default)  
  N = No. of repetitions  
  0 = Indefinite  
  1 = Default  
  99 = Maximum  
  Two-letter name of macro  
  Period indicates macro
```

Example:

```
>> .RG, 3, C
```

This means, run the set of register tests 3-times. Continue on error. It is exactly equivalent to the following string of primitive commands:

```
>> LPT
>> EK, 1, C
>> EM, 1, C
>> LUP, 3
```

The operator may string together several macros, may use loop commands, may mix in primitive commands as he chooses.
Example:

```plaintext
>> .BC,3,C
>> LPT
>> .DR,2
>> .FI,P
>> LUP,4
>> MW
>> /
```

Macro commands are for convenience only. The same operation may be performed with the appropriate string of primitive commands.

1.3.3 Global Commands:

Global commands are intended to diagnose an entire hardware module. Each global command automatically calls a sequence of macro commands, each of which in turn calls a sequence of primitive commands. The global commands take the following form:

```
%Mnemonic.N. (Error Specifier)

! ! ! ! P = Pause on error
! ! ! ! _______L = Loop on error
! ! ! ! C = Ignore error (default)
! ! ! !
! ! ! ! N = No. of repetitions
! ! ! !____________________ O = Indefinite loop
! ! ! ! 1 = Default
! ! ! ! 99 = Maximum
! ! ! !
! ! ! ! __________________________ Two-letter name of global
! ! ! ! % indicates local
```

Example:

```plaintext
>> %DD,0,C
```

Means, run the drive diagnostic, repeating indefinitely, continue in case of error. This is exactly equivalent to:

```plaintext
>> LPT
>> .IN,1,C
>> .PS,1,C
>> .DX,1,C
>> LUP,0
```
This in turn, is exactly equivalent to:

```plaintext
>> LPT
>> ST,1,C
>> SC,1,C
>> SS,1,C
>> LS,1,C
>> OS,1,C
>> RS,1,C
>> WD,1,C
>> LUP,O
```

The operator may intermix global, macro and primitive commands, using the loop commands as desired. The global command is for convenience only. The same result may be achieved by the equivalent string of macro commands or primitive commands.

1.3.4 Utility Commands

**ES**
- Print an error summary.

**FM**
- Format the disc between the upper and lower limits using '177777 data pattern, then check headers.

**LPT**
- Loop back to this point in the command string.

**LUP,N**
- Loop back to LPT N times, then go on.

**/**
- Means end of command string. It is also the signal to begin executing the command string.

\**
- Means to repeat the last command string. Eliminates the need to re-enter it.

**NP**
- Get the next data pattern from the table of 8 patterns and use it as the current data pattern.

**PN**
- Print the pass number. May be placed anywhere in the command string but is most logically placed at the end of a loop.

**RD**
- Read the surface of the disc between the upper and lower limits.

**RE**
- Clear the error summary and the log of words written and read.
RL  Load a register. It allows the user to load the front panel switches into any desired CPA register and displays the result. For this command only, the error specifier means:
   L = Go into a tight scope loop.
   P = Keep asking for a new CPA address.
   C = Load one register, then go to next test.

Example (where 125252 is loaded into the switches):

   >> ENTER CMD
   >> RL,P
   >> /
      --RL (REGISTER LOAD)
   >> ADDRESS ('176700)? = 176702
      = '125252
   >> ADDRESS ('176702)? =

In this example, the switches (125252) were loaded into location 176702 and the contents was read as 125252. The system then asked for the next address. If the user enters an odd number for the address, the system will round it down to the next lower even number. If the user enters the address of a non-existent memory location, the system will first trap, and then re-start the diagnostic at the beginning of the initialization.

Another example:

   >> ENTER CMDS
   >> RL,L
   >> /
      --RL (REGISTER LOAD)
   >> ADDRESS ('176700)? = 176702
   >> LOOPTING---

In this example, the system is in a tight scope loop, loading the address 176702 with the contents of the front panel switches over and over again. The operator may change the data pattern at any time by changing the switches. He may use the CTL C dynamic command to stop the looping, or he may use the CTL E dynamic command to change the error specifier.

RP  Get a random number and use it as the current data pattern.

TD  Print the date and time.
WH Write headers in the domain between the upper and lower limits using the current data pattern for data.

ZR Perform the zig-zag read test. This is the same as the read portion of the oscillating track (OT) test.

1.4 DYNAMIC COMMANDS

Dynamic commands may be entered at any time. Any operation will be suspended until the dynamic command is completed. Another dynamic command may be given before the present one is completed. The present one will be aborted at that instant, and the new command will be executed. When the operation returns to the normal command level, the current line of input/output will be reviewed up to the point where the dynamic command interrupted.

Lines of output at the dynamic command level are preceded by double asterisk (**). For example:

** (CTL P) DATA PATTERNS  
CUR ('125252')? =

CTL A (CURRENT ADDRESS)

This command prints the current disc address in the format:

UNIT-CYLINDER-HEAD-SECTOR

If the dynamic command is executed during or after a standard emulation test, it shows the address given in the CPA registers. If executed during or after an extended emulation test, it shows the address in the current address software registers.

CTL B (BOOTSTRAP)

This command transfers control to the bootstrap program which allows the user to load software from the specified device. The system will print:

BOOT UNIT: -

The operator may then enter the unit from which he wishes to boot. If the user is in doubt as to what to enter, he may enter "?" and instructions will be given.

In addition, the operator may also give a command which will write the diagnostic onto a mag tape. This is useful in cases where the user has entered patches to the diagnostic and wishes to save the updated version.
If the user wishes to return to the diagnostic, he may do so by hitting CTL I.

CTL C (CLEAR COMMAND STRING)

This command immediately terminates the execution of the command string and requests a new command string from the user.

This command is essential for ending an infinite loop in the command string, or for terminating the unwanted remainder of a command string.

This command does not destroy the command string, and the user may re-start an existing command string by entering the \ (backslash) command.

CTL E (ERROR SPECIFIER)

This command allows the user to change the error specifier for the test currently being run. The command prints:

** (CTL E) ERR SPEC (L)? =

The letter in parenthesis indicates the current error specifier. If no letter is entered, the current specifier is retained. The operator may enter one of the following letters:

L = Loop on error
P = Pause on error
C = Continue on error (ignore it)

This will then become the current specifier until the next test or until the next loop of the same test.

CTL F (ERROR FORMAT)

This command allows the user to specify what information he wants reported in case of error. Each piece of information is identified by a two-letter mnemonic:

BA, = RPBA  EA, = Address-#Errors  R2, = RPER2
BE, = Bell  EM, = Test’s error message  R3, = RPER3
CC, = RPCC  GB, = Good/Bad  S1, = RPCS1
DA, = RPDA  LA, = Logical address  S2, = RPCS2
DC, = RPDC  PA, = Physical address  WC, = RPWC
DS, = RPDS  PC, = Program counter ref.
DT, = Date  R1, = RPER1

0 = None of the above
1 = All of the above
The command first reports the current format. For example:

** (CTL F) FORMAT = BE, DT, PC, LA, PA, WC, DS, DA,
** NEW FORMAT =

The user then enters the desired mnemonics all on a single line, each one separated from the next by a comma. See section 1.6 for a full description of the error report.

**CTL G (READ HEADER)**

This command allows the user to read and display any header. The user enters UN-CY-HD-SC (Unit, Cylinder, Head, Sector). The contents of the header specified are displayed. If a read error occurs, this fact is noted, but the data is still displayed.

The command will continue asking for new addresses to read. When the user is finished, striking <RET> will return to the normal command level.

**CTL I (INITIALIZE)**

This command allows the user to re-initialize the system. He will go through the same initialization dialogue as when he first started the diagnostic.

**CTL K (ERROR LIMIT, RETRY LIMIT)**

This command allows the user to define how many errors a drive will be allowed to make before being dropped from testing. The default value of zero indicates infinite errors allowed. Once a drive is dropped, that fact will be indicated by a message to the console. Also, a notation will be made in the error summary. If all the drives are dropped, testing will be aborted. Clearing the error summary will allow drives to be re-instated.

This command also allows the operator to set how many retries will be attempted before a hard error is logged.

**CTL N (ERROR SUMMARY):**

The user is given the choice to clear the error summary after printing or to allow it to accumulate. This will not, however, clear the summary of words written and read.
This command prints an error summary in five categories for each unit being tested. In each of these categories, the first number is hard errors, the second is soft errors.

Following this is a summary of the number of words written and read by each unit being tested. Since this can be a very large number, it is given in scientific notation.

```
** (CTL N) ERR SUM
>> CLR AFTER PRINTING (N)?

ADDR VER DATA VER ECC ERROR CRC ERROR MISC ERROR
UNIT 0 3/5 120/200 0/0 0/0 5/0
UNIT 0 WDS WRITTEN = 2.56 E2. READ = 2.56 E2
```

**CTL O (ECIB TABLE)**

If the previous operation has used extended emulation, this command prints the ECIB table associated with it.

If the previous operation has used standard emulation, the command prints the current ECIB table as well as the three previous ECIB tables. This is printed in four columns, with the current table in the left-most column. For description of the ECIB table, see section 1.7.

**CTL P (DATA PATTERN)**

This command displays the current data pattern and allows the user to change it. For example:

```
** (CTL P) DATA PATTERNS
CUR ('125252)
```

The program expects an octal number. Following this, the pattern table is displayed item by item, allowing the user to change it. If the user does not want to change the table, he can strike the <ESC> key, or CTL Z.

**CTL Q (TITLE SUPPRESS)**

This command allows the user to allow or suppress the printing of titles.
CTL R (RESUME)

This command allows the user to resume operation under any of the following conditions:

1. When a test has paused on error.
2. When a test is suspended by the CTL S command.

CTL S (SUSPEND)

This command suspends all testing until the CTL R command is given. Other dynamic commands may be executed during this suspension, but upon their completion, the testing will remain suspended. However, the CTL C command will cancel the suspension.

CTL U (DISC ADDRESS)

This command allows the user to know the disc address upper and lower limits. The user may enter a new value or may retain the old one by pressing <RETURN> without entering a value. The program expects positive decimal integers whose value does not exceed the limits established at initialization. Example:

(CTL U)
** UPPER LIM (2-410-18-21)
** LOWER LIM (0-0-0-0)

The first number is unit number, the second is cylinder, the third is head, and the fourth is sector. If a new address is to be entered, all four numbers must be given.

It is not advisable to change the limits while a test is running. Better to abort the test with CTL C, change the address limits, then use \ (backslash) to re-execute the command string.

CTL W (REVIEW COMMAND STRING)

If this command is executed while the command string is still being built, it will list all commands entered before the last carriage return. If executed while a command is executing, it will list all the commands in the string. In addition, an arrow will point to the test currently running, and a number beside the arrow will indicate how many iterations are left. For example:

SS, 1, C
LS, 9, L <--5
DS, 5, P
/


94DIAG USER’S GUIDE

In addition, if a loop is being executed, an additional arrow at the LUP command will indicate how many iterations are left. Example:

\[
\begin{align*}
\text{LPT} \\
\text{SS, 1, C} \\
\text{LS, 9, L} \leftarrow 5 \\
\text{LUP, 5} \leftarrow 2 \\
\text{LPT} \\
\text{WP, 1, C} \\
\text{CR, 3, L} \\
\text{LUP, 6}
\end{align*}
\]

If the user has built the command string from macro (group of tests) or global (complete diagnostics) commands, the command interpreter will expand these to the primitive commands (tests). The review of the command string will show the primitive tests called by the macros or globals. For example:

\[
\begin{align*}
\text{>> ENTER NEW CMDS} \\
\text{>> .PS, L} \\
\text{>> SC, C}
\end{align*}
\]

** (CTL W) CMD SUMMARY

\[
\begin{align*}
\text{LPT} \\
\text{SS, 1, L} \\
\text{LS, 1, L} \\
\text{OS, 1, L} \\
\text{RS, 1, L} \\
\text{LUP, 1} \\
\text{SC, 1, C} \\
/ \\
\text{>>}
\end{align*}
\]

The macro command .PS has been expanded into its component tests.

CTL X (CPA REGISTERS)

This command prints the contents of the CPA registers for each unit specified, from the lower to the upper limit. See section 1.8 for a full description of the CPA registers.
1.5 TEST SUMMARIES:

1.5.1 Summary of Primitive Tests:

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
<th>Global</th>
<th>Macro</th>
</tr>
</thead>
<tbody>
<tr>
<td>AV</td>
<td>Address Verify</td>
<td>%SD</td>
<td>.FI</td>
</tr>
<tr>
<td>CR</td>
<td>Crc Error Test</td>
<td>%SD</td>
<td>.FI</td>
</tr>
<tr>
<td>CS</td>
<td>Cylinder Switch Test</td>
<td>%SD</td>
<td>.FI</td>
</tr>
<tr>
<td>DV</td>
<td>Data Verify Test</td>
<td>%SD</td>
<td>.BC</td>
</tr>
<tr>
<td>EC</td>
<td>ECC Error Test</td>
<td>%SD</td>
<td>.FI</td>
</tr>
<tr>
<td>EK</td>
<td>Echo Test</td>
<td>%CD</td>
<td>.RG</td>
</tr>
<tr>
<td>EM</td>
<td>Emulation Test</td>
<td>%CD</td>
<td>.RG</td>
</tr>
<tr>
<td>ES</td>
<td>Print Error Summary</td>
<td>(Utility)</td>
<td></td>
</tr>
<tr>
<td>FM</td>
<td>Format the Disc</td>
<td>(Utility)</td>
<td></td>
</tr>
<tr>
<td>FT</td>
<td>Format Test</td>
<td>%SD</td>
<td>.DR</td>
</tr>
<tr>
<td>HD</td>
<td>Header Test</td>
<td>%SD</td>
<td>.DR</td>
</tr>
<tr>
<td>HS</td>
<td>Head Switch Test</td>
<td>%SD</td>
<td>.BC</td>
</tr>
<tr>
<td>IT</td>
<td>CPU Interrupt Test</td>
<td>%CD</td>
<td>.CF</td>
</tr>
<tr>
<td>LPT</td>
<td>Start of Loop</td>
<td>(Utility)</td>
<td></td>
</tr>
<tr>
<td>LS</td>
<td>Long Seek Test</td>
<td>%DD</td>
<td>.PS</td>
</tr>
<tr>
<td>LUP</td>
<td>Loop Command</td>
<td>(Utility)</td>
<td></td>
</tr>
<tr>
<td>MI</td>
<td>MPU Interrupt Test</td>
<td>%CD</td>
<td>.CF</td>
</tr>
<tr>
<td>MW</td>
<td>Maximum Word Transfer</td>
<td>%SD</td>
<td>.BC</td>
</tr>
<tr>
<td>NP</td>
<td>Next Data Pattern</td>
<td>(Utility)</td>
<td></td>
</tr>
<tr>
<td>OS</td>
<td>Oscillating Seek Test</td>
<td>%DD</td>
<td>.PS</td>
</tr>
<tr>
<td>OT</td>
<td>Oscillating Track Test</td>
<td>%DD</td>
<td>.DR</td>
</tr>
<tr>
<td>PM</td>
<td>Print Pass Number</td>
<td>(Utility)</td>
<td></td>
</tr>
<tr>
<td>RC</td>
<td>Half Read Test</td>
<td>%CD</td>
<td>.DC</td>
</tr>
<tr>
<td>RD</td>
<td>Read Surface</td>
<td>(Utility)</td>
<td></td>
</tr>
<tr>
<td>RE</td>
<td>Reset Error Summary</td>
<td>(Utility)</td>
<td></td>
</tr>
<tr>
<td>RL</td>
<td>Register Load</td>
<td>(Utility)</td>
<td></td>
</tr>
<tr>
<td>RP</td>
<td>Next Random Data Pat.</td>
<td>(Utility)</td>
<td></td>
</tr>
<tr>
<td>RS</td>
<td>Random Seek Test</td>
<td>%DD</td>
<td>.PS</td>
</tr>
<tr>
<td>RT</td>
<td>Random Track W/R Test</td>
<td>%SD</td>
<td>.DR</td>
</tr>
<tr>
<td>SC</td>
<td>Sector Counter Test</td>
<td>%DD</td>
<td>.IN</td>
</tr>
<tr>
<td>SS</td>
<td>Sequential Seek Test</td>
<td>%DD</td>
<td>.PS</td>
</tr>
<tr>
<td>ST</td>
<td>Unit Status Test</td>
<td>%DD</td>
<td>.IN</td>
</tr>
<tr>
<td>SW</td>
<td>Single Word Xfr Test</td>
<td>%SD</td>
<td>.BC</td>
</tr>
<tr>
<td>TD</td>
<td>Print the Date</td>
<td>(Utility)</td>
<td></td>
</tr>
<tr>
<td>WC</td>
<td>Half Write CPU Test</td>
<td>%CD</td>
<td>.DC</td>
</tr>
<tr>
<td>WD</td>
<td>Half Wr/Rd Drive Test</td>
<td>%DD</td>
<td>.DX</td>
</tr>
<tr>
<td>WH</td>
<td>Write Headers</td>
<td>(Utility)</td>
<td></td>
</tr>
<tr>
<td>ZR</td>
<td>Zig-zag read test</td>
<td>(Utility)</td>
<td></td>
</tr>
</tbody>
</table>
1.5.2 Macro and Global Definitions:

%CD = Computer Interface Diagnostic

.RG = Register Tests
    EK = Echo Test
    NP = Next Data Pattern
    EK
    NP
    EK
    NP
    EK
    NP
    EM = Emulation Test

.CF = CPU/Formatter Tests
    IT = CPA Interrupt Test
    MI = MPU Interrupt Test

.DC = CPU/DMA Tests
    WC = Half Write CPU Test
    RC = Half Read CPU Test

%DD = Drive Diagnostic

.IN = Interface Tests
    ST = Unit Status Tests
    SC = Sector Counter Test

.PS = Positioner Tests
    SS = Sequential Seek Test
    LS = Long Seek Test
    OS = Oscillating Seek Test
    RS = Random Seek Test

.DX = Drive/DMA Tests
    WD = Half Read/Write Drive Test

%SD = System Diagnostic

.FI = Fault Injection Tests
    BB = Bad Block Error Test
    CR = CRC Error Test
    EC = ECC Error Test
    AV = Address Verify Test
    DV = Data Verify Test

.BC = Boundary Condition Tests
    SW = Single Word Transfer Test
    MW = Maximum Word Transfer Test
    HS = Head Switch Test
    HD = Header Test
    CS = Cylinder Switch

.DR = Data Reliability Tests
    FT = Format Test
    OT = Oscillating Track Test
    RT = Random Track Read/Write Test
1.6 ERROR REPORT:

The error report consists of three parts:

1. The contents of various registers as requested by the user.

2. An analysis of the error bits contained in the error registers.

3. An error message from the test itself. This includes an error number which is a reference to the Error Dictionary to which the operator may refer for a fuller analysis of the error.

Since standard emulation tests use different registers than the extended emulation test do, the error report will look different for these two types of tests. The full error report for a standard emulation test will appear as follows:

M/D/Y - H:M:S  PC = Program Counter  RPER1 = Err Reg #1
RPER2 = Err Reg #2  RPER3 = Err Reg #3  RPCS1 = Ctl & Stat #1
RPCS2 = Ctl & Stat #2  RPDS = Drive Status  RPDA = Hd/Sect Addr
RPDC = Desired Cyl  RPCC = Current Cyl  RPBA = Bus Addr
RPWC = Word Count  GD-BAD = Exp'd-Rec'd  EA = Addr-#Errors

>> CPA REG STATUS: DISC ADDR = UN-CY-HD-SC
   (Analysis of error bits in cpa registers)
!! (Message from test)

For a full description of the contents of the CPA registers, see section 1.8.

The full error report for extended emulation tests will appear as follows:

M/D/Y - H:M:S  LOG ADR = Un/Cy/Hd/Sc  PHYS ADR = U/C/H/S
PC = Program Counter  GD-BAD = Exp'd - Rec'd  EA = Addr-#Errors

>> ECIB TABLE STATUS:
   (Analysis of error bits in ECIB table
!! (Message from test)

If the user wishes to examine the ECIB table following an extended emulation test, he may use the CTL O dynamic command. For a full description of the contents of the ECIB table, see section 1.7.
1.7 ECIB TABLE:

**ECOS1 - OPERATION STATUS 1**

<table>
<thead>
<tr>
<th>Octal</th>
<th>Hexadecimal</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>'000200</td>
<td>H-0080</td>
<td>Any error</td>
</tr>
<tr>
<td>'000100</td>
<td>H-0040</td>
<td>Deferred (not implemented)</td>
</tr>
<tr>
<td>'000040</td>
<td>H-0020</td>
<td>Unit fault</td>
</tr>
<tr>
<td>'000020</td>
<td>H-0010</td>
<td>End of header timeout</td>
</tr>
<tr>
<td>'000010</td>
<td>H-0008</td>
<td>End of sector timeout</td>
</tr>
<tr>
<td>'000004</td>
<td>H-0004</td>
<td>Data buffer timeout</td>
</tr>
<tr>
<td>'000002</td>
<td>H-0002</td>
<td>Parity error high</td>
</tr>
<tr>
<td>'000001</td>
<td>H-0001</td>
<td>Parity error low</td>
</tr>
</tbody>
</table>

**ECOS2 - OPERATION STATUS 2**

<table>
<thead>
<tr>
<th>Octal</th>
<th>Hexadecimal</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>'000200</td>
<td>H-0080</td>
<td>Hardware/firmware protect</td>
</tr>
<tr>
<td>'000100</td>
<td>H-0040</td>
<td>Software protect</td>
</tr>
<tr>
<td>'000040</td>
<td>H-0020</td>
<td>Address verify error</td>
</tr>
<tr>
<td>'000020</td>
<td>H-0010</td>
<td>Data verify error</td>
</tr>
<tr>
<td>'000010</td>
<td>H-0008</td>
<td>CRC error</td>
</tr>
<tr>
<td>'000004</td>
<td>H-0004</td>
<td>ECC error</td>
</tr>
<tr>
<td>'000002</td>
<td>H-0002</td>
<td>ECC correction</td>
</tr>
<tr>
<td>'000001</td>
<td>H-0001</td>
<td>Retry cor. (not implemented)</td>
</tr>
</tbody>
</table>

**ECOS3 - OPERATION STATUS 3**

<table>
<thead>
<tr>
<th>Octal</th>
<th>Hexadecimal</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>'000200</td>
<td>H-0080</td>
<td>Pack overrun</td>
</tr>
<tr>
<td>'000100</td>
<td>H-0040</td>
<td>Bad block</td>
</tr>
<tr>
<td>'000040</td>
<td>H-0020</td>
<td>Last sector on pack</td>
</tr>
<tr>
<td>'000020</td>
<td>H-0010</td>
<td>Unit select fault</td>
</tr>
<tr>
<td>'000010</td>
<td>H-0008</td>
<td>Seek complete timeout</td>
</tr>
<tr>
<td>'000004</td>
<td>H-0004</td>
<td>Unit access error</td>
</tr>
<tr>
<td>'000002</td>
<td>H-0002</td>
<td>Illegal command implementation</td>
</tr>
<tr>
<td>'000001</td>
<td>H-0001</td>
<td>CPA error</td>
</tr>
</tbody>
</table>
ECUS1 - PRIMARY DRIVE STATUS

<table>
<thead>
<tr>
<th>Octal</th>
<th>Hexadecimal</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>'000200</td>
<td>H-0080</td>
<td>Attention</td>
</tr>
<tr>
<td>'000100</td>
<td>H-0040</td>
<td>Dual Port busy</td>
</tr>
<tr>
<td>'000040</td>
<td>H-0020</td>
<td>Seek error</td>
</tr>
<tr>
<td>'000020</td>
<td>H-0010</td>
<td>Unit selected</td>
</tr>
<tr>
<td>'000010</td>
<td>H-0008</td>
<td>Write protected</td>
</tr>
<tr>
<td>'000004</td>
<td>H-0004</td>
<td>Fault</td>
</tr>
<tr>
<td>'000002</td>
<td>H-0002</td>
<td>On cylinder</td>
</tr>
<tr>
<td>'000001</td>
<td>H-0001</td>
<td>Ready</td>
</tr>
</tbody>
</table>

ECUS2 - MODEL BYTE OR SECTOR COUNT

ECPORT - PORT NUMBER ON WHICH DRIVE WAS FOUND (0-3)

ECCPA - COMPUTER PORT ADAPTER (CPA) NUMBER (0-3)

ECFC - FUNCTION CODE

<table>
<thead>
<tr>
<th>Octal</th>
<th>Hexadecimal</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>'000000</td>
<td>H-0000</td>
<td>Clear controller</td>
</tr>
<tr>
<td>'000001</td>
<td>H-0001</td>
<td>Sense model status, put in ECUS2.</td>
</tr>
<tr>
<td>'000002</td>
<td>H-0002</td>
<td>Sense sector count, put in ECUS2.</td>
</tr>
<tr>
<td>'000003</td>
<td>H-0003</td>
<td>Sense diagnostic status, put in ECUS2.</td>
</tr>
<tr>
<td>'000004</td>
<td>H-0004</td>
<td>Sense fault status, put in ECUS1, ECOS2, ECOS3.</td>
</tr>
<tr>
<td>'000005</td>
<td>H-0005</td>
<td>Firmware reserve.</td>
</tr>
<tr>
<td>'000006</td>
<td>H-0006</td>
<td>Firmware reserve.</td>
</tr>
<tr>
<td>'000007</td>
<td>H-0007</td>
<td>Set firmware write protect.</td>
</tr>
<tr>
<td>'000008</td>
<td>H-0008</td>
<td>Clear firmware write protect.</td>
</tr>
<tr>
<td>'000009</td>
<td>H-0009</td>
<td>Clear drive attention.</td>
</tr>
<tr>
<td>'00000A</td>
<td>H-000A</td>
<td>Initiate recalibrate.</td>
</tr>
<tr>
<td>'00000B</td>
<td>H-000B</td>
<td>Initiate seek.</td>
</tr>
<tr>
<td>'00000C</td>
<td>H-000C</td>
<td>Write data.</td>
</tr>
<tr>
<td>'00000D</td>
<td>H-000D</td>
<td>Read data.</td>
</tr>
<tr>
<td>'00000E</td>
<td>H-000E</td>
<td>Read verify data.</td>
</tr>
<tr>
<td>'00000F</td>
<td>H-000F</td>
<td>Write header.</td>
</tr>
<tr>
<td>'000010</td>
<td>H-0010</td>
<td>Read header.</td>
</tr>
<tr>
<td>'000011</td>
<td>H-0011</td>
<td>Read verify header.</td>
</tr>
<tr>
<td>'000012</td>
<td>H-0012</td>
<td>Write header &amp; data.</td>
</tr>
<tr>
<td>'000013</td>
<td>H-0013</td>
<td>Read header &amp; data.</td>
</tr>
<tr>
<td>'000014</td>
<td>H-0014</td>
<td>Read verify header &amp; data.</td>
</tr>
</tbody>
</table>

ECLUC - PHYSICAL DRIVE NUMBER

ECLCYH - LOGICAL CYLINDER ADDRESS (MS byte)

ECLCYL - LOGICAL CYLINDER ADDRESS (LS byte)

ECLHED - LOGICAL HEAD ADDRESS
ECLSEC - LOGICAL SECTOR ADDRESS
ECPCYH - PHYSICAL CYLINDER ADDRESS (MS byte)
ECPCYL - PHYSICAL CYLINDER ADDRESS (LS byte)
ECPSEC - PHYSICAL SECTOR ADDRESS
ECFCM - FUNCTION CODE MODIFIER

Octal Hexadecimal
'000200 H-0080 - Half operation
'000100 H-0040 - Cpu side (if half operation)
'000040 H-0020 - Include ECC/CRC in transfer
'000020 H-0010 - ECC correction inhibit
'000010 H-0008 - Address compare inhibit
'000004 H-0004 - CRC error inhibit

ECMSB - MAP STATUS BYTE

Octal Hexadecimal
'000200 H-0080 - New head
'000100 H-0040 - New cylinder
'000040 H-0020 - Last sector on pack

ECWCH - WORD COUNT MS BYTE (2's complement)
ECWCL - WORD COUNT LS BYTE (2's complement)
ECSSO - STARTING STROBE OFFSET (not implemented)
ECRPT - REPEAT COUNT STROBE/OFFSET (not implemented)
ECRTY - TOTAL RETRY COUNT (not implemented)
ECFLAG - FLAG BYTE

Octal Hexadecimal
'000200 H-0080 - Write protected flag
'000100 H-0040 - Bad sector flag

ECUSER - USER BYTE
1.8 CPA REGISTERS:

'176700 - RPCS1 (Control & Status 1 Register):

'00000 - Special condition: Transfer error, or  
    attention, or I/O bus parity error.

'04000 - Transfer error, data late, or write check  
    error, or parity error, or non-existent  
    drive, or non-existent memory, or program  
    error, or missed transfer, or mass data  
    bus, or drive error during transfer.

'02000 - Bus parity error (not used).

'00400 - Drive available (not used).

'00200 - Port select (not used).

'00100 - Unibus extension bit.

'00040 - Unibus extension bit.

'00020 - Ready.

'00010 - Interrupt enable.

'000074 - Read micro-control (extended emulation).

'000072 - Read header & data.

'000070 - Read data.

'000064 - Write micro-control (extended emulation).

'000062 - Write header & data.

'000060 - Write data.

'000054 - Jump micro-control (extended emulation).

'000050 - Write check data.

'000030 - Search command.

'000022 - Pack acknowledge.

'000016 - Return to centerline.

'000014 - Offset command.

'000012 - Release (dual port operation).

'000010 - Drive clear.

'000006 - Recalibrate.

'000004 - Seek.

'000002 - Unload (standby).

'000001 - GO bit.

'000000 - No operation.

'176702 - RPWC (Word count register)

'176704 - RPBA (Unibus address register)

'176706 - RPDA (Desired sector/head address register)

'X174XX - Desired Head Address #37

'X004XX - Desired Head Address #1

'XXXX27 - Desired Sector Address #27

'XXXX00 - Desired Sector Address #0
'176710 - RPCS2 (Control & Status 2 register)

'100000 - Data late (not used).
'040000 - Write check error.
'020000 - Parity error (not used).
'010000 - Non-existent drive.
'004000 - Non-existent memory.
'002000 - Program error.
'001000 - Missed transfer.
'000400 - Mass data bus parity error (not used).
'000200 - Output ready.
'000100 - Input ready (not used).
'000040 - Controller clear.
'000020 - Parity test (not used).
'000010 - Inhibit bus increment.
'000007 - Select drive #7

'176712 - RPDS (Drive Status Register)

'100000 - Attention active.
'040000 - Error in RPER1, RPER2, or RPER3.
'020000 - Positioning in progress (not used).
'010000 - Medium on line.
'004000 - Write lock.
'002000 - Last sector transferred.
'001000 - Programmable (not used).
'000400 - Drive present (not used).
'000200 - Drive ready.
'000100 - Volume valid.
'000001 - RM03: Offset mode. RPO4: (not used).

'176714 - RPER1 (Error Register #1)

'100000 - Data check, ECC error.
'040000 - Unsafe.
'020000 - Operation incomplete (not used).
'010000 - Drive timing error (not used).
'004000 - Write lock error.
'002000 - Invalid address error.
'001000 - Address overflow error.
'000400 - Header CRC error.
'000200 - Header compare error.
'000100 - ECC hard error.
'000040 - Write clock failed (not used).
'000020 - Format error.
'000010 - Parity error.
'000004 - Register mod refused (not used).
'000002 - Illegal register (not used).
'000001 - Illegal function.
'176716 - RPAS (Attention Summary Register)

'000200 - Drive #7 Attention.
'000100 - Drive #6 Attention.
'000040 - Drive #5 Attention.
'000020 - Drive #4 Attention.
'000010 - Drive #3 Attention.
'000004 - Drive #2 Attention.
'000002 - Drive #1 Attention.
'000001 - Drive #0 Attention.

'176720 - RPLA - (Not emulated)

'176722 - RPDB - (Data Buffer Register)

'176724 - RPMR - (Not emulated)

'176726 - RPDT - (Drive Type Register)

'020000 - Moving head disc type.
'004000 - Dual controller option available.
'000020 - RP04
'000021 - RP05
'000022 - RP06
'000024 - RM03
'000027 - RM05

'176730 - RPSN (Serial Number Register)

Used to indicate further drive information:

<table>
<thead>
<tr>
<th>If RP04/RP05/RP06</th>
<th>If RM03, bit 15 = 1</th>
<th>If RM05, bit 15 = 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>'100400 = Mapped 9762</td>
<td>'000400 = 9762</td>
<td></td>
</tr>
<tr>
<td>'140400 = Direct 9762</td>
<td>'001400 = 9766</td>
<td></td>
</tr>
<tr>
<td>'101400 = Mapped 9766</td>
<td>'002200 = 9448-32 Fixed</td>
<td></td>
</tr>
<tr>
<td>'141400 = Direct 9766</td>
<td>'002000 = 9448-32 Removable</td>
<td></td>
</tr>
<tr>
<td></td>
<td>'002600 = 9448-64 Fixed</td>
<td></td>
</tr>
<tr>
<td></td>
<td>'002400 = 9448-64 Removable</td>
<td></td>
</tr>
<tr>
<td></td>
<td>'003200 = 9448-96 Fixed</td>
<td></td>
</tr>
<tr>
<td></td>
<td>'003000 = 9448-96 Removable</td>
<td></td>
</tr>
<tr>
<td></td>
<td>'003400 = 675 MB (W/O Fx Hd)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>'004000 = 675 MB (With Fx Hd)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>'004400 = 9730-80 (W/O Fx Hd)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>'005000 = 9730-80F (With Fx Hd)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>'005400 = 160 MB (W/O Fx Hd)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>'006000 = 160 MB (With Fx Hd)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>'006400 = Mapped 160 MB</td>
<td></td>
</tr>
<tr>
<td></td>
<td>'007000 = Mapped 675 MB</td>
<td></td>
</tr>
</tbody>
</table>
'176732 - RPOF (Offset Register)

'100000 - Sign change (not used).
'010000 - Format bit (not used).
'004000 - Error correction code inhibit.
'002000 - Header compare inhibit.

RPO4:  RM03:
'000260 - Offset -1200 micro-in.  '000200 - Offset towards spindle.

'000240 - Offset -800 micro-inches
'000220 - Offset -400 micro-inches
'000060 - Offset +1200 micro-inches
'000040 - Offset +800 micro-inches
'000020 - Offset +400 micro-inches
'000000 - Return to track centerline.

'176734 - RPDC (Desired Cylinder Register)

'176736 - RPCC (Current Cylinder Register)

RPO4:  RM03:
Current Cylinder  Not used

'176740 - RPERR2 (Error Register #2)

RPO4:  RM03:
'100000 - AC unsafe.
'020000 - Unsafe, R/W phase lock out of sync.
'010000 - 30 volts unsafe.

'176742 - RPERR3 (Error Register #3)

'100000 - Off cylinder (not used).
'040000 - Seek incomplete.
'000100 - Low 5 volt DC (RPO4 only).
'000040 - Low AC (RPO4 only).
'000010 - Head retract has occurred (RPO4 only).
'000002 - Velocity unsafe (not used).
'000001 - Pack speed unsafe (not used).

'176744 - RPEC1 (Not emulated)

'176746 - RPEC2 (Not emulated)

'176750 - RMBA (Bus Address Extension Register)

PDP 11/70 only
'176752 - RMSC3 (Control & Status #3)

PDP 11/70 only

'100000 - Address parity error.
'040000 - Data parity error odd word.
'020000 - Data parity error even word.
'002000 - Last memory xfer was a double word operation.
'000100 - Interrupt enable
2.0 (XDD) DRIVE DIAGNOSTIC:

The XDD diagnostic tests those portions of the controller which are most closely associated with the drive. The tests make minimal usage of the CPA registers and the emulation firmware. All instructions and status are handled via the extended emulation.

2.1 (ST) STATUS TEST:

Execution time: 4 seconds.
Prerequisites: None.
Type of emulation: Extended.

Tests the status bits in ECUS1 as follows:

1. Performs a Recal and checks that the "On Cylinder" bit has set in a reasonable time. If not, it flags an error and returns to the monitor. If "On Cylinder" sets, it checks the status bits in ECUS1 which should be as shown:

<table>
<thead>
<tr>
<th>ECUS1</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 7</td>
<td>0/1 Attention</td>
</tr>
<tr>
<td>Bit 6</td>
<td>0 Dual port busy</td>
</tr>
<tr>
<td>Bit 5</td>
<td>0 Seek error</td>
</tr>
<tr>
<td>Bit 4</td>
<td>1 Unit selected</td>
</tr>
<tr>
<td>Bit 3</td>
<td>0/1 Write protected</td>
</tr>
<tr>
<td>Bit 2</td>
<td>0 Fault</td>
</tr>
<tr>
<td>Bit 1</td>
<td>1 On cylinder</td>
</tr>
<tr>
<td>Bit 0</td>
<td>1 Ready</td>
</tr>
</tbody>
</table>

If not, the test flags an error and returns to the monitor.

2. Seeks to cylinder #1 and checks that the "On Cylinder" bit has set in a reasonable time. If not, it flags an error and returns to the monitor.
3. Seeks to an impossible cylinder (177777), and waits for either "Seek Error" or "On Cylinder" bit to set in a reasonable time. If not set, it flags an error and returns to the monitor. If set, it checks the status bits in ECUS1 which should be as shown:

   ECUS1
   Bit 7 = 0/1 Attention
   Bit 6 = 0 Dual port busy
   Bit 5 = 1 Seek error
   Bit 4 = 1 Unit selected
   Bit 3 = 0/1 Write protected
   Bit 2 = 0 Fault
   Bit 1 = 1 On cylinder
   Bit 0 = 1 Ready

4. Does a long seek. Checks that the "On cylinder" bit is clear while the drive is seeking, and that it sets at the end of the seek.

APPLICABLE ERROR REPORT OPTIONS:

   PA:       Contains drive address.
   LA:       
   EM:       Gives error message from test.

2.2 (SC) SECTOR COUNTER TEST:

Execution time: 10 seconds.
Prerequisites: None.
Type of emulation: Extended.

The test requests the sector count and places it in a buffer. It continues to do this as fast as the firmware can supply the count until the buffer is full. It then analyzes the numbers in the buffer and determines that every integer between 0 and the maximum sector count given at initialization is present. If any integers are missing, the test flags and error and returns to the monitor.

APPLICABLE ERROR REPORT OPTIONS:

   GB:     Good/Bad. The first number is the expected sector count, the second number is that received (octal).
   LA:     Address shows which unit is failing.
   PA:     
   EM:     Gives error message from test.
2.3 (SS) SEQUENTIAL SEEK TEST:

Execution time: 2 minutes (80 megabyte).
Prerequisites: Upper cylinder limit must be greater than the lower limit.
Type of emulation: Extended

Performs sequential seeks from the lower to upper cylinder address. One pass through the test will sequentially ascend and descend through all the cylinder addresses once. After each seek, the test checks status and reports any error.

APPLICABLE ERROR REPORT OPTIONS:

PA: Contains the seek address which caused the error.
LA:

EM: Gives error message from test.

2.4 (LS) LONG SEEK TEST:

Execution time: 1 second.
Prerequisites: Upper cyl limit must be greater than lower.
Type of emulation: Extended.

This test seeks from the lower limit cylinder address to the upper limit cylinder address and back again. It checks status after each seek. If the status shows an error, it flags an error and returns to the monitor.

APPLICABLE ERROR REPORT OPTIONS:

PA: Contains the seek address which caused the error.
LA:

EM: Gives error message from test.

2.5 (OS) OSCILLATING SEEK TEST:

Execution time: 5 minutes, 20 seconds (80 Megabyte).
Prerequisites: Upper cyl limit must be greater than lower.
Type of emulation: Extended.

Seeks from the lowest cylinder to the lowest+1 and back again. Then it seeks from the lowest to the lowest+2 and back again. It continues seeking from the lowest to successively higher addresses until the upper limit is reached. Then it successively reduces the upper address until it equals lowest+1 again.
APPLICABLE ERROR REPORT OPTIONS:

PA: Contains the seek address which caused the error.
LA:
EM: Gives error message from the test.

2.6 (RS) RANDOM SEEK TEST:

Execution time: 1 minute, 30 seconds (80 Megabyte).
Prerequisites: Upper cylinder limit must be greater than the lower limit.
Type of emulation: Extended

Seeks from one random cylinder address to another within the domain bounded by the upper and lower limits of the cylinder address as set by the dynamic command CTL U. It continues until all the cylinders within that domain have been addressed. It checks status after each seek and reports the first error. It tallies successive errors in the error summary.

APPLICABLE ERROR REPORT OPTIONS:

PA: Contains the seek addresses which caused the error.
LA:
EM: Gives error message from the test.

2.7 (WD) HALF READ/WRITE TEST:

Execution time: 2 seconds.
Prerequisites: None.
Type of emulation: Extended.

Fills all the RAM buffer with an incrementing data pattern, one word at a time using the WMC command in extended emulation. Does a half write header and data to the drive. Clears the RAM. Does a half read header and data from the drive. Checks data in the RAM one word at a time.
The RAM data buffer is loaded as follows:

<table>
<thead>
<tr>
<th>Loc. (Hex)</th>
<th>Contents (Hex)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1000</td>
<td>00-------------</td>
</tr>
<tr>
<td>1001</td>
<td>10</td>
</tr>
<tr>
<td>1002</td>
<td>00</td>
</tr>
<tr>
<td>1003</td>
<td>00</td>
</tr>
<tr>
<td>1004</td>
<td>00</td>
</tr>
<tr>
<td>1005</td>
<td>00</td>
</tr>
<tr>
<td>1006</td>
<td>00</td>
</tr>
<tr>
<td>1007</td>
<td>00-------------</td>
</tr>
<tr>
<td>1008</td>
<td>00-------------</td>
</tr>
<tr>
<td>1009</td>
<td>01</td>
</tr>
<tr>
<td>100A</td>
<td>02</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>1107</td>
<td>FF</td>
</tr>
<tr>
<td>1108</td>
<td>00</td>
</tr>
<tr>
<td>1109</td>
<td>01</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>1206</td>
<td>FE</td>
</tr>
<tr>
<td>1207</td>
<td>FF-------------</td>
</tr>
</tbody>
</table>

Aplicable error report options:

**GB:** This gives the expected data and the actual data. Since the data is stored in RAM in 8-bit bytes, the right hand side of the number will be the data byte, the left hand side of the number will always be zero.

**EA:** This gives the address in RAM (octal) where the first error occurred (the one reported in GB). The number to the right of this is the total number of errors that occurred during the transfer.

**EM:** Gives error message from the test.
3.0 (XCD) COMPUTER INTERFACE DIAGNOSTIC

TEST PHILOSOPHY

The XCD diagnostic tests those portions of the computer interface which communicate the least with the disc, i.e. this diagnostic deals only with computer interface-controller communications where possible.

These tests include:

- RG Register Tests
  - EK Register Echo Tests
  - EM Register Emulation Tests

- CF CPU/Formatter Tests
  - IT CPU Interrupt Test
  - MI Microprocessor Interrupt Test

- DC CPU DMA Tests
  - RC RAM Buffer Test
  - WC Half Write CPU Test

3.1 (EK) REGISTER ECHO TEST:

Execution time: 1 second.
Prerequisites: Must have version 1.3 (RM03) or 2.1 (RP04) of the firmware, and CPA board 9400-6031 date code A913 or A907.
Type of emulation: Standard.

Tests the ability of each computer interface register to accept and hold data. This is accomplished by targeting each register for test. The target register is loaded with the user specified pattern (see CTL P), except control and read only bits. All other computer interface registers are loaded with the complement of the user specified pattern. This allows detection of addressing or continuous loading errors. Then the contents of the target register is recalled and compared to the user specified pattern. If the comparison is not equal, an error report is displayed.

APPLICABLE ERROR REPORT OPTIONS:

EA: The first number shows the target register address; the second number shows the number of errors (always 1).
94DIAG USER'S GUIDE

QB: First number is the data pattern which was loaded into the target register and which was expected to be read back; the second number is the number actually read back from the target register.

EM: Gives an error message from the test.

Note: To insure a complete test, (EK) should be run four times in sequence using the following four data patterns:

1. '177777
2. '000000
3. '125252
4. '052525

This is done automatically when running the %CD global command.

3.2 (EM) REGISTER EMULATION TEST:

Execution time: 1 second.
Prerequisites: Must have version 1.3 (RM03) or 2.1 (RP04) of the firmware.
Type of emulation: Standard.

Tests those bits of the computer interface registers which could not, for one reason or another, be tested by the (EK) test.

The bits are (in order tested):

1. MOL, DRY, or VV stuck at zero.
2. ATA stuck at one.
3. SC, TRE stuck at one.
4. RDY stuck at zero.
5. RDY stuck at zero after controller function.
6. ATA stuck at zero.
7. ERR stuck at one.
8. RDY stuck at one during Write.
9. GO stuck at zero.
10. GO stuck at one after Write.
11. PGE stuck at one.
12. PGE stuck at zero.
13. IR, CLR stuck at zero.
14. SC, TRE stuck at zero.
15. ERR stuck at zero.

APPLICABLE ERROR REPORT OPTIONS:

Same as for the EK test.
3.3 (IT) CPU INTERRUPT TEST:

Execution time: 1 second.
Prerequisites: None.
Type of emulation: Standard.

Requests a computer interface interrupt at a priority level of 7 and tests that an interrupt does not occur at level 6 and 7. Tests that an interrupt does occur at level 5, and that it does not occur after it has been serviced. Also detects if an interrupt occurs at any other unexpected vector.

APPLICABLE ERROR REPORT OPTIONS:

EM: Error message from test.

3.4 (MI) MICROPROCESSOR INTERRUPT TEST:

Execution time: 1 second.
Prerequisites: None.
Type of emulation: Standard.

Loads unit #7 into RPCS2, loads 40 (controller clear) into RPSC2, and waits for the IR bit to be set by the microprocessor. If the IR bit is not set after a small wait, an error is reported.

APPLICABLE ERROR REPORT OPTIONS:

EM: Error message from the test.

3.5 (RC) RAM DATA BUFFER TEST:

Execution time: 4 seconds.
Prerequisites: None.
Type of emulation: Extended.

Tests the two extended emulation functions: write microcode and read microcode. Consequently, it tests the 1024 words of microprocessor RAM. The test is implemented by writing and reading microcontrol one byte at a time of the user specified pattern over to and back from the RAM area. The data sent is compared to the data received, and errors are reported.

APPLICABLE ERROR REPORT OPTIONS:

EA: First number is the RAM address of the first error; the second number is the total number of errors found.
94DIAG USER’S GUIDE

GB: First number is the expected data pattern to be found in the RAM location shown in EA above; the second number is the data actually read from the RAM location.

EM: Gives an error message from the test.

3.6 (WC) HALF WRITE CPU TEST:

Execution time: 2 seconds.
Prerequisites: None.
Type of emulation: Extended.

Tests the ability of the CPU interface-controller to write DMA to the microprocessor RAM area. This is verified by reading the RAM back to the CPU by using read microcontrol commands. The data sent is compared to the data received and errors are reported.

APPLICABLE ERROR REPORT OPTIONS:

GB: The first number is the pattern written; the second number is the pattern read back.

EA: The first number is the RAM address of the first error detected; the second number is the total number of RAM errors detected.

EM: Error message from the test.
4.0 (XSD) SYSTEM DIAGNOSTIC

The XSD diagnostic tests all the parts of the disc system which have previously been tested individually, or which have not yet been tested. In the Data Reliability tests, the standard emulation firmware is tested for the first time, and all elements of the system are brought into play.

Note: In the test descriptions below, the execution time and number of bits transferred is given for an 80 megabyte mapped drive, and the diagnostic operating in 28K of memory. Larger capacity drives will require longer execution times and transfer more bits of data in many of the tests. Smaller memory size will increase the execution time in many of the tests.

4.1 (BB) BAD BLOCK ERROR TEST:

Execution time: 3 seconds.
Prerequisites: None
Type of emulation: Extended
Data pattern: ‘000000 and ‘177777.

Tests the operation of the bad block bit in the header. Writes a sector with all zero data and the bad block bit set in the header. Attempts to write all ones into that sector. Checks that the bad block error bit is set. Attempts to read data from that sector. Checks that the bad block error bit sets. Removes the bad block bit from the header, reads the header and verifies that the data is still all zeros. If it is all ones, then the system wrote in spite of the bad block bit in the header.

APPLICABLE ERROR REPORT OPTIONS:

EM: Error message from test will explain contents.

4.2 (CR) CRC ERROR TEST:

Execution time: 3 seconds.
Prerequisite: None.
Type of emulation: Extended.
Data pattern: ‘177777.

Checks the validity of the CRC check word in the header. First, it writes a header, then reads the header and CRC word. It then compares this CRC word with a software generated CRC word and verifies that the two are the same. Finally, it writes a header with an erroneous CRC word and verifies that the CRC error bit is set when the header is read back.
APPLICABLE ERROR REPORT OPTIONS:

EM: Error message from the test will explain contents.

4.3 (EC) ECC ERROR TEST:

Execution time: 7 seconds.
Prerequisite: None.
Type of emulation: Extended.
Data pattern: Current pattern.

Checks the validity of the ECC error detection and correction system. The test writes a sector of data and reads it back, checking status and data. Compares the ECC remainder with a software generated ECC remainder and verifies that they are the same. It then creates 11 consecutive errors in the data and writes it and the ECC remainder. Upon reading the data again, it verifies that the data error was corrected, and that a correctable ECC error bit was posted. This time it creates 12 consecutive errors in the data and writes it and the ECC remainder. Upon reading the data back again, it verifies that the hard ECC error bit was posted.

APPLICABLE ERROR REPORT OPTIONS:

EM: The error message from the test will explain the contents.

4.4 (AV) ADDRESS VERIFY TEST:

Execution time: 14 seconds (approximately).
Bits transferred: 3.28 x 10^4 bits.
Prerequisite: None.
Type of emulation: Extended.
Data pattern: '0000000' and '1777777'.

Checks the ability of the system to detect a discrepancy between the address written in the header, and the actual physical address of the sector being accessed. It does this by writing an incorrect address in a header and then attempting to read the sector, verifying that the address verify error bit sets. It performs the test four times, setting errors in each of the four elements of the address in the header, namely: Head, Sector, Cylinder hi, and Cylinder lo.

APPLICABLE ERROR REPORT OPTIONS:

EM: The error message from the test will explain the contents.
4.5 (DV) DATA VERIFY TEST:

Execution time: 1 second.
Bits transferred: 4096 bits.
Prerequisite: None.
Type of emulation: Standard.
Data pattern: Current pattern.

Verifies the operation of the write check function. Writes 32 sectors of data, then performs a write check operation, and checks status. It alters the data in CPU memory and performs a write check operation again, verifying that the write check error bit sets.

APPLICABLE ERROR REPORT OPTIONS:

EM: The error message from the test will explain the contents.

4.6 (SW) SINGLE WORD TRANSFER TEST:

Execution time: 1 second.
Bits transferred: 16 bits.
Prerequisite: None.
Type of emulation: Standard.
Data pattern: '125252.

Tests the system's ability to transfer less than a full sector of data, in this case a single word. It fills the entire data buffer with '125252, but writes only a single word. It then clears the buffer, reads back a single word, and verifies that only that single word got read back into the buffer.

APPLICABLE ERROR REPORT OPTIONS:

EM: The error message from the test will explain.

4.7 (MW) MAXIMUM WORD TRANSFER TEST:

Execution time: 1 second.
Size of transfer: Depending on the memory size and the length of the command string, will transfer 11-12 sectors worth.
Prerequisite: None.
Type of emulation: Standard.
Data pattern: Current pattern.

Tests the system's ability to handle large multi-sector data transfers. It sizes the available memory space in the CPU and makes the largest data transfer possible. Since the memory space is variable depending on the size of the command string and the amount of memory avail-
able, the test prints out the size of the data transfer for the operator's information. The test formats and individually writes data in enough sectors to cover the transfer. It then reads all the data in a single multi-sector read.

APPLICABLE ERROR REPORT OPTIONS:

EM: The error message from the test will explain.

4.8 (HS) HEAD SWITCH TEST:

Execution time: 4 seconds.
Bits transferred: 2.95 x 10**5 bits.
Prerequisite: None.
Type of emulation: Standard.
Data pattern: '125252, '000000, '177777.

Tests the system's ability to perform multi-sector transfers across head boundaries. First, it individually writes a sector on either side of the boundary, then does a 2-sector read of the two sectors. Then it does a 2-sector write across a head boundary and performs two single sector reads of the same sectors. It repeats this over all the head boundaries.

APPLICABLE ERROR REPORT OPTIONS:

EM: The error message from the test will explain.

4.9 (HD) HEADER TEST:

Execution time: 14 seconds.
Bits transferred: 3.28 x 10**4 bits.
Prerequisite: None.
Type of emulation: Extended.
Data pattern: '000000 and '177777.

Checks the ability of the system to detect a discrepancy between the address written in the header, and the actual physical address of the sector being accessed. It does this by writing an incorrect address in a header and then attempting to read the sector, checking that the address verify bit sets. It performs the test four times, setting errors in each of the four elements of the address in the header, namely: Head, Sector, Cylinder hi, and Cylinder lo.

APPLICABLE ERROR REPORT OPTIONS:

EM: The error message from the test will explain.
4.10 (CS) CYLINDER SWITCH TEST:

Execution time: 1 second.
Bits transferred: 6.55 x 10**4 bits.
Prerequisite: None.
Type of emulation: Standard.
Data pattern: '125252, '000000, '177777.

Tests the system's ability to perform multi-sector transfers across cylinder boundaries. First, it individually writes a sector on either side of the boundary, then does a 2-sector read of the two sectors. Then it does a 2-sector write across a cylinder boundary and performs two single sector reads of the same sectors. It repeats this over four different cylinder boundaries.

APPLICABLE ERROR REPORT OPTIONS:

EM: The error message from the test will explain.

4.11 (FT) FORMAT TEST:

Execution time: 5 minutes, 15 seconds (80 megabyte).
Bits transferred: 5.44 x 10**8 bits written.
5.39 x 10**8 bits read.
Prerequisites: None.
Type of emulation: Standard.
Data pattern: Current pattern.

Formats the disc between the limits set by the operator, using the largest multi-sector transfers that memory size will allow. Reads the headers in a mass transfer, checking status. The table below shows the header information:

<table>
<thead>
<tr>
<th>RPO4:</th>
<th>RM03:</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>HEADER</strong></td>
<td><strong>HEADER</strong></td>
</tr>
<tr>
<td>Wd 1 '100000+Cylinder</td>
<td>Wd 1 '150000+cylinder</td>
</tr>
<tr>
<td>Wd 2 Head-Sector</td>
<td>Wd 2 Head-sector</td>
</tr>
<tr>
<td>Wd 3 '000000</td>
<td>Wd 3 '000000</td>
</tr>
<tr>
<td>Wd 4 '000000</td>
<td>Wd 4 '000000</td>
</tr>
<tr>
<td><strong>DATA</strong></td>
<td><strong>DATA</strong></td>
</tr>
<tr>
<td>Wd 1 '000001</td>
<td>Wd 1 '000001</td>
</tr>
<tr>
<td>Wd 2 '000000</td>
<td>Wd 2 '000000</td>
</tr>
<tr>
<td>Wd 3 '000000</td>
<td>Wd 3 '000000</td>
</tr>
<tr>
<td>Wd 4 '000000</td>
<td>Wd 4 '000000</td>
</tr>
<tr>
<td>Wd 5 Current Pattern</td>
<td>Wd 5 Current Pattern</td>
</tr>
<tr>
<td>! ! ! !</td>
<td>! ! ! !</td>
</tr>
<tr>
<td>Wd 256 Current Pattern</td>
<td>Wd 256 Current Pattern</td>
</tr>
</tbody>
</table>
APPLICABLE ERROR REPORT OPTIONS:

EM: The error message from the test will explain.

Note: When formatting a pack for system use, use the FM command (instead of this FT test). This will automatically write the correct data for proper handling of bad blocks.

4.12 (OT) OSCILLATING TRACK TEST:

Execution time: 7 minutes, 5 seconds (80 Megabyte).
Bits transferred: $1.69 \times 10^{17}$ bits.
Prerequisite: The disc must first be formatted (use the FT test, the WH command or the FM command).
Type of emulation: Standard.
Data pattern: Current pattern.

This is a data reliability test wherein data is written on ascending cylinder addresses, and read from oscillating cylinder addresses. Data is read one sector at a time, always from sector 0 of any head or cylinder. First from the lowest cylinder, lowest head, then from the highest cylinder, highest head. After each read, the lower head address is incremented and the upper head address is decremented. The test reads back and forth between the upper and lower addresses until the two meet in the middle.

APPLICABLE ERROR REPORT OPTIONS:

EM: The error message from the test will explain.

4.13 (RT) RANDOM TRACK TEST:

Execution time: 10 minutes (80 Megabyte).
Bits transferred: $2.70 \times 10^{18}$ bits.
Prerequisite: The disc must first be formatted (use the FT test, the WH command or the FM command).
Type of emulation: Standard.
Data pattern: Current pattern.

Writes a track at a time on random cylinder addresses and reads a track at a time from random cylinder addresses.

APPLICABLE ERROR REPORT OPTIONS:

EM: The error message from the test will explain.
4.14 (WH) WRITE HEADER UTILITY:

Execution time: 3 minutes, 14 seconds (80 Megabyte).
Bits transferred: 5.44 x 10**8 bits Write
0 bits Read.
Prerequisite: None.
Type of emulation: Standard.
Data Pattern: Current pattern.

This command allows the operator to write headers and data. He can write header for a single sector, or for any contiguous group of sectors, or for all the sectors on a disc. The command sizes the available memory space to perform the largest multi-sector write possible. It writes header and data in all sectors between the lower and upper address limits.

4.15 (ZR) ZIG-ZAG READ UTILITY:

This is identical to the read portion of the OT test (Paragraph 4.12)
5.0 DICTIONARY OF ERRORS

1. Timed out trying to initialize the controller.
2. Timed out trying a random write operation.
3. Timed out trying a random read operation.
4. Timed out trying an incrementing write operation.
5. Timed out trying to read.
6. Error status occurred after a read operation.
7. Error status after read was OK, but the data read back did not compare to that written.
8. Timed out trying to write two single headers spanning a cylinder boundary.
9. Error status occurred after a two-sector read across a cylinder boundary.
10. Timed out trying to do a two-sector read across a cylinder boundary.
11. Data was written across a cylinder boundary in two single sector write operations. Data was read in a single two-sector read operation. The data read back does not match that written.
12. Error status occurred while doing a two-sector read across a cylinder boundary.
13. Timed out trying to do a two-sector write across a cylinder boundary.
14. Error status occurred while doing a two-sector write across a cylinder boundary.
15. Timed out while trying the first 1-sector read of data written in a single two-sector write.
16. Data was written in a single two-sector write operation. Data was read in two single-sector read operations. The data read from the first sector does not match that written.
17. Data was written in a single two-sector write operation. Data was read in two single-sector read operations. Error status occurred during the first single-sector read.
18. Data was written in a single two-sector write operation. Data was read in two single-sector read operations. Controller timed out while trying the second single-sector read.

19. Data was written in a single two-sector write operation. Data was read in two single-sector read operations. The data from the second single-sector read does not match that written.

20. Data was written in a single two-sector write operation. Data was read in two single-sector read operations. Error status occurred during the second single-sector read.

21. Timed out trying to write two single headers and data spanning a head boundary.

22. Error status during two single-sector writes across a head boundary.

23. Timed out trying a two-sector read across a head boundary.

24. Wrote data in two single-sector writes across a head boundary. Read data in a single two-sector read. The data read does not match that written.

25. Error status occurred during a two-sector read across a head boundary.

26. Timed out trying a two-sector write across a head boundary.

27. Error status occurred during a two-sector write across a head boundary.

28. Did a two-sector write across a head boundary. Timed out trying to do the first single-sector read.

29. Did a two-sector write across a head boundary. Read data in two single-sector reads. The data in the first single-sector read does not match that written.


32. Did a two-sector write across a head boundary. Read data in two single-sector reads. The data read from the second sector does not match that written.
33. Did a two-sector write across a head boundary. Read data in two single-sector reads. Error status occurred during the second read.

34. Timed out trying to write header and data.

35. Error status occurred while writing a single header and data.

36. Timed out trying a maximum-sized multi-sector read.

37. Data read in the maximum-sized multi-sector read does not match that written in multiple single-sector writes.

38. Error status occurred during a maximum-sized multi-sector read.

39. Timed out trying to write a single word.

40. Error status occurred while writing a single word.

41. Timed out trying to read a single word.

42. Wrote a single word, then read it back. The word read back does not match that written.

43. Error status occurred while reading a single word.

44. Did a single-word transfer. The single word was OK, but the fill characters were not all zeros.

45. Timed out trying to put the header address into the RAM buffer.

46. Timed out trying to load zeros into the ram buffer.

47. Timed out trying to write header & data using extended emulation.

48. Error status occurred in ECIB table after writing header and data.

49. Timed out trying to put an incorrect header address into the RAM buffer.

50. Timed out trying to write an incorrect header using extended emulation.

51. Timed out trying to read the sector with the incorrect header, using extended emulation.

52. The "ADDRESS Verify" error bit did not set in ECOS2 after reading an incorrect header.
Timed out trying to load all 1's into the RAM buffer.

Timed out trying to write data into a sector with an incorrect header.

The "Address Verify" error bit did not set in ECOS2 after trying to write into a sector with an incorrect header.

Timed out trying to load the correct header into the RAM buffer.

Timed out trying to write the correct header using extended emulation.

Error status in ECIB table after writing correct header.

Timed out trying to load RAM with data.

Timed out trying to read the sector with the corrected header.

Error status occurred in the ECIB table after reading the sector with the corrected header.

Unexpected data was read into the RAM buffer from the disc. The data in the sector was originally all zeros. The test attempted to write 177777 when the sector had an incorrect header. If the RAM contains 177777, this indicates that the controller wrote into the sector in spite of the incorrect header. If the RAM contains 125252, this means no read took place after the header had been corrected. The RAM buffer should contain all zeros at this point.

Timed out while attempting to write headers.

Showed error status after writing headers.

Timed out while attempting to write data.

Error status occurred after writing data.

Timed out attempting to do a write check of good data.

The "Write Check" error bit in RPCS2 set when no write check error was intended. Possibly caused by bad surface on the disc.

The "Write Check" error bit in RPCS2 did not set when there was a write check error.

Timed out trying to load header into RAM buffer.

Timed out trying to load data into the RAM buffer.
72. Timed out trying to write header and data using extended emulation.

73. Error status in ECIB table after writing header and data.

74. Timed out trying to fill RAM buffer with zeros.

75. Timed out trying to read data and the ECC polynomial.

76. Error status in the ECIB table after reading the data and the ECC polynomial.

77. Timed out trying to get data from the RAM buffer.

78. The hardware and software ECC polynomials do not compare.

79. Timed out trying to read or write into or from the RAM buffer.

80. Timed out trying to load the correctable error into the RAM buffer.

81. Timed out trying to write data with correctable errors (11 errors).

82. Error status in ECIB table after writing data with correctable errors.

83. Timed out trying to fill RAM buffer with zeros.

84. Timed out trying to read the corrected data.

85. The "Soft ECC Error" bit did not set after a soft ECC error occurred.

86. The correctable errors in the data did not get corrected, even though ECOS2 indicated a soft ECC error status.

87. Timed out trying to read data from the RAM buffer.

88. Timed out trying to load the RAM buffer with data containing an uncorrectable ECC error.

89. Timed out trying to read data from RAM buffer.

90. Timed out trying to load data with an uncorrectable error in it into the RAM.

91. Timed out trying to write a sector with an uncorrectable error in it.

92. Error status in the ECIB table after writing a sector with an uncorrectable error in it.
93. Timed out trying to read the sector with an uncorrectable error in it.

94. The "ECC Error" bit in ECOS2 did not set after reading data with an uncorrectable error in it.

95. Error status occurred while writing header and data.

108. Timed out trying to load header into RAM buffer.

109. Timed out trying to store data into RAM buffer.

110. Timed out trying to load header and data into the RAM buffer in order to set the bad block flag in the header.

111. Error status in the ECIB table after writing header and data to set the bad block flag in the header.

112. Timed out trying to load data into RAM buffer.

113. Timed out trying to write into a sector with the bad block flag set in the header.

114. Did not get "Bad Block" status in ECOS3 when attempting to write into a bad block (extended emulation).

115. Timed out trying to read a sector with the bad block flag set in the header.

116. Did not get "Bad Block" status in ECOS3 when attempting to read a bad block (extended emulation).

117. Timed out trying to check data in RAM buffer.

118. Timed out trying to load header into RAM buffer.

119. Timed out trying to write the header with the bad block flag removed.

120. Error status in ECIB table after writing header with the bad block flag cleared.

121. Timed out trying to read a sector after the bad block flag has been cleared.

122. The "Bad Block" bit in ECOS3 still sets after re-writing the header with the bad block flag cleared.

123. Timed out trying to check data in RAM buffer.

124. Was able to read the sector in spite of the bad block flag set in the header. The data in the sector was all zeros. The data in the RAM was '125252 before the read. The data
in the RAM should have remained unchanged. Interpretation of the error report:

GD-BAD = '000252-'000000: Read sector with bad block flag set.

125. Wrote into a sector with the bad block flag set. The test originally wrote zeros, then set the bad block flag. It then attempted to write ones in that sector. It removed the bad block flag by re-writing the header. Then, it filled the RAM with 125252 data, and read the sector back. If the RAM still contains 125252, then the read did not actually take place. If the RAM contains all ones, then the system wrote into the sector in spite of the bad block flag. Interpretation of the error summary:

GD-BAD = '000000-'000377   Data over written.
GD-BAD = '000000-'000252   Bad read.

126. Timed out trying to load header into RAM buffer.
127. Timed out trying to write header.
128. Error status in ECIB table after writing header.
129. Timed out trying to load data into RAM buffer.
130. Timed out trying to read header and CRC word.
131. Timed out trying to get header from RAM buffer.
132. Timed out trying to get header from RAM buffer.
133. Timed out trying to get CRC from RAM buffer.
134. Timed out trying to get CRC from RAM buffer.
135. Hardware and software CRC words do not match each other.
136. Timed out trying to load an erroneous CRC word into the RAM buffer.
137. Timed out trying to write a header with an erroneous CRC word.
138. Timed out trying to read a header with an erroneous CRC word.
139. The "CRC Error" bit in ECOS2 did not set after reading a header with an erroneous CRC word.
140. Timed out trying to load the cylinder most significant byte of the header into the RAM buffer.
141. Timed out trying to load the cylinder least significant byte of the header into the RAM buffer.

142. Timed out trying to load the head address of the header into the RAM buffer.

143. Timed out trying to load the sector address of the header into the RAM buffer.

144. Timed out trying to load the two key words of the header into the RAM buffer.

201. Timed out trying to initialize the controller.

202. An error was detected in register RPCS1.

203. An error was detected in register RPWC.

204. An error was detected in register RPBA.

205. An error was detected in register RPDA.

206. An error was detected in register RPER1.

207. An error was detected in register RPAS.

208. An error was detected in register RPLA.

209. An error was detected in register RPDB.

210. An error was detected in register RPMR.

211. An error was detected in register RPDT.

212. An error was detected in register RPSN.

213. An error was detected in register RPOF.

214. An error was detected in register RPDC.

215. An error was detected in register RPCC.

216. An error was detected in register RPER2.

217. An error was detected in register RPER3.

218. An error was detected in register RPEC1.

219. An error was detected in register RPEC2.

220. An error was detected in register RHBAE.

221. An error was detected in register RPCS3.
222. "Medium On Line", "Data Ready", or "Volume Valid" bits in RPDS are stuck at zero.

223. "Drive Ready" bit in RPDS stuck at zero.

224. "Volume Valid" bit in RPDS stuck at zero.

225. "Attention Active" bit in RPCS1 stuck at one.

226. "Special Attention" or "Transfer Error" bit in RPCS1 stuck at one.

227. "Ready" bit in RPCS1 stuck at zero.

228. "Ready" bit in RPCS1 stuck at zero.

229. "Attention Active" bit in RPDS stuck at zero.

230. "Error" bit in RPDS stuck at one.

231. "Ready" bit in RPCS1 stuck at zero.

232. "Go" bit in RPCS1 stuck at zero.

233. "Go" bit in RPCS1 stuck at one.

234. "Program Error" bit in RPCS2 stuck at one.

235. "Program Error" bit in RPCS2 stuck at zero.

236. Timed out trying to initialize controller.

237. Timed out waiting for "Ready" bit in RPCS1.

238. "Special Condition" or "Transfer Error" bit in RPCS1 stuck at zero.

239. "Error" bit in RPDS stuck at zero.

240. Unexpected interrupt occurred at priority levels greater than six.

241. Unexpected interrupt occurred at priority levels greater than five.

242. No interrupt received when expected at priority levels greater than three.

243. Multiple interrupts occurring.

244. Microprocessor did not respond to interrupt.

245. Timed out trying to load the RAM buffer.
246. Half-write CPU failed.
247. Timed out trying to fill the RAM buffer.
248. RAM data buffer failure.
249. Ready bit did not set after attempted write to an illegal cylinder.
401. MPU did not respond to a recal command.
402. "On Cylinder" bit did not set after recal command.
405. MPU did not respond to a seek command.
406. "On Cylinder" or "Seek Error" bit did not set after a seek.
407. MPU did not respond to recal command.
408. "On Cylinder" bit did not set after recal.
409. MPU did not respond to a seek command.
410. MPU did not respond to an RMC command.
411. "On Cylinder" bit did not clear during a long seek.
412. MPU does not respond to a WMC command.
413. The highest sector count detected does not match that given for this model.
414. Unexpected status after a recal command.
415. "On Cylinder" bit did not set after a recal.
416. Unexpected status after a seek command.
417. Unexpected status after a seek command.
418. Unexpected status after a seek command.
419. "On Cylinder" bit did not set after a seek.
420. Unexpected status after a seek command to lowest cylinder.
421. Unexpected status after a seek command to highest cylinder.
422. Unexpected status after a seek command from highest to lowest cylinder.
423. Unexpected status after a recal command.
424. "On Cylinder" bit did not set after a seek.
425. Unexpected status after a seek command to cylinder #1.
426. Unexpected status after a seek command to cylinder #0.
427. Unexpected status after a seek command to a higher cylinder.
428. Unexpected status after a recal command.
429. "On Cylinder" bit did not set after a recal.
430. Unexpected status after a seek to a random address.
431. MPU did not respond to a WMC command.
432. MPU did not respond to a half-write drive command.
433. "Ready" bit in RPCS1 did not set after write.
434. MPU did not respond to WMC command.
435. MPU did not respond to half-read drive command.
436. "Ready" bit in RPCS1 did not set after read.
437. Data from half-read drive does not compare with that written.
INDEX

/ .................................................. 11

(AV) Address Verify Test ....................... 40

Basic conventions ............................... 4
(BB) Bad Block Error Test ..................... 39

Characters ........................................ 4
Command levels ................................... 4
Computer Interface Diagnostic ................. 35
CPA registers .................................... 25
(CR)CRC Error Test .............................. 39
CRT terminal ..................................... 4
(CS) Cylinder Switch Test ...................... 43
CTL A (Current Address) ......................... 13
CTL B (Bootstrap) ............................... 13
CTL C (Clear Command String) ................. 14
CTL E (Error Specifier) ......................... 14
CTL F (Error Format) ............................ 14
CTL G (Read Header) ............................ 15
CTL I (Initialize) ............................... 15
CTL K (Error limit, Retry limit) ............... 15
CTL N (Error Summary) ......................... 15
CTL O (ECIB Table) ............................. 16
CTL P (Data Pattern) ............................ 16
CTL Q (Title Suppress) ......................... 16
CTL R (Resume) .................................. 17
CTL S (Suspend) .................................. 17
CTL U (Disc Address) ............................ 17
CTL W (Review Command String) ............... 17
CTL X (CPA Registers) ......................... 18

Date and Time .................................... 6
Decimal .......................................... 5
Default value .................................... 5
Delete ............................................. 4
Dictionary of Errors ............................ 46
Drive Diagnostic ................................ 30
(DV) Data Verify Test ........................... 41
Dynamic Command Level ......................... 4
Dynamic Commands .............................. 13

(EC) ECC Error Test ............................ 40
ECCPA ........................................... 23
ECFC ............................................ 23
ECFCM .......................................... 24
ECFLAG .......................................... 24
ECIB Table ...................................... 22
ECLCYH .......................................... 23
ECLCYL .......................................... 23
ECLHED .......................................... 23
ECLSEC .......................................... 24
ECLUC .......................................... 23
ECMSB .......................................... 24
ECOS1 .......................................... 22
INDEX

ECOS2 ................................................. 22
ECOS3 ................................................. 22
ECPCYH ............................................... 24
ECPCYL ............................................... 24
ECPRT ............................................... 23
ECPSEC ............................................... 24
ECRTY ............................................... 24
ECSSO ............................................... 24
ECUS1 ............................................... 23
ECUS2 ............................................... 23
ECUSER ............................................. 24
ECWCH ............................................... 24
ECWCL ............................................... 24
(EK) Register Echo Test ............................. 35
(EM) Register Emulation Test ...................... 36
Error Report ....................................... 21
ES .................................................... 11

FM .................................................... 11
Format Enable ...................................... 6
Formation .......................................... 43
(FT) Format Test .................................... 43

General .............................................. 4
Global Commands .................................... 10

(HD) Header Test .................................... 42
Header Information .................................. 43
Hexadecimal number ................................ 5
(HS) Head Switch Test ................................ 42

Initialization ...................................... 5
Interrupt Vector Address .......................... 6
(IT) CPU Interrupt Test ............................ 37

Keyboard Inputs .................................... 4

Level ............................................... 4
Line Feed .......................................... 4
LPT ............................................... 11
(LS) Long Seek Test ................................ 32
LUP,N ............................................... 11

Macro and Global Definitions .................... 20
Macro Commands ..................................... 9
(MI) Microprocessor Interrupt Test ............... 37
(MW) Maximum Word Transfer Test ................ 41

Normal Command .................................... 4
Normal Commands ................................... 7
NP .................................................. 11
Number System ..................................... 5
Number Systems .................................... 5
<table>
<thead>
<tr>
<th>Octal number</th>
<th>5</th>
</tr>
</thead>
<tbody>
<tr>
<td>(DS) Oscillating Seek Test</td>
<td>32</td>
</tr>
<tr>
<td>(OT) Oscillating Track Test</td>
<td>44</td>
</tr>
<tr>
<td>PN</td>
<td>11</td>
</tr>
<tr>
<td>Primitive Commands</td>
<td>8</td>
</tr>
<tr>
<td>(RC) RAM Data Buffer Test</td>
<td>37</td>
</tr>
<tr>
<td>RD</td>
<td>11</td>
</tr>
<tr>
<td>RE</td>
<td>11</td>
</tr>
<tr>
<td>Registers Base Address</td>
<td>6</td>
</tr>
<tr>
<td>RL</td>
<td>12</td>
</tr>
<tr>
<td>RMBA (Bus Address Extension Register)</td>
<td>28</td>
</tr>
<tr>
<td>RMSC3 (Control &amp; Status #3)</td>
<td>29</td>
</tr>
<tr>
<td>RP</td>
<td>12</td>
</tr>
<tr>
<td>RPAS (Attention Summary Register)</td>
<td>27</td>
</tr>
<tr>
<td>RPBA (Unibus address register)</td>
<td>25</td>
</tr>
<tr>
<td>RPCC (Current Cylinder Register)</td>
<td>28</td>
</tr>
<tr>
<td>RPCS1 (Control &amp; Status 1 Register)</td>
<td>25</td>
</tr>
<tr>
<td>RPCS2 (Control &amp; Status 2 register)</td>
<td>26</td>
</tr>
<tr>
<td>RPDA (Desired sector/head address register)</td>
<td>25</td>
</tr>
<tr>
<td>RPDB - (Data Buffer Register)</td>
<td>27</td>
</tr>
<tr>
<td>RPDC (Desired Cylinder Register)</td>
<td>28</td>
</tr>
<tr>
<td>RPDS (Drive Status Register)</td>
<td>26</td>
</tr>
<tr>
<td>RPDT - (Drive Type Register)</td>
<td>27</td>
</tr>
<tr>
<td>RPEC1 (Not emulated)</td>
<td>28</td>
</tr>
<tr>
<td>RPEC2 (Not emulated)</td>
<td>28</td>
</tr>
<tr>
<td>RPER1 (Error Register #1)</td>
<td>26</td>
</tr>
<tr>
<td>RPER2 (Error Register #2)</td>
<td>28</td>
</tr>
<tr>
<td>RPER3 (Error Register #3)</td>
<td>28</td>
</tr>
<tr>
<td>RPLA - (Not emulated)</td>
<td>27</td>
</tr>
<tr>
<td>RPMR - (Not emulated)</td>
<td>27</td>
</tr>
<tr>
<td>RPDO (Offset Register)</td>
<td>28</td>
</tr>
<tr>
<td>RPSN (Serial Number Register)</td>
<td>27</td>
</tr>
<tr>
<td>RPWC (Word count register)</td>
<td>25</td>
</tr>
<tr>
<td>(RS) Random Seek Test</td>
<td>33</td>
</tr>
<tr>
<td>(RT) Random Track Test</td>
<td>44</td>
</tr>
<tr>
<td>Rubout</td>
<td>4</td>
</tr>
<tr>
<td>(SC) Sector Counter Test</td>
<td>31</td>
</tr>
<tr>
<td>Slash (/)</td>
<td>8</td>
</tr>
<tr>
<td>(SS) Sequential Seek Test</td>
<td>32</td>
</tr>
<tr>
<td>(ST) Status Test</td>
<td>30</td>
</tr>
<tr>
<td>STD/EXT switch</td>
<td>6</td>
</tr>
<tr>
<td>Summary of Primitive Tests</td>
<td>19</td>
</tr>
<tr>
<td>(SW) Single Word Transfer Test</td>
<td>41</td>
</tr>
<tr>
<td>Switch</td>
<td>6</td>
</tr>
<tr>
<td>System Diagnostic</td>
<td>39</td>
</tr>
<tr>
<td>TD</td>
<td>12</td>
</tr>
<tr>
<td>Test Summaries</td>
<td>19</td>
</tr>
<tr>
<td>TTY Terminal</td>
<td>4</td>
</tr>
</tbody>
</table>
INDEX

Utility Commands ......................................................... 11
(WC) Half Write CPU Test ................................................. 38
(WD) Half Read/Write Test .............................................. 33
(WH) Write Header Utility ............................................. 45
WH ................................................................. 13
ZR ................................................................. 13
(ZR) Zig-zag Read Utility ........................................... 45
\ ................................................................. 11