<table>
<thead>
<tr>
<th>NEXT ASSY</th>
<th>USED ON</th>
<th>LTR</th>
<th>DESCRIPTION</th>
<th>DATE</th>
<th>APPROVED</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>PRELIMINARY</td>
<td>1</td>
<td>3/14/79</td>
<td>SHI</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>PRELIMINARY REVISED</td>
<td>2</td>
<td>3/29/79</td>
<td>SHI</td>
<td></td>
</tr>
<tr>
<td>A</td>
<td>PRODUCTION RELEASE ENQ411</td>
<td>A</td>
<td>10/30/79</td>
<td>SHI</td>
<td></td>
</tr>
</tbody>
</table>

The information hereon is the property of MICROPOLIS CORPORATION. No portion of this data shall be released, disclosed, used, or duplicated for procurement or manufacturing purposes without specific written consent of MICROPOLIS.
1.0 INTRODUCTION

This specification describes the Micropolis Model 1220/1200 series of fixed disk systems. These products are intended for mini or microcomputer applications which require medium capacity fixed disk storage at low cost.

Model 1220 consists of a Micropolis 8" fixed disk drive with an integral controller board, and is the minimum system configuration. The 1220 fits within the outline of a Shugart 8" flexible disk drive and requires the same D.C. supply voltages. The controller provides full data transfer and control facilities in six standard sectoring arrangements and can be easily attached to the host computer through a simple bus-oriented interface.

Model 1200 is an add-on module similar to the 1220 except that no controller is provided. Up to three 1200's may be added to the 1220.

These modules are available in three configurations depending on the number of data surfaces in use and offer the following formatted storage capacities:

<table>
<thead>
<tr>
<th>Model</th>
<th>Data Surfaces per Drive</th>
<th>Data Tracks per Surface</th>
<th>1220/1200 Formatted Capacity (M Bytes)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>PER DRIVE</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>SECTOR LENGTH</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>128 256 268 320 512 1024</td>
</tr>
<tr>
<td>1221-1</td>
<td>1</td>
<td>580</td>
<td>4.90 6.24 6.22 6.68 7.13 7.13</td>
</tr>
<tr>
<td>1222-1</td>
<td>3</td>
<td>580</td>
<td>14.7 18.7 18.7 20.0 21.4 21.4</td>
</tr>
<tr>
<td>1223-1</td>
<td>5</td>
<td>580</td>
<td>24.5 31.2 31.1 33.4 35.6 35.6</td>
</tr>
</tbody>
</table>

In addition, the controller has select capability which allows two such systems to be attached to the host via a common interface cable.

2.0 FEATURES

-- Buffered for asynchronous transfers between host and controller. Full error checking and error recovery procedures are automatically performed.

-- Controller may be operated in a direct mode for synchronous transfers between the disk and host at disk speed. Error recovery procedures in direct mode are determined by the host.

-- Error correction (ECC) option is provided to ensure high data integrity.
-- Six standard recording formats are available (others by special order):

- 66 Sectors @ 128 bytes
- 42 Sectors @ 256 bytes
- 40 Sectors @ 268 bytes
- 36 Sectors @ 320 bytes
- 24 Sectors @ 512 bytes
- 12 Sectors @ 1024 bytes

-- Interfaces easily to the host via an 8-bit bi-directional bus and 9 control lines. The interface structure is suitable for use with either programmed I/O or DMA data transfers.

-- Provides capability to initialize the disk with a wide range of sector sequences to optimize throughput for specific applications.

-- Data transfers may be from one sector to a full track per command. Sectors are normally accessed in logical order. Special commands are also included which transfer a full track in physical sector order to facilitate loading/dumping the disk.

-- Overlap seek is provided. Seeks or read/write operations on the selected drive may be performed simultaneously with seeks on all other drives.

-- High throughput - In buffered mode, the buffer may be filled/unloaded at any rate up to disk speed (approximately 1 ms/byte). Since transfers are buffered, the host interface need not provide special logic to account for DMA latency for the first data request of each block. In direct mode, the host interface must provide for response to all data requests at disk speed.

-- Most media defects which appear during the life of the system can be eliminated under host control. One spare sector per track is provided for this purpose.

-- Host may verify the correct transmission of each byte of a command to the controller before the command is executed.

-- Cylinder accessing may be logical or physical.
3.0 GENERAL DESCRIPTION

Model 1220 consists of a 1200 series rigid disk drive and a controller board which is housed within the drive outline. These combine to form a flexible, low cost disk sub-system which can be easily attached to any computer system. Three additional 1200's can be attached to the 1220 for expanded storage capacity.

3.1 Disk Drive Mechanics

This consists of a die cast deck whose lower half is devoted to the recording heads, platters and the voice coil motor components. This lower half is sealed and air is circulated throughout the area by disk rotation induced flow. This flow is directed through a 0.3 micron absolute filter. The sealed area breathes to the outside via a similar filter.

There are no active electronic parts in the "clean" area and electrical connection is made between this area components and the electronics package via a PCB, which also seals the "clean" area from the rest of the casting.

3.2 Drive Motor

Rotational drive for the platters is provided by a direct coupled brushless D.C. motor. This combination provides a very low profile allowing 3 platters to be packaged in an envelope only 4.62" high. Switching information for the electronic commutator is supplied by 3 photo transistor/LED combinations attached to the motor control PCBA.

3.3 Positioner System

The positioner is a balanced swing arm mechanism supported on two pre-loaded bearings which reference to a stub shaft rigidly attached to the casting. The system is designed to accept between 2 and 4 arms depending on the model number. The voice coil is attached to the system on the opposite side of the bearings from the head and the whole mechanism is statically balanced. The magnet is of the short coil long magnet type and utilizes a Ferrite magnet. Position reference is made to tracks recorded on a dedicated surface on the platter nearest the deck. These tracks are recorded with position information in the "Modified Dibit" format.

3.4 Read/Write Head

This consists of a single gap slider assembly of the Winchester type with the slider surface modified to run at 3600rpm.
3.5 **Electronics Package:**

Three boards are associated with the basic drive mechanism:

a) Preamplifier PCBA
b) Motor Control PCBA
c) Device Electronics PCBA

Figure 7 lists the basic drive interface signals. See Specification 100198 - 1200 Series Disk Drives, for a detailed description of the drive and drive interface signals.

3.6 **Controller PCBA**

This is a microprocessor-based controller which performs such functions as data formatting, encoding, decoding, sector buffering, error detection and recovery, and general housekeeping functions. It consists of a 8" x 14" board which resides in the 1220 drive assembly. Error correction is provided by an optional ECC board which attaches to the controller. D.C. power is drawn from the disk drive.

External connection is made through two edge connectors at the rear of the drive assembly:

a) Host Interface, J101. (34 pin edge connector)
   This attaches to the host system (and another 1220 in an expanded system). Signal and pin assignments for this interface are shown in Figure 8.

b) Drive Interface, J102. (50 pin header)
   This attaches to the drive interface connector, J1, and add-on 1220's, if any. Pin assignments are shown in Figure 7.

A detailed description of the host interface and controller operation is given in the following sections of this specification.
### 4.0 SPECIFICATION SUMMARY

#### 4.1 Disk Drives

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Spindle Speed</td>
<td>3600 rpm</td>
</tr>
<tr>
<td>Speed Variation</td>
<td>±.5%</td>
</tr>
<tr>
<td>Latency</td>
<td>3.3 ms</td>
</tr>
<tr>
<td>Track Density</td>
<td>478 tpi</td>
</tr>
<tr>
<td>Available Tracks</td>
<td>580</td>
</tr>
<tr>
<td>Access Time</td>
<td></td>
</tr>
<tr>
<td>Track-to-Track</td>
<td>4 ms</td>
</tr>
<tr>
<td>Average (1/3 stroke)</td>
<td>34 ms</td>
</tr>
<tr>
<td>Settling</td>
<td>8 ms</td>
</tr>
<tr>
<td>Data Surfaces</td>
<td></td>
</tr>
<tr>
<td>1221-1</td>
<td>1</td>
</tr>
<tr>
<td>1222-1</td>
<td>3</td>
</tr>
<tr>
<td>1223-1</td>
<td>5</td>
</tr>
<tr>
<td>Media</td>
<td>200 mm oxide coated (IBM 3350 technology)</td>
</tr>
</tbody>
</table>

#### 4.2 1220/1200 System

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sectoring Method</td>
<td>Hard</td>
</tr>
<tr>
<td>Number of Sectors</td>
<td>Six standard formats (See Table 1)</td>
</tr>
<tr>
<td>Encoding Method</td>
<td>EPM (modified 3PM).</td>
</tr>
<tr>
<td>Data Density (inner track)</td>
<td>8623 bpi</td>
</tr>
<tr>
<td>Flux Density (inner track)</td>
<td>5749 frpi</td>
</tr>
<tr>
<td>Transfer Rate</td>
<td>922 Kbytes/sec maximum</td>
</tr>
<tr>
<td>Formatted Capacity</td>
<td>See Table 1</td>
</tr>
</tbody>
</table>

#### 4.3 Physical (each module)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Environmental</td>
<td></td>
</tr>
<tr>
<td>Ambient Temperature</td>
<td>10 - 40°C</td>
</tr>
<tr>
<td>Relative Humidity</td>
<td>10 - 80% non condensing</td>
</tr>
</tbody>
</table>
APPLICATION

Mechanical (See Figure 3)

Depth 14.25" (362 mm)
Width 8.55" (217 mm)
Height 4.62" (117 mm)

4.4 Dissipation

Total dissipation including positioning:
1220 95 watts
1200 75 watts

4.5 Reliability (excluding error correction)

Soft Read Errors 1 in 10^10
Hard Read Errors 1 in 10^12
MTBF (Total Unit) 10,000 hrs.
MTBF "Clean" Area Components 25,000 hrs.

5.0 DC POWER REQUIREMENTS (each module)

DC power is supplied to each drive via a 10 pin AMP connector, J3. Pin assignments are shown in Figure 6. The mating connector is AMP 1-37159-0. The DC requirements are:

<table>
<thead>
<tr>
<th>VOLTAGE</th>
<th>1220 AVE</th>
<th>1220 PEAK</th>
<th>1200 AVE</th>
<th>1200 PEAK</th>
</tr>
</thead>
<tbody>
<tr>
<td>+24V ±5%</td>
<td>2.25A</td>
<td>4.5A (20 secs)</td>
<td>2.25A</td>
<td>4.5A (20 secs)</td>
</tr>
<tr>
<td>+5V ±5%</td>
<td>6.0A</td>
<td>6.0A</td>
<td>2.25A</td>
<td>2.25A</td>
</tr>
<tr>
<td>-12V ±5%</td>
<td>0.8A</td>
<td>0.8A</td>
<td>0.5A</td>
<td>0.5A</td>
</tr>
</tbody>
</table>

6.0 CONTROLS AND INDICATORS

None. When DC power is applied to the drive, power sense circuits in the drive and controller determine that all voltages are within limits. At this time the initial load sequence occurs which runs the spindle up to operating speed and positions the heads over cylinder 0. The controller initializes important flags and registers to a known state as described in Section 9.0.
7.0 DISK FORMAT

The 1220 controller makes use of the track/sector format shown in Figure 4. Tracks are divided into a number of sectors which contain a fixed blocklength of user data. The beginning of each sector is identified by a sector pulse from the disk drive. Each track contains one spare sector which at the time of initialization can be made to fall over a defective area of the track.

Sectors are divided into an address field, a data field, and a trailing gap area. Data is recorded most significant bit first where Bit 7 is the most significant and Bit 0 the least significant bit of each byte. The EPM encoding method provides an increased data packing density compared to MFM while maintaining the same decoding margins and reliability.

The suffix H indicates a hexadecimal value in the following description.

7.1.1 Address Field -- Contains a unique track/sector address and associated information. This field is written during initialize commands only.

Preamble ----------- Synchronizes read circuits
Address Mark --------- Identifies the beginning of an Address Field. The value contained in this byte indicates whether a defective sector has been spared on this track.

= 77H Normal initialize, no defective sector. The spare sector resides at the end of the track.

= 7DH Track has been initialized to eliminate a defective sector.

Byte 0 -------------- Bits 0-2 Head Address (0-4)
Byte 1 -------------- Bits 0-7 Cylinder Address (0-579)
Byte 2 -------------- Bits 0-1 Cylinder Address MSB (0-65)
Byte 3 -------------- Bits 0-6 Logical Sector Address (0-65)
CRC (2 bytes) ------ Cyclic Redundancy Check bytes. Computed from contents of the Address Mark and bytes 0-3 using the polynomial \( X^{16} + X^{12} + X^{5} + 1 \)

Postamble ---------- Trailing guardband
Unused bits are zeroes.

7.1.2 Data Field -- Contains user data for transfer to/from the host system:

Preamble ----------- Synchronizes read circuits
Data Mark, 44H ------ Identifies beginning of a Data Field
Data --------------- n bytes of user data
ECC (4 bytes) ------ Optional Error Correction Code computed from contents of Data Mark and User Data
CRC (2 bytes) ------ CRC computed from contents of Data Mark and User Data using same polynomial as Address Field.
Postamble ---------- Trailing guardband
7.1.3 GAP -- Provides tolerance for disk speed variation

Six standard arrangements of this format are available as shown in Figure 4. The required format is selected by appropriate jumper connections on the drive and controller and must be specified when ordering. An additional 1K bytes of RAM must be installed in the controller for operation with the 1K byte data format.

7.2 Sector Interleaving

A track can be initialized with the sectors in sequential order or in a number of interleaved patterns (Figure 5). When interleaved, consecutive logical sectors (as determined by byte 3 in the address field) are physically separated from each other by one or more other sectors. This provides a sector-to-sector latency which can be chosen to optimize the host system's processing time.

In addition, the physical position of sector 0 can be specified on a track-by-track basis. For instance, the user might format the disk surface with a specific interleaved pattern which rotates by equal increments as consecutive cylinders are accessed.

7.3 Sector Sparing

Tracks are normally initialized with the spare sector located at the end of the track. If one of the data sectors becomes defective the track can be re-initialized placing the spare sector over the defective area. The sector in error and all other sectors around to index are shifted right one place maintaining the interleaved pattern. Parameter Byte 6 in the Initialize commands specifies normal/spared mode and contains the logical address of the sector to be spared. Address Mark bytes contain 77H for a normal track or 7DH for a spared track.

A maximum of one sector per track may be spared. The user can determine if a given track has already been spared by accessing the contents of an Address Mark using the Read Header command.

7.4 Initialize Commands

Each data surface of the disk must be pre-recorded with the desired format before normal use. Three Initialize commands are provided for this purpose:

INITIALIZE TRACK --------- Writes entire length of current track (beginning and ending with index) using head, cylinder, sector sequencing and sparing information contained in the accompanying parameter bytes. Data fields contain the cylinder address in the first two bytes and EEH in the remaining data byte locations.

VERIFY FORMAT ---------- Verifies that track is correctly initialized. Reads entire track and compares against initialize pattern.
INIT and VFY ------------ Combination of the two above commands.

A user utility program is required to initialize then verify each track on the disk with the desired format.

8.0 HOST INTERFACE

The host interface to the 1220 is made through a 34 pin edge connector, J101, located on the Controller PCBA. Pinouts, electrical characteristics, and timing requirements are shown in Figures 8-11.

All signals except CBUSY on the interface are low true (indicated by a /). However, in the remainder of this text reference will be made to the logical condition of each signal rather than it's electrical polarity. e.g. 0=false, 1=true.

The interface is structured around an 8 bit bi-directional bus and the three control signals WSTR, RSTR, and DATA. Information is output to either a control (command) or data port using WSTR, and input from a control (status) or data port using RSTR. DATA selects the port in use.

These exchanges are controlled by the host making use of handshake flags in the status byte. Most flags appear in both the status byte and on separate interface lines to allow flexibility in the method of attachment to the host system.

8.1 Interface Signals

SEL ------------------------ Selects the controller in one of two 1220/1200 systems attached to host interface. When selected, the controller responds to the bus control lines. The address is determined by jumpers W1, W2 on the controller PCBA.

SEL = 0 Address 0, W1 installed
      = 1 Address 1, W2 installed

ENABLE ---------------------- Normally held true. When false (2μs min), the power-on sequence is invoked in all controllers (Section 9.0). Automatically initializes controller if there is no host power or if the cable is disconnected. May also be used for programmed reset.

BUSØ - BUS7 ---------------- Bi-directional tri-state bus which transfers information to/from the controller in parallel.
WSTR ---------------------- Write Strobe. When pulsed, one byte is output from the host to the controller. Contents of the bus are copied into an output buffer on the trailing edge of WSTR. The byte is interpreted as being either control (DATA=0) or data (DATA=1).

RSTR ---------------------- Read Strobe. When pulsed one byte is input from the controller to the host. When RSTR is true, the controller drives the bus with the contents of either the status register (DATA=0) or input buffer (DATA=1). RSTR must not be asserted while the host is driving the bus.

DATA ---------------------- Selects the control or data ports as described above.

CBUSY/ ---------------------- Controller Busy/. Cleared when a command is issued, set when the command is terminated. The polarity is chosen so that the controller appears busy to the host when the cable is disconnected.

CBUSY/ = 0 Controller busy executing a command.
        = 1 Controller not busy, a new command can be accepted.

ATTN ---------------------- Attention. Set true at the end of each command when CBUSY/ changes state. The host should respond by reading the TERMINATION STATUS byte which indicates the success or failure of the command. ATTN is cleared approximately 70us after TERMINATION STATUS is read.

DREQ ---------------------- Data Request. This flag requests the transfer of each byte of user data to/from the controller. The direction of transfer is specified by OUT. The host must respond by writing/reading the required byte to the data port. Data must be transferred only in response to DREQ.

In buffered mode the data transfer rate is determined by the host (0-922KHz). In direct mode transfers are synchronous with the disk, and each byte must be serviced in less than one byte-time. See Figure 11 for timing.

OUT ---------------------- Specifies the direction of data transfer.

= 0 Controller to host (Class 2 commands)
= 1 Host to controller (Class 3 commands)
8.2 Status Byte

This byte is accessed by reading from the control port. It contains controller status and handshake flags which co-ordinate the exchange of information with the host. The flags ORDY and IRDY are used during command initiation and termination only. DREQ and OUT control the transfer of user data.

Bit 0 ----------- Input Ready (IRDY).
= 1 Input buffer contains a byte for the host. This may be a Command Verify, Termination Status, or Auxiliary Status byte. Set when input buffer is filled, cleared by reading from the data port.
IRDY is not valid and should be ignored when CBUSY/=0.
= 0 Input buffer empty.

Bit 1 ----------- Output Ready (ORDY).
= 1 Host may output a Command, Parameter, or GO byte to the output buffer. Set when controller accepts previous byte, cleared by writing to the control or data port.
ORDY is not valid and should be ignored when CBUSY/=0.
= 0 Output buffer full.

Bits 2,3 = 0

Bit 4
CBUSY/

Bit 5
DREQ

Bit 6
OUT

Bit 7
ATTN

8.3 Information Exchange

The following table summarizes the types of information exchanged between the controller and the host:

<table>
<thead>
<tr>
<th>DIRN</th>
<th>PORT</th>
<th>TYPE</th>
<th>QTY.</th>
<th>RELEVANT CONDITIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>OUTPUT</td>
<td>CONTROL</td>
<td>COMMAND</td>
<td>1</td>
<td>CBUSY/,ORDY</td>
</tr>
<tr>
<td></td>
<td>DATA</td>
<td>CMD PARMS</td>
<td>6</td>
<td>CBUSY/,ORDY</td>
</tr>
<tr>
<td></td>
<td></td>
<td>GO</td>
<td>1</td>
<td>CBUSY/,ORDY</td>
</tr>
<tr>
<td></td>
<td></td>
<td>WRITE DATA</td>
<td>n</td>
<td>CBUSY/,DREQ,OUT</td>
</tr>
<tr>
<td>INPUT</td>
<td>CONTROL</td>
<td>STATUS</td>
<td>1</td>
<td>ALL</td>
</tr>
<tr>
<td></td>
<td>DATA</td>
<td>CMD VFY</td>
<td>0-7</td>
<td>CBUSY/,ORDY,IRDY</td>
</tr>
<tr>
<td></td>
<td></td>
<td>READ DATA</td>
<td>n</td>
<td>CBUSY/,DREQ,OUT/</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TERM STATUS</td>
<td>1</td>
<td>CBUSY/,ATTN,IRDY</td>
</tr>
<tr>
<td></td>
<td></td>
<td>AUX STATUS</td>
<td>0-7</td>
<td>CBUSY/,ATTN/,IRDY</td>
</tr>
</tbody>
</table>
9.0 POWER-ON SEQUENCE

A d.c. reset is applied to the controller logic for a period of 500 ms after power-on, or when ENABLE/ is false. This forces CBUSY/=0, causing the controller to appear busy. When the reset is released the controller initializes important flags and registers to a known state. Approximately one second later, CBUSY/ is set and the controller is ready for use.
10.0 GENERAL OPERATION

A command is initiated by writing a command byte to the control port, followed by six parameter bytes and a GO byte to the data port. The command byte (Figure 12) specifies the type of command, while the parameter bytes (Figure 13) contain associated address information. The GO byte causes the command to be executed and may contain any value. All eight bytes must be transmitted to the controller even though some are not used in certain commands.

As each of the command and parameter bytes is transmitted, the controller copies the received value into the input buffer. If desired, the host may access and verify this byte before proceeding to the following byte. In this way the transmission of a command can be fully verified.

The command set is divided into three classes as follows:

- Class 1 --- Non-data transfer
- Class 2 --- Transfers from controller to host
- Class 3 --- Transfers from host to controller

When the GO byte is received, the controller goes busy (CBUSY/ = 0) and proceeds to execute the command. Data transfers between the host/controller/disk now take place as required. Checks are performed on the validity of the command and parameter bytes, and on all data transfers to/from the disk.

The command is terminated in one of two ways:

a) On successful completion of the command. For Class 2 and 3 commands this occurs when the required number of sectors have been transferred.

b) When a fatal error condition has been detected.

In both cases a standard termination sequence occurs. First the controller drops busy (CBUSY/=1), sets ATTN, then places a Termination Status byte in the input buffer. Termination Status identifies any error condition or special event that may have occurred during the command. When ATTN true (or CBUSY/=1) is recognized, the host should respond by reading Termination Status from the data port using the command termination protocol shown in Figure 15. Reading Termination Status causes ATTN to be cleared. Execution of the command is now complete.

If desired, the host may also access one or more of the Auxiliary Status bytes which are placed in the input buffer following Termination Status. These provide detailed drive and controller status information and are usually reserved for diagnostic purposes.
A command will be accepted at any time the controller is not busy. The receipt of a command byte (i.e. write to control port while CBUSY=1) conditions the controller to expect the transmission of a complete command, hence no special initialization is required when previous activity is unknown. For instance, if one of the command or parameter bytes fail to verify the host would simply retransmit the entire command beginning with the command byte.

The bus protocol taking place during command initiation and termination is shown in detail in Figures 14, 15, and 16.

11.0 COMMANDS (Figure 12)

11.1 Class 1 Commands

These commands do not involve host data transfers.

Bits 0,1 ----- 01H. Class 1 code.

Bits 2-4 ----- Command Code. See below.

Bit 5 -------- Not used.

Bit 6 -------- Seek (READ HDR, 3 INITIALIZE CMDS).

  = 1 -- A seek to the specified head/cylinder (track) occurs before the operation is performed.
  = 0 -- Operation performed on the current track.

Bit 7 -------- Retry Over-Ride (READ HDR, 3 INITIALIZE CMDS).

  = 1 -- Automatic error retry procedure disabled.
  = 0 -- Retry procedure enabled. (See Section 14.0)

CMD Code = 0  Drive Status

  The specified drive is selected and drive status is reported in Aux. Status Byte 1.

  = 1  Seek Only

  A seek is initiated on the specified drive to the specified head/cylinder. The command is immediately terminated.

  Overlapped seeks can be performed by repeated use of this command or in conjunction with commands having an implied seek. Any command can be overlapped with seeks previously initiated on other drives.
= 2  Read Header  
The Address Field in the first occurring sector is read and the contents are made available in Aux. Status bytes 3 thru 7.  
This command may be used to determine whether a track has been spared, or to check that the expected track has been reached after a seek operation.  

= 3  Restore  
The selected drive is restored to head 0, cylinder 0, and the drive cylinder address register is recalibrated.  

= 4  Initialize Track  
See Section 7.4  

= 5  Verify Format  
See Section 7.4. To ensure a good Initialize, retries should be disabled when using this command (bit 7=1).  

= 6  Initialize and Verify  
Combination of Initialize Track and Verify Format. If retries are enabled a track failing to verify will be automatically re-written.  

= 7  Fault Reset  
Resets fault latch in selected drive.  

11.2  Class 2 Read Commands  
These commands involve data transfers from the controller to the host. The four basic commands specified by bits 2,3 can be executed in a number of different modes depending on the value of bits 4-7.  

Bits 0,1 ---- 02H. Class 2 code.  

Bits 2,3 ---- Command Code. See below.  

Bit 4 ------ Track. Selects logical or physical sector sequencing.  
  = 0 Normal. Sectors are accessed in logical order. Parameter byte 4 contains the starting sector address and parameter byte 5 the number of sectors to be transferred.  
  = 1 A complete track is transferred in physical order, beginning and ending with index. Parameter bytes 4,5 must contain the
APPLICATION

Initialize format pattern. Parameter byte 6 is not used. Useful for disk load/dump operations in direct mode.

Bit 5 ------- Direct. Selects direct/buffered mode.
= 0 Buffered Mode. All data transfers to/from the host take place through a sector buffer in the controller (0-922 Kbytes/sec). Buffered mode includes automatic error retries if bit 7=0.
= 1 Direct Mode. Data transfers takes place directly between the disk and host, and are synchronous with the disk (922 Kbytes/sec). Read data is also stored in the sector buffer for error correction purposes. Retries are not performed. The host must implement it's own error recovery procedures.

Bit 6 ------- Seek.
= 0 No implied seek.
= 1 Drive seeks to specified head/cylinder before data transfer.

Bit 7 ------- Retry Over-Ride. (Buffered mode only).
= 0 Automatic retry procedure enabled.
= 1 Retries disabled.

CMD Code = 3 Normal Read. Disk read data is transferred to the host in the mode specified by bits 4-7. All error checks are enabled.
= 2 Read with Address Check Over-ride. Same as normal read except that all checks on the address field are over-ridden except sector co-incidence. The overridden checks are head, cylinder, and CRC.
= 1 Read with Data Check Override. Same as normal read except that the data field checks (ECC and CRC) are overridden.
= 0 Correct. The contents of the sector buffer undergo a correction attempt and the result is transferred to the host. Success or failure is indicated in the Termination Status byte. This command is only valid immediately following an unsuccessful read in either Direct mode or Buffered mode with retries overridden, when the ECC option is installed.
11.3 Class 3 Write Commands

These commands involve data transfers from the host to the controller. They are divided into two groups, WRITE and VERIFY, depending on the state of bit 2 and can be executed in a number of different modes selected by bits 3-7.

Bits 0,1 ---- 11H. Class 3 code.

Bit 2 ------- Write. Selects WRITE or VERIFY command.

= 1 WRITE command. Host data is transferred to the controller and is written onto the disk in the mode specified by bits 3-7. Automatic rewrites occur if bit 3 = 1 (buffered mode).

= 0 VERIFY command. Host data is compared byte-for-byte against data read from the disk. This command is normally used directly after a WRITE command to verify that the data has been correctly recorded. Automatic rewrites occur if bit 3 = 1 (buffered mode).

Bit 3 ------- Read-After-Write.

= 0 Normal WRITE or VERIFY.

= 1 Buffered mode only (no effect Direct mode).
For WRITE commands, an automatic read-after-write is performed as each sector is processed. If an error occurs, the sector is automatically rewritten using the contents of the sector buffer.

For VERIFY commands, a sector which fails to verify is automatically rewritten using the contents of the sector buffer.

Bit 4 ------- Track.

Bit 5 ------- Direct.

Bit 6 ------- Seek.

Bit 7 ------- Retry Override

See Class 2 Commands.
12.0 PARAMETER BYTES (Figure 13).

The six parameter bytes contain address and control information associated
with each command. All parameter bytes must be transmitted to the controller
even though some may not be used. Unused bits should be zero.

**PARM BYTE 1** Bits 0,1 ---- Unit Address. Selects one of 4 disk drives.

- Bits 2,3 ---- Not used.
- Bits 4-7 ---- Head Address (0-4).

**PARM BYTE 2** Bits 0-7 ---- Cylinder Address, least significant 8 bits.

**PARM BYTE 3** Bits 0-2 ---- Cylinder Address, most significant 3 bits.

- Bits 3,4 ---- Zero.
- Bit 5 ------ Not used.
- Bit 6 ------ OFFSET+ } Offsets positioner either side of center track.
- Bit 7 ------ OFFSET- } Effective for Read Commands only in direct mode or
buffered mode with retries disabled. Used in host error recovery procedures.

**PARM BYTE 4** Bits 0-7 ---- Normally contains the starting sector address.
For track-oriented commands* it contains the
physical address of logical sector 0.

**PARM BYTE 5** Bits 0-7 ---- Normally contains the number of sectors to be processed.
For track-oriented commands* it contains the sector spacing code.

**PARM BYTE 6** Bits 0-7 ---- Normally not used. For INIT and INIT & Vfy commands this
byte determines the spare sector location as follows:

- = Illegal sector address (N thru 255).
  Normal initialize, the spare is written at the end of the
  track. Address Marks contain 77H.
- = Legal sector address (0 thru N-1).
  Spared mode. The spare is written where the specified
  logical sector would normally be. The replaced sector
  and the following sectors around to index are shifted
  right one place. Address marks contain 7DH.

* Track-oriented commands consist
of the 3 INITIALIZE commands and
Class 2 or 3 commands with the
Track bit set (bit 4=1).
13.0 TERMINATION/AUXILIARY STATUS

The Termination and Auxiliary Status bytes are made available by the controller at the end of each command. Termination Status is accessed by reading from the data port in response to ATTN true, using the command termination protocol. If desired, one or more of the Auxiliary Status bytes can then be accessed by further reads from the data port.

13.1 Termination Status Byte

Bits 0-3 of this byte contain an error code which identifies any error condition that may have occurred during the command. If zero, the command has been successfully completed; if non-zero, the code value indicates the reason for termination. Bits 4-7 contain other flags useful in error analysis.

Bits 0-3 ------ Error Code.

   = 0 No error.
   1 Invalid command.
   2 Invalid parameter byte.
   3 Drive not ready.
   4 Drive fault.
   5 Illegal head or cylinder address.
   6 Sector not found.
   7 Data error.
   8 Verify (compare) error.
   9 Timeout error.
   A-F Not used.

Bit 4 -------- Temporary Positioner Error (sector not found cleared by restore).

Bit 5 -------- Temporary Write Fault (drive fault occurred during write, was successfully cleared).

Bit 6 -------- Temporary Error (one or more retries performed).

Bit 7 -------- Corrected Error (data error successfully cleared by ECC correction).

   Bits 4-7 = 0 if Error Code ≠ 0.
13.2 Auxiliary Status

The Auxiliary Status bytes contain detailed drive and controller status relating to the last command. They are normally reserved for diagnostic purposes.

Auxiliary Byte 1

<table>
<thead>
<tr>
<th>Drive Status</th>
<th>Bits 0,1,3,4</th>
<th>Undefined</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Bit 2</td>
<td>Not Ready</td>
</tr>
<tr>
<td></td>
<td>Bit 5</td>
<td>Illegal Head or Cylinder Address</td>
</tr>
<tr>
<td></td>
<td>Bit 6</td>
<td>Fault</td>
</tr>
<tr>
<td></td>
<td>Bit 7</td>
<td>Seek Complete</td>
</tr>
</tbody>
</table>

Auxiliary Bytes 2-7

<table>
<thead>
<tr>
<th>Command Echo</th>
<th>Aux. Byte 2 = Command Code</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Aux. Byte 3, bits 0-3 = Unit Address in command</td>
</tr>
<tr>
<td></td>
<td>Aux. Byte 3, bits 4-7 = Head Address read from header</td>
</tr>
<tr>
<td></td>
<td>Aux. Bytes 4-7 = Cylinder LSB, Cylinder MSB, Sector, and Address Mark bytes read from header, respectively</td>
</tr>
</tbody>
</table>

Following Aux. Status Byte 7, the controller will continue to fill the input buffer indefinitely. This information is not defined.

14.0 RETRY SEQUENCE

This feature is enabled or disabled by bit 7 in the command byte. In buffered mode, an automatic retry sequence is entered on a sector-by-sector basis when a disk error condition is detected. For data errors, three levels of retry are performed:
Level 1 ----- If the ECC option is installed, a correction attempt is made on the contents of the sector buffer. If successful the corrected data is transmitted to the host.

Level 2 ----- The failing operation is repeated up to ten times. Level 1 retries are included.

Level 3 ----- The positioner is offset one way then the other from the track center. Level 1 and 2 retries are performed again.

For a sector not found condition, the positioner is restored and a re-seek takes place to the original track. A retry is then made.

If drive FAULT status is detected during write operations, a FAULT RESET is attempted. If successful, a retry is made.

If all retries are unsuccessful, the command is aborted and an error termination occurs. The cause for termination is contained in the Termination Status byte.

15.0 HOST I/O PROTOCOL

Figures 16a - 16c show the I/O bus protocol that must be performed by the host to successfully communicate with the controller. This may be implemented in any combination of hardware/software.
FIGURE 1. 1220/1200 MODULE.
SINGLE DRIVE SYSTEM.

EXPANDED SYSTEM.

T = TERMINATION NETWORK INSTALLED.

FIGURE 2. SYSTEM CONFIGURATION.
FIGURE 3. 1220/1200 MOUNTING.

1.0 DIA
BREATHER HOLES
DO NOT BLOCK

NOTE - BOTTOM-UP MOUNTING IS NOT PERMITTED.
FIGURE 4. DISK FORMAT.
For Initialize Commands:

a) Parameter Byte 4 specifies the physical address of logical sector 0.
b) Parameter Byte 5 specifies the number of sectors occurring between consecutive logical sectors.
c) Parameter Byte 6 selects normal/spared track and specifies the logical sector address to be spared.

EXAMPLE

12 Sector Format, Normal Initialize with Parameter Byte 4 = 0.

<table>
<thead>
<tr>
<th>PARAMETER BYTES 5</th>
<th>PHYSICAL SECTOR POSITION</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0 1 2 3 4 5 6 7 8 9 10 11 SP</td>
</tr>
<tr>
<td>1</td>
<td>0 1 2 3 4 5 6 7 8 9 10 11 SP</td>
</tr>
<tr>
<td>2</td>
<td>0 1 2 3 4 5 6 7 8 9 10 11 SP</td>
</tr>
<tr>
<td>3</td>
<td>0 1 2 3 4 5 6 7 8 9 10 11 SP</td>
</tr>
<tr>
<td>4</td>
<td>0 1 2 3 4 5 6 7 8 9 10 11 SP</td>
</tr>
<tr>
<td>5</td>
<td>0 1 2 3 4 5 6 7 8 9 10 11 SP</td>
</tr>
<tr>
<td>6</td>
<td>0 1 2 3 4 5 6 7 8 9 10 11 SP</td>
</tr>
<tr>
<td>7</td>
<td>0 1 2 3 4 5 6 7 8 9 10 11 SP</td>
</tr>
<tr>
<td>8</td>
<td>0 1 2 3 4 5 6 7 8 9 10 11 SP</td>
</tr>
<tr>
<td>9</td>
<td>0 1 2 3 4 5 6 7 8 9 10 11 SP</td>
</tr>
<tr>
<td>10</td>
<td>0 1 2 3 4 5 6 7 8 9 10 11 SP</td>
</tr>
</tbody>
</table>

FIGURE 5. INTERLEAVED SECTOR PATTERNS.
<table>
<thead>
<tr>
<th>PIN</th>
<th>VOLTAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>+24V SENSE</td>
</tr>
<tr>
<td>2</td>
<td>GND SENSE</td>
</tr>
<tr>
<td>3</td>
<td>-12V SENSE</td>
</tr>
<tr>
<td>4</td>
<td>+5V SENSE</td>
</tr>
<tr>
<td>5</td>
<td>+5V RETURN</td>
</tr>
<tr>
<td>6</td>
<td>-12V RETURN</td>
</tr>
<tr>
<td>7</td>
<td>+5V</td>
</tr>
<tr>
<td>8</td>
<td>-12V</td>
</tr>
<tr>
<td>9</td>
<td>+24V RETURN</td>
</tr>
<tr>
<td>10</td>
<td>+24V</td>
</tr>
</tbody>
</table>

MATING CONNECTOR: AMP 1-87159-0

FIGURE 6. POWER CONNECTOR J3
### J1/J102 Connector

<table>
<thead>
<tr>
<th>SIG</th>
<th>GND</th>
<th>NAME</th>
<th>DESCRIPTION</th>
<th>SOURCE</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>1</td>
<td>(RESERVED)</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>5</td>
<td>4</td>
<td>R/W DATA +</td>
<td>Bi-directional Read/Write Data</td>
<td>C/D</td>
</tr>
<tr>
<td>6</td>
<td>7</td>
<td>R/W DATA -</td>
<td></td>
<td>-</td>
</tr>
<tr>
<td>8</td>
<td>9</td>
<td>DS1/</td>
<td>Drive Select (encoded)</td>
<td>C</td>
</tr>
<tr>
<td>10</td>
<td></td>
<td>DS0/</td>
<td></td>
<td>C</td>
</tr>
<tr>
<td>12</td>
<td>11</td>
<td>BUSEN/</td>
<td>Bus Strobe</td>
<td>C</td>
</tr>
<tr>
<td>14</td>
<td>13</td>
<td>BA1/</td>
<td>Bus Address (encoded)</td>
<td>C</td>
</tr>
<tr>
<td>16</td>
<td>15</td>
<td>BA0/</td>
<td>Bus Enable</td>
<td>C</td>
</tr>
<tr>
<td>18</td>
<td>17</td>
<td>ENABLE/</td>
<td></td>
<td>-</td>
</tr>
<tr>
<td>20</td>
<td>19</td>
<td>(RESERVED)</td>
<td></td>
<td>-</td>
</tr>
<tr>
<td>22</td>
<td>21</td>
<td>BUS 7/</td>
<td>Data Bus</td>
<td>C</td>
</tr>
<tr>
<td>24</td>
<td>23</td>
<td>BUS 6/</td>
<td></td>
<td>C</td>
</tr>
<tr>
<td>25</td>
<td></td>
<td>TV</td>
<td>Termination Voltage</td>
<td>C</td>
</tr>
<tr>
<td>26</td>
<td></td>
<td>TV</td>
<td></td>
<td>C</td>
</tr>
<tr>
<td>28</td>
<td>27</td>
<td>BUS 5/</td>
<td></td>
<td>C</td>
</tr>
<tr>
<td>30</td>
<td>29</td>
<td>BUS 4/</td>
<td></td>
<td>C</td>
</tr>
<tr>
<td>32</td>
<td>31</td>
<td>BUS 3/</td>
<td></td>
<td>C</td>
</tr>
<tr>
<td>34</td>
<td>33</td>
<td>BUS 2/</td>
<td></td>
<td>C</td>
</tr>
<tr>
<td>36</td>
<td>35</td>
<td>BUS 1/</td>
<td></td>
<td>C</td>
</tr>
<tr>
<td>38</td>
<td>37</td>
<td>BUS 0/</td>
<td></td>
<td>C</td>
</tr>
<tr>
<td>40</td>
<td>39</td>
<td>RDY/</td>
<td>Drive Ready Status</td>
<td>D</td>
</tr>
<tr>
<td>42</td>
<td>41</td>
<td>FLT/</td>
<td>Fault Status</td>
<td>D</td>
</tr>
<tr>
<td>44</td>
<td>43</td>
<td>ILADR/</td>
<td>Illegal Head/Cylinder Status</td>
<td>D</td>
</tr>
<tr>
<td>46</td>
<td>45</td>
<td>SKCMP/</td>
<td>Seek Complete Status</td>
<td>D</td>
</tr>
<tr>
<td>48</td>
<td>47</td>
<td>IDX/</td>
<td>Index Pulse</td>
<td>D</td>
</tr>
<tr>
<td>50</td>
<td>49</td>
<td>SECP/</td>
<td>Sector Pulse</td>
<td>D</td>
</tr>
</tbody>
</table>

Mating Connectors: J1 3M 3415-0001  
J101 3M 3425-0000

Recommended Cable: 3M 3365/50

**FIGURE 7. DRIVE INTERFACE J1/J102**
<table>
<thead>
<tr>
<th>J101 CONNECTOR PIN</th>
<th>NAME</th>
<th>DESCRIPTION</th>
<th>SOURCE</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>BUS7/</td>
<td>(most significant)</td>
<td>H/C</td>
</tr>
<tr>
<td>2 1</td>
<td>BUS6/</td>
<td></td>
<td>H/C</td>
</tr>
<tr>
<td>4 3</td>
<td>BUS5/</td>
<td>Bi-Directional</td>
<td>H/C</td>
</tr>
<tr>
<td>6 5</td>
<td>BUS4/</td>
<td>Data</td>
<td>H/C</td>
</tr>
<tr>
<td>8 7</td>
<td>BUS3/</td>
<td>Bus</td>
<td>H/C</td>
</tr>
<tr>
<td>10 9</td>
<td>BUS2/</td>
<td></td>
<td>H/C</td>
</tr>
<tr>
<td>12 11</td>
<td>BUS1/</td>
<td></td>
<td>H/C</td>
</tr>
<tr>
<td>14 13</td>
<td>BUS0/</td>
<td>(least significant)</td>
<td>H/C</td>
</tr>
<tr>
<td>16 15</td>
<td>ATTN/</td>
<td>Attention</td>
<td>C</td>
</tr>
<tr>
<td>18 17</td>
<td>DATA/</td>
<td>Data/Control Select</td>
<td>H</td>
</tr>
<tr>
<td>20 19</td>
<td>RSTR/</td>
<td>Read Strobe</td>
<td>H</td>
</tr>
<tr>
<td>22 21</td>
<td>WSTR/</td>
<td>Write Strobe</td>
<td>H</td>
</tr>
<tr>
<td>24 23</td>
<td>ENABLE/</td>
<td>Controller Enable</td>
<td>H</td>
</tr>
<tr>
<td>26 25</td>
<td>SEL/</td>
<td>Controller Select</td>
<td>H</td>
</tr>
<tr>
<td>28 27</td>
<td>CBUSY</td>
<td>Controller Busy</td>
<td>C</td>
</tr>
<tr>
<td>30 29</td>
<td>DREQ/</td>
<td>Data Request</td>
<td>C</td>
</tr>
<tr>
<td>32 31</td>
<td>OUT/</td>
<td>Direction of Data Transfer</td>
<td>C</td>
</tr>
</tbody>
</table>

Mating Connector: 3M 3463-0001
Recommended Cable: 3M 3365/34

FIGURE 8. HOST INTERFACE, J101 -- PINOUTS
NOTES:

1. ALL SIGNAL LINES (EXCEPT CBUSY) ARE LOW TRUE AT INTERFACE CONNECTOR AND HIGH TRUE INTO DRIVERS AND OUT OF RECEIVERS.

2. INTERFACE SIGNAL LEVELS ARE LOW = 0-0.4V @25ma
   HIGH = 25-5.0V @ 0mA

3. HOST SHOULD PROVIDE 1kΩ PULLUPS ON BUS0/-BUS7/ AND 220/330Ω TERMINATIONS ON ATTN/, CBUSY, DREQ/, OUT/. 

4. 220/330Ω TERMINATORS ARE INSTALLED IN LAST 1220 MODULE ONLY.

FIGURE 9. HOST INTERFACE, J101 -- ELECTRICAL.
WRITE TO CONTROL PORT (COMMAND)

WRITE TO DATA PORT

READ FROM CONTROL PORT (STATUS BYTE)

READ FROM DATA PORT

---

FIGURE 10. HOST INTERFACE, J101 -- BUS TIMING.
FIGURE 11. DATA BYTE TRANSFER TIMING.
FIGURE 12. COMMAND BYTE CODING.
FIGURE 13. PARAMETER BYTE CODING.
TIMES ARE APPROXIMATE.

COMMAND VERIFY PROTOCOL IS NOT SHOWN.

FIGURE 14. BUS PROTOCOL - COMMAND INITIATION.
FIGURE 15. BUS PROTOCOL - COMMAND TERMINATION.

TIMES ARE APPROXIMATE.
FIGURE 16a  HOST IO PROTOCOL.
FIGURE 16b  HOST IO PROTOCOL.
FIGURE 16c  HOST IO PROTOCOL.