The information hereon is the property of MICROPOLIS CORPORATION. No portion of this data shall be released, disclosed, used, or duplicated for procurement or manufacturing purposes without specific written consent of MICROPOLIS.

PRELIMINARY
NOTE - NUMERICAL REVISION DESIGNATION INDICATES THAT THIS DRAWING IS NOT RELEASED FOR PRODUCTION

UNLESS OTHERWISE SPECIFIED:
DIMENSIONS ARE IN INCHES.
TOLERANCES ON:
FRAC. DECIMALS ANGLES
XX .XXX ±
± ± ±
DR BY

CHK BY

FINISH

APPROVED BY

EMD 2-20-79

DO NOT SCALE DRAWING

SCALE

SPECIFICATION - 1200 SERIES
RIGID DISK DRIVES

MICROPOLIS™

CONTRACT NO.

SIZE CODE IDENT NO. DWG NO. 100198

REV.

1  OF  26
1.0 Introduction

This specification describes the Micropolis Model 1200 series of 8" rigid disk drives. These units are intended for mini and microcomputer applications which require high speed random access disk storage at low cost.

The unit can incorporate up to 3 platters and utilizes a Winchester type head/media technology similar to that used in IBM 3350 type disk drives.

The unit outline dimensions fit within the envelope of a Shugart 8" floppy disk and the unit requires only D.C. voltages for operation. These are chosen to be compatible with those used by the Shugart floppy disk drive.

<table>
<thead>
<tr>
<th>Model</th>
<th>Platters/Drive</th>
<th>Heads/Drive</th>
<th>Data Surfaces/Drive</th>
<th>Tracks/Inch</th>
</tr>
</thead>
<tbody>
<tr>
<td>1201-I</td>
<td>1</td>
<td>2</td>
<td>1</td>
<td>478 TPI</td>
</tr>
<tr>
<td>1202-I</td>
<td>2</td>
<td>4</td>
<td>3</td>
<td>478 TPI</td>
</tr>
<tr>
<td>1203-I</td>
<td>3</td>
<td>6</td>
<td>5</td>
<td>478 TPI</td>
</tr>
</tbody>
</table>

Each unit consists of a drive mechanics assembly and a PCBA package which provides a flexible interface for attachment to a formatter/controller. The interface allows up to 4 drive units to be daisy chained to a single formatter/controller.

Since no encoding/decoding circuits are incorporated in the drive, format and encoding schemes are determined by the formatter/controller (although there are some boundary conditions imposed by the drive, eg. upper and lower flux reversal densities and number of sectors per track.).

The design of the drive unit also allows the addition within the drive envelope of either:

(a) An option PCBA which provides encoding/decoding circuitry operating with an MFM coding scheme. Interface to this board is radially orientated and utilizes an NRZ type data interface. Characteristics of the option board is the subject of specification 100291.

or

(b) A Micropolis designed formatter which utilizes a GCR technique allowing a substantially higher data packing density. It also incorporates the capability of "on the fly" error correction. In a multi drive system this board is housed in one of the drives. Characteristics of the formatter/controller is the subject of specification 100292.
2.0 General Description

The 1200 series of rigid disk drives consists of a drive mechanics assembly and a PCBA package. These combine to perform the following functions:

Interpret and generate control signals
Provide the necessary sequencing to bring the drive to the Ready state
Position the read/write head/heads on the desired track
Read and Write Data

2.1 Disk Drive Mechanics

This consists of a die cast deck whose lower half is devoted to the recording heads, platters and the voice coil motor components. This lower half is sealed and air is circulated throughout the area by disk rotation induced flow. This flow is directed through a 0.3 micron absolute filter. The sealed area breathes to the outside via a similar filter.

There are no active electronic parts in the "clean" area and electrical connection is made between this area components and the electronics package via a PCB, which also seals the "clean" area from the rest of the casting.

2.2 Drive Motor

Rotational drive for the platters is provided by a direct coupled brushless D.C. motor. This combination provides a very low profile allowing 3 platters to be packaged in an envelope only 4.62" high. Switching information for the electronic commutator is supplied by 3 photo transistor/LED combinations attached to the motor control PCBA.

2.3 Positioner System

The positioner is a balanced swing arm mechanism supported on two pre-loaded bearings which reference to a stub shaft rigidly attached to the casting. The system is designed to accept between 2 and 4 arms depending on the model number. The voice coil is attached to the system on the opposite side of the bearings from the heads and the whole mechanism is statically balanced. The magnet is of the short coil long magnet type and utilizes a Ferrite magnet. Position reference is made to tracks recorded on a dedicated surface on the platter nearest the deck. These tracks are recorded with position information in the "Modified Dibit" format.
2.4 Read/Write Head

This consists of a single gap slider assembly of the Winchester type with the slider surface modified to run at 3600 rpm.

2.5 Electronics Package:

Three boards are normally packaged within the drive envelope. [Options have been referenced in 1.0]

(a) Preamplifier PCBA
This provides the following functions:
- Selection of 1 through 5 heads
- Read Preamplification
- Servo Preamplification
- Write Current Drives
- Fault Detection circuitry
  Interconnect between the "clean area" components and the electronics package

(b) Motor Control PCBA
This provides the following functions:
- Electronics including photo sensors and power amplifiers related to the drive motor function
- Speed Control circuits which control the drive speed to ±0.5%
- Positioner power amplifier circuits
- Servo preamplifier and compensation circuits
- Power sensing circuits

(c) Device Electronics PCBA
This provides the following functions:
- Write Logic circuit
- Read amplifier AGC equalizer and peak detection circuits
- Servo electronics, including signal amplifier AGC, and modified dibit demodulator
- Microprocessor based control logic including drive sequencing, velocity profile generation and bad cylinder reallocation circuits
- Interface drivers and receivers
3.0 Controls and Indicators

None

When power is applied to the drive and the power sense circuit determines that all the voltages are within limits, the initial load sequence occurs. This consists of running the spindle up to operating speed and positioning the heads over cylinder 0.

4.0 Format

There are no inherent restrictions to the type of format that can be used. A jumper optioned sector counter is provided in the drive electronics which is operated from the servo clock.

The servo clock consists of 6000 pulses per disk revolution. The jumper optioned counter can provide any count of these pulses up to 4096. (see Section 6.1.4 for further description)

This system provides sector pulses and an index pulse and allows hard and soft sectoring schemes to be used. Also the long term speed variation of the drive is ±0.5%. This allows the write clock to be derived from an external crystal without significant loss of capacity. The write clock can also be derived by phase lock techniques from the servo clock.

5.0 Specifications

5.1 Performance Specifications

Unformatted Capacity

<table>
<thead>
<tr>
<th>MODEL</th>
<th>MODEL 1201-I</th>
<th>MODEL 1202-I</th>
<th>MODEL 1203-I</th>
</tr>
</thead>
<tbody>
<tr>
<td>CODE</td>
<td>MFM GCR</td>
<td>MFM GCR</td>
<td>MFM GCR</td>
</tr>
<tr>
<td>K Bytes Per Track</td>
<td>11745 15475</td>
<td>11745 15475</td>
<td>11745 15475</td>
</tr>
<tr>
<td>M Bytes Per Surface</td>
<td>6.81 8.975</td>
<td>6.81 8.975</td>
<td>6.81 8.975</td>
</tr>
<tr>
<td>M Bytes Per Model</td>
<td>6.81 8.975</td>
<td>20.44 26.93</td>
<td>34.06 44.87</td>
</tr>
<tr>
<td>Transfer Rate/ M Bits sec.</td>
<td>5.64 7.43</td>
<td>5.64 7.43</td>
<td>5.64 7.43</td>
</tr>
</tbody>
</table>
5.1 (Continued)

<table>
<thead>
<tr>
<th>Formatte d Capacity (GCR code)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MODEL</td>
</tr>
<tr>
<td>128 Byte Sector</td>
</tr>
<tr>
<td>256 Byte Sector</td>
</tr>
<tr>
<td>512 Byte Sector</td>
</tr>
<tr>
<td>1024 Byte Sector</td>
</tr>
</tbody>
</table>

Average Latency = 8.33ms.

Access Time

Track to Track 4 milliseconds.

Average (1/3 stroke) 34 milliseconds.

Settling 8 milliseconds.

5.2 Functional Specifications

<table>
<thead>
<tr>
<th>MODEL NO.</th>
<th>1201-I</th>
<th>1202-I</th>
<th>1203-I</th>
</tr>
</thead>
<tbody>
<tr>
<td>Platters</td>
<td>1</td>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td>Data Surfaces</td>
<td>1</td>
<td>3</td>
<td>5</td>
</tr>
<tr>
<td>Data Heads</td>
<td>1</td>
<td>3</td>
<td>5</td>
</tr>
<tr>
<td>Recording Density bpi</td>
<td>6640  8750</td>
<td>6640  8750</td>
<td>6640  8750</td>
</tr>
<tr>
<td>Flux Density frpi</td>
<td>6640  5833</td>
<td>6640  5833</td>
<td>6640  5833</td>
</tr>
<tr>
<td>Encoding Method</td>
<td>MFM</td>
<td>GCR</td>
<td>MFM</td>
</tr>
<tr>
<td>Spindle Speed rpm</td>
<td>3600  3600</td>
<td>3600  3600</td>
<td>3600  3600</td>
</tr>
<tr>
<td>Speed Variation %</td>
<td>±0.5  ±0.5</td>
<td>±0.5  ±0.5</td>
<td>±0.5  ±0.5</td>
</tr>
<tr>
<td>Track Density tpi</td>
<td>478</td>
<td>478</td>
<td>478</td>
</tr>
<tr>
<td>Available Tracks</td>
<td>580</td>
<td>580</td>
<td>580</td>
</tr>
</tbody>
</table>

Media Oxide coated disks [IBM 3350 technology]

Outside Diameter 200mm
Inside Diameter 2.5"
Thickness 0.075"
5.3 Physical Specifications

5.3.1 Mechanical Dimensions (see Figure 11)

- Depth: 14.25"
- Width: 8.55"
- Height: 4.62"
- Weight: Less than 22 lbs.

5.3.2 Environmental

- Ambient Temperature Range: 10°C to 40°C
- Relative Humidity: 10% - 90% non condensing

5.3.3 Dissipation

- Total Dissipation including positioning: 75 watts
- Dissipation in Clean Area including positioning: 30 watts

5.3.4 Reliability Specifications

- Soft Read Errors: 1 in $10^{10}$
- Hard Read Errors: 1 in $10^{12}$
- MTBF (Total Unit): 10,000 hrs.
- MTBF "Clean" Area Components: 25,000 hrs.
6.0 **Electrical Interface**

6.1 **Signal Interface**

Signal Connectors J1 and J2 provide the interface between the disk drive and the host controller.

6.1.1 **J1 Connector**

J1 is a 50 pin PCBA edge connector which provides for control, data and status signals. Up to four drives may be daisy-chained on this interface.

Either flat cable or twisted pair may be used with a maximum cable length of 20 feet. The mating connector for flat cable is Scotchflex 3415-0001 or equivalent. The connector is keyed between pins 4 and 6 and between pins 8 and 10.

Figure 2 lists the interface lines and Figure 3 provides a summary of the electrical characteristics of the interface.

Termination resistor networks are provided where required on the drive electronics PCBA. In multiple drive systems they should be installed in the last drive only.

The J1 Connector provides 15 input lines and 8 output lines. All lines except servo clock and data are low true TTL compatible signals with the following logic levels:

- **True** = 0 - 0.4V
- **False** = 2.5 - 5.25V

The servo clock and data signals are transmitted via balanced line differential interface circuits.

6.1.2 **J2 Connector**

J2 is a 10 pin strip line connector which provides for radial status signals. The host controller must provide separate cable drivers and receivers for each drive.

Signals on J2 are not conditioned by ENABLE or drive selected.

Either flat cable or twisted pair may be used with a maximum cable length of 20 feet. The mating connector for flat cable is Scotchflex P/N 3473-0000 or equivalent.

Figure 2 lists the interface lines and Figure 3 provides a summary of the electrical characteristics of the interface.
The J2 connector provides 4 output lines. All lines are low true TTL compatible signals with the following logic levels:

- **True** = 0 - 0.4V
- **False** = 2.5 - 5.25V

### 6.1.3 Input Lines

a) **ENABLE Interface Enable**

A false level on this line inhibits all drives connected to the interface from responding to any other interface lines.

This signal may be used as a power fail signal to prevent drives from responding to spurious signals when the host controller is powered up or down.

A true level on this line enables the drive specified by the drive select lines to respond to the interface.

b) **DS0, DS1 Drive Select 0,1**

These two lines specify the address of the drive which is actively connected to the controller. The drive address 0-3 is represented by a binary number 0-3 with DS0 as the least significant bit.

The address of each drive is determined by a jumper connection on the drive electronics PCBA. In a multiple drive system, each drive must be jumpered for a unique address.

When selected, a drive responds to signals on the input lines and provides signals on the output lines. All interface lines on Connector J1 are conditioned by drive selected. Lines on Connector J2 are enabled irrespective of the state of drive select or ENABLE.

c) **BA0, BA1 Bus Address 0,1**

Control information is transferred from the host controller to the drive via an 8 bit input bus. The two bus address lines are used to route the input bus contents to the appropriate register in the drive electronics.
The register address $0-3$ is represented by a binary number $0-3$ with $BA0$ as the least significant bit. The drive registers which may be selected are:

<table>
<thead>
<tr>
<th>$BA1^*$</th>
<th>$BA0^*$</th>
<th>REGISTER</th>
</tr>
</thead>
<tbody>
<tr>
<td>$0$</td>
<td>$0$</td>
<td>$0$ - (Not Used)</td>
</tr>
<tr>
<td>$0$</td>
<td>$1$</td>
<td>$1$ - Head/cylinder address register 4 MSB</td>
</tr>
<tr>
<td>$1$</td>
<td>$0$</td>
<td>$2$ - Cylinder address register 8 LSB</td>
</tr>
<tr>
<td>$1$</td>
<td>$1$</td>
<td>$3$ - Control register</td>
</tr>
</tbody>
</table>

$^*$ $0$ = False  
$1$ = True

d) **BUSEN** Bus Enable

This line coordinates the exchange of information between the host controller and the drive over the 8 bit input bus.

When this line is asserted, the contents of the input bus will be applied to the drive register selected by the bus address lines. If the head or cylinder address registers are selected, the bus contents will be latched into the selected register on the true to false transition (trailing edge) of BUSEN. If the control register is selected, the bus contents are applied directly to the drive control logic as long as BUSEN is true. The control information is not latched in the drive.

The bus address lines must be stable during the time that BUSEN is true. Detailed timing is given in Figure 4.

e) **BUS0 - BUS7** Drive Input Bus $0-7$

The 8 input bus lines are used to transfer control information into the drive. When the bus contents represent a binary number, BUS0 is the least significant bit and BUS7 is the most significant bit.
The meaning assigned to each bus line is a function of the register selected by the bus address. The bus assignments associated with each drive register are as follows:

Bus Address 0 - Not assigned

Bus Address 1 - Head/cylinder address 4 MSB

<table>
<thead>
<tr>
<th>bus</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 6 5 4 3 2 1 0</td>
</tr>
<tr>
<td>C C C C H H H H</td>
</tr>
<tr>
<td>1 1 0 9 8 3 2 1 0</td>
</tr>
</tbody>
</table>

H0-3 - Head address

C8-11 - Most significant 4 bits of cylinder demand address

On the true to false transition (trailing edge) of BUSEN, the contents of BUS0-3 are transferred to the head address register and the contents of BUS4-7 are transferred to the most significant 4 bits of the cylinder demand address register.

The head address selects the surface to be used in subsequent read/write operations.

Bus Address 2 - Cylinder address 8 LSB

<table>
<thead>
<tr>
<th>bus</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 6 5 4 3 2 1 0</td>
</tr>
<tr>
<td>C C C C C C C C</td>
</tr>
<tr>
<td>7 6 5 4 3 2 1 0</td>
</tr>
</tbody>
</table>

C0-7 - Least significant 8 bits of cylinder demand address

On the true to false transition (trailing edge) of BUSEN, the contents of BUS0-7 are transferred to the 8 least significant bits of the cylinder demand address register. Seek complete status is cleared, thereby initiating a seek operation to the specified cylinder.

If the specified cylinder address is invalid, the drive will terminate the operation by setting illegal cylinder status and seek complete status true.
If the specified cylinder address is valid, the drive will position the heads over the desired cylinder and terminate the operation by setting seek complete status true. Illegal cylinder status is reset at the time the cylinder address is validated.

Bus Address 3 - Control register

<p>| | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>/</td>
<td>/</td>
<td>R</td>
<td>F</td>
<td>T</td>
<td>T</td>
<td>/</td>
<td>W</td>
</tr>
<tr>
<td>/</td>
<td>T</td>
<td>R</td>
<td>O</td>
<td>O</td>
<td>/</td>
<td>E</td>
<td></td>
</tr>
<tr>
<td>/</td>
<td>R</td>
<td>S</td>
<td>M</td>
<td>P</td>
<td>/</td>
<td>N</td>
<td></td>
</tr>
</tbody>
</table>

When BUSEN is true these lines are applied to the drive logic to perform control functions. These lines are effective until BUSEN is made false.

The control functions are as follows:

**WEN** - Write enable

This line controls the read/write mode of the selected drive. The write circuits are enabled when WEN is true providing the drive is ready and no write unsafe condition exists. Data signals appearing on the WDA pair are recorded on the selected surface. On conclusion of a write operation, setting WEN false disables the write circuits and enables the read circuits.

**TOP** - Track offset plus

When this line is asserted the heads are positioned off of the nominal cylinder position by 1/4 track in a direction toward the center of the disk. Seek complete status is not affected. The host controller must wait at least TBD msec after changing the state of this line before attempting to read. If offset is changed from plus or minus to an offset in the other direction, the host must wait at least TBD msec before attempting to read.

**TOM** - Track offset minus

When this line is asserted the heads are positioned off of the nominal cylinder position by 1/4 track in a direction away from the center of the disk. Seek complete status is not affected. The host controller must wait at least TBD msec after changing the state of this line before attempting to read. If offset is changed from plus or minus to an offset in the other direction, the host must wait at least TBD msec before attempting to read.
FRST - Fault reset

When this line is pulsed true for a minimum of 250nsec, the fault status latch in the drive is cleared.

RTR - Restore

When this line is pulsed true for a minimum of 250nsec, seek complete status is cleared and a restore operation is initiated. The drive re-calibrates the positioner servo, positions the heads over cylinder 0 and terminates the operation by setting seek complete status true. Illegal cylinder status is cleared.

f) WDA+, WDA- Write data

This balanced pair carries encoded write data to be recorded on the disk. The encoded data consists of a sequence of pulses of TBD nsec to TBD nsec in width. The false to true transition (leading edge) of each pulse causes the current through the write head to be reversed, thereby recording a flux transition on the disk. WDA is enabled when WEN is true providing the drive is ready and no write unsafe condition exists.
6.1.4 Output Lines

a) RDY Drive ready status

This line indicates the operational status of the selected drive. It is true when the drive has completed the initial load sequence and no fault condition exists. When false, writing and seeking are inhibited.

The initial load sequence occurs when power is applied to the drive. The sequence consists of running the spindle up to operating speed and positioning the heads over cylinder 0.

b) FLT Fault status latch

This status line is asserted whenever a fault condition occurs. It remains set until cleared by a fault reset or removal of power.

The following fault conditions are detected:

1) DC power - one or more DC voltage is low
2) Spindle servo fault - operating speed cannot be reached or maintained
3) Positioner fault - a positioner servo fault prevents completion of a seek, restore or initial load
4) Read/write fault -
5) Write unsafe - a write is attempted when drive is not ready or heads are not positioned over the nominal cylinder position

If fault conditions 1, 2, 3 or 4 are detected the heads are moved out of the data area and the spindle is disabled. If fault status is cleared the drive will attempt a load sequence.

c) ILLADR Illegal address status

This line is asserted whenever the host controller commands a seek operation to a cylinder address which is invalid. It remains true until a restore or a seek to a valid address is performed.
d) **SKCMP**  Seek complete

The false to true transition of this line indicates the completion of a seek, restore or initial load sequence. Once a load sequence is complete, this line will go false if a seek or restore is initiated or a fault condition is detected which causes the drive to unload.

A seek, restore or read/write operation must not be attempted unless this line is true.

e) **IDX**  Index pulse

This line is pulsed true once each revolution of the disk to indicate the beginning of the track. Timing is given in Figure 7.

f) **SECP**  Sector pulse

This line is pulsed true to indicate the beginning of each sector. Sector pulses are generated by a programmable counter which counts servo clocks.

The counter is programmed by means of a jumper platform on the drive electronics PCBA. The number of servo clock periods between sector pulses are equal except for the last sector, which may be greater than one sector time but less than two sector times.

The pulse for sector 0 occurs coincident with index or may be optionally omitted.

Index and sector timing are given in Figure 7.

g) **SCLK+, SCLK-**  Servo clock

This balanced pair carries a continuous clock signal derived from the servo track. Nominally 6000 pulses per revolution of the disk are provided.

This signal may be used to frequency lock a VFO in the host controller to provide a write clock which is slaved to the rotational speed of the disk.

The pulse period corresponds to 32 bit cells for a nominal recording period of TBD BPI with timing given in Figure 8.

h) **RDA+, RDA-**  Read data

This balanced pair carries composite read data from the drive to the host controller. The data consists of a series of pulses; one for each flux transition recorded on the disk. The false to true transition (leading edge) of each pulse should be used as the time reference.
Read data is inhibited during a write operation and is invalid for 10μsec after WEN is made false. It is also invalid for 10μsec after head selection and when seek complete is false.

6.2 DC Power Requirements

DC power is applied to the disk drive via a 10 pin AMP connector J3. Pin assignments are given in Figure 10. The mating connector is AMP 1-87159-0.

DC power requirements are:

<table>
<thead>
<tr>
<th>VOLTAGE</th>
<th>CURRENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>+24V ±5%</td>
<td>2.5</td>
</tr>
<tr>
<td>+5V ±5%</td>
<td>2.25</td>
</tr>
<tr>
<td>-12V ±5%</td>
<td>.5</td>
</tr>
</tbody>
</table>
NOTES: 1) MAXIMUM OF 4 DRIVES
2) UNIQUE ADDRESS FOR EACH DRIVE
3) TERMINATORS INSTALLED IN CONTROLLER AND LAST DRIVE ONLY

FIGURE 1. EXPANDED SYSTEM CONFIGURATIONS
### J1 Connector

<table>
<thead>
<tr>
<th>RETURN</th>
<th>SIGNAL</th>
<th>NAME</th>
<th>DESCRIPTION</th>
<th>DIRN</th>
</tr>
</thead>
<tbody>
<tr>
<td>TBD</td>
<td></td>
<td>DS1</td>
<td>DRIVE SELECT</td>
<td>IN</td>
</tr>
<tr>
<td>TBD</td>
<td></td>
<td>DS0</td>
<td>(DS0 is LSB)</td>
<td>IN</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BUSEN</td>
<td>BUS ENABLE</td>
<td>IN</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BA1</td>
<td>BUS ADDRESS</td>
<td>IN</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BA0</td>
<td>(BA0 is LSB)</td>
<td>IN</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ENABLE</td>
<td>INTERFACE ENABLE</td>
<td>IN</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BUS7</td>
<td></td>
<td>IN</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BUS6</td>
<td></td>
<td>IN</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BUS5</td>
<td>DRIVE INPUT</td>
<td>IN</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BUS4</td>
<td>BUS</td>
<td>IN</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BUS3</td>
<td></td>
<td>IN</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BUS2</td>
<td>(BUS0 is LSB)</td>
<td>IN</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BUS1</td>
<td></td>
<td>IN</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BUS0</td>
<td></td>
<td>IN</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RDY</td>
<td>DRIVE READY STATUS</td>
<td>OUT</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FLT</td>
<td>FAULT CONDITION STATUS</td>
<td>OUT</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ILLADR</td>
<td>ILLEGAL ADDRESS STATUS</td>
<td>OUT</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SKCMP</td>
<td>SEEK COMPLETE STATUS</td>
<td>OUT</td>
</tr>
<tr>
<td></td>
<td></td>
<td>IDX</td>
<td>INDEX PULSE</td>
<td>OUT</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SECP</td>
<td>SECTOR PULSE</td>
<td>OUT</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SCLK+</td>
<td>SERVO CLOCK</td>
<td>OUT</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SCLK-</td>
<td>(BALANCED PAIR)</td>
<td>OUT</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RDA+</td>
<td>READ DATA</td>
<td>OUT</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RDA-</td>
<td>(BALANCED PAIR)</td>
<td>IN</td>
</tr>
<tr>
<td></td>
<td></td>
<td>WDA+</td>
<td>WRITE DATA</td>
<td>IN</td>
</tr>
<tr>
<td></td>
<td></td>
<td>WDA-</td>
<td>(BALANCED PAIR)</td>
<td>IN</td>
</tr>
</tbody>
</table>

### J2 Connector

<table>
<thead>
<tr>
<th>RETURN</th>
<th>SIGNAL</th>
<th>NAME</th>
<th>DESCRIPTION</th>
<th>DIRN</th>
</tr>
</thead>
<tbody>
<tr>
<td>TBD</td>
<td></td>
<td>RDY</td>
<td>DRIVE READY STATUS</td>
<td>OUT</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SKCMP</td>
<td>SEEK COMPLETE STATUS</td>
<td>OUT</td>
</tr>
<tr>
<td></td>
<td></td>
<td>IDX</td>
<td>INDEX PULSE</td>
<td>OUT</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SECP</td>
<td>SECTOR PULSE</td>
<td>OUT</td>
</tr>
<tr>
<td></td>
<td></td>
<td>&lt;SPARE&gt;</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**FIGURE 2. SIGNAL INTERFACE J1:J2**
CIRCUIT A,B
TRUE = \(
\leq
\)
- 25 MV
\(\Delta\) WITH RESPECT TO - TERMINAL
FALSE = \(\geq\)
- 25 MV

CIRCUIT C,D
TRUE = \(\emptyset\) - 0.4V
\(\emptyset\)25 MA MAX
FALSE = 2.5 - 5.25 \(\emptyset\) \(\emptyset\) MA (OPEN)

FIGURE 3. SIGNAL INTERFACE CHARACTERISTICS
NOTES:
1) TIMING AS OBSERVED AT DRIVE INTERFACE
2) BUS Ø-7 TIMING SHOWN FOR LOADING HEAD/CYLINDER REGISTERS
3) TIMING FOR INDIVIDUAL BUS BITS WHEN CONTROL REGISTER SELECTED DEPENDS UPON FUNCTION PERFORMED

FIGURE 4. GENERAL BUS TIMING
FIGURE 5. WRITE DATA

TBD

FIGURE 6. READ DATA

TBD
SECTOR PULSE AT INDEX TIME OPTIONAL

FIGURE 7. SECTOR PULSE/INDEX TIMING
FIGURE 8. SERVO CLOCK TIMING

TBD
FIGURE 9. GENERAL TIMING REQUIREMENTS

- DC POWER
- DRIVE SELECT
- READY
- 250 nsec max
- VALID OUTPUTS
- SEEK COMPLETE
- 1 msec min
- ILLEGAL ADDRESS
- 0 nsec min
- 1 msec typ
- SELECT HEAD
- 0 nsec min
- SELECT CYLINDER
- 250 nsec min
- WEN
- WDA
- RDA

120 SEC MAX
<table>
<thead>
<tr>
<th>PIN</th>
<th>VOLTAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>+24V SENSE</td>
</tr>
<tr>
<td>2</td>
<td>GND</td>
</tr>
<tr>
<td>3</td>
<td>-12V SENSE</td>
</tr>
<tr>
<td>4</td>
<td>+5V SENSE</td>
</tr>
<tr>
<td>5</td>
<td>GND</td>
</tr>
<tr>
<td>6</td>
<td>GND</td>
</tr>
<tr>
<td>7</td>
<td>+5V</td>
</tr>
<tr>
<td>8</td>
<td>-12V</td>
</tr>
<tr>
<td>9</td>
<td>GND</td>
</tr>
<tr>
<td>10</td>
<td>+24V</td>
</tr>
</tbody>
</table>

**FIGURE 10. POWER CONNECTOR J3**
**APPLICATION**

**TOP**

- .147 DIA x .35 DP FOR THD. ROLLING 8-32 SCR. (8)

**BOTTOM**

- 10-32 x .50 DP (4)
- 1.0 DIA BREATHER HOLES DO NOT BLOCK

**NOTE**

BOTTOM UP MOUNTING NOT PERMITTED.

---

**FIGURE 11. OUTLINE DIMENSIONS**

**MICROPOLIS™**

<table>
<thead>
<tr>
<th>SIZE</th>
<th>CODE IDENT NO.</th>
<th>DWG NO.</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>100198</td>
<td></td>
</tr>
</tbody>
</table>

**SCALE**

SHEET 26 OF 26