This Octopus technical manual is aimed at the system builder, programmer, hardware designer or the, justifiably, interested user who wishes to know more about the Octopus computer system.

It is intended to be two documents in one - a hopefully fairly readable overview of the Octopus computer system and a highly detailed technical reference manual. In order to achieve this, the reader is urged to cover the main sections, skipping the Appendices at a first reading, to gain a basic feel for the overall system. This should only take one to two hours. The location of the technical details should then be clear and the manual's second role as a reference manual will become more relevant.

In general, detailed technical parts, schematics, connection details, listings, etc. are kept in the Appendix in order to ease the reader through the general sections without becoming bogged down in detail.

It is assumed that the reader has a basic working knowledge of computer systems and is familiar with the jargon used in the manual. At the end of this preface is a list of reference books and, if the reader finds himself somewhat out of his depth, he is urged to turn to this section and to read some of the excellent primers mentioned there.
To save describing the large scale integrated circuits, which is best done by their manufacturers, a list of relevant data sheets and where they may be obtained is also included.

This manual is broken into three main sections. The first section is the basic Octopus system. It gives an overview of the system philosophy, a description of the hardware and software and their interaction, and contains (in the Appendices) the detailed technical data.

The second section is split into many smaller sections, one for each of the Option Boards contained in your system. You may, of course, not have any. If option boards or add-on units are installed at a later date, the documents enclosed with them should be added to this section in order to keep all the data together.

The third section is a set of Application Notes which demonstrate a number of ways the Octopus may be used. Application notes are being written on a continuous basis as more and more uses are devised. A list of the currently available set is available from your dealer and any obtained should be added to this section.

The last pages of this manual are some of the most important - the reader reply cards. This manual was written solely for you, the reader, and, like the Octopus itself, is intended to grow and adapt to the changing requirements of computing. It is through these cards that we obtain the feedback necessary to provide you with your next Octopus add-ons and to give you the best technical support - so please use them.

Whilst every effort has been made at technical accuracy, LSI Computers Ltd is not responsible for any errors or malfunction arising out of using this manual.
SECTION 1

THE OCTOPUS COMPUTER
SECTION 1 - THE OCTOPUS COMPUTER

INTRODUCTION

1.0 SYSTEM PHILOSOPHY . . . . . . . . . . . . . . . . . . . . . . 1-1
1.1.0 BUILDING BLOCKS . . . . . . . . . . . . . . . . . . . . . . 1-2

2.0 HARDWARE DESCRIPTION . . . . . . . . . . . . . . . . . . . . . 2-1
2.1 MAIN LOGIC BOARD . . . . . . . . . . . . . . . . . . . . . . . 2-3
2.1.1 PROCESSORS . . . . . . . . . . . . . . . . . . . . . . . . . . 2-4
2.1.2 DMA STRUCTURE . . . . . . . . . . . . . . . . . . . . . . . 2-7
2.1.3 INTERRUPT STRUCTURE . . . . . . . . . . . . . . . . . . . 2-13
2.1.4 ADDRESS DECODE & WAIT STATE GENERATION . 2-17
2.1.5 MEMORY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-19
2.1.6 FLOPPY DISC INTERFACE . . . . . . . . . . . . . . . . . . 2-23
2.1.7 WINCHESTER DISC INTERFACE . . . . . . . . . . . . . . 2-27
2.1.8 VIDEO CONTROL . . . . . . . . . . . . . . . . . . . . . . . 2-29
2.1.9 KEYBOARD & SPEAKER INTERFACE . . . . . . . . . . . . . 2-33
2.1.10 CALENDAR/CLOCK INTERFACE . . . . . . . . . . . . . . 2-35
2.1.11 PARALLEL INTERFACE . . . . . . . . . . . . . . . . . . 2-37
2.1.12 SERIAL INTERFACE . . . . . . . . . . . . . . . . . . . . . 2-41
2.1.13 BUS INTERFACE . . . . . . . . . . . . . . . . . . . . . . . 2-45
2.1.14 SWITCHES & LINKS . . . . . . . . . . . . . . . . . . . . . 2-46
2.1.15 OPTION BUS . . . . . . . . . . . . . . . . . . . . . . . . . 2-47
2.2 POWER DISTRIBUTION . . . . . . . . . . . . . . . . . . . . . 2-59
2.2.0 MAINS INLET . . . . . . . . . . . . . . . . . . . . . . . . . 2-59
2.2.1 POWER SUPPLY UNIT . . . . . . . . . . . . . . . . . . . 2-60
2.2.2 POWER DISTRIBUTION . . . . . . . . . . . . . . . . . . . 2-61
## CONTENTS

2.3 DISCS ............................................. 2-62
  2.3.1 FLOPPY DISC DRIVE .......................... 2-63
  2.3.2 WINCHESTER DISC DRIVE ....................... 2-64

2.4 MONITORS ......................................... 2-66
  2.4.1 MONOCROME ...................................... 2-65
  2.4.2 COLOUR ........................................ 2-65

2.5 KEYBOARD ......................................... 2-66

2.6 MECHANICAL ...................................... 2-68

3.0 SOFTWARE DESCRIPTION ............................. 3-1
  3.1 FIRMWARE (PROM) .................................. 3-2
    3.1.1 GENERAL ...................................... 3-2
    3.1.2 PROM CALLS .................................... 3-3
    3.1.2.1 INITIALISATION .............................. 3-6
    3.1.2.2 CHARACTER I/O ............................... 3-7
    3.1.2.3 FLOPPY ROUTINES ............................ 3-12
    3.1.2.4 HARD DISC ROUTINES ......................... 3-19
    3.1.2.5 SCREEN DRIVERS .............................. 3-25
    3.1.2.6 KEYBOARD ROUTINES ......................... 3-41
    3.1.2.7 CALENDAR/CLOCK ROUTINES ................. 3-45
    3.1.2.8 CONFIGURATION ............................... 3-48
    3.1.2.9 SOUND GENERATION ........................... 3-50

3.2 INTERRUPTS ...................................... 3-53
  3.2.1 INTERRUPT ASSIGNMENTS ....................... 3-53
  3.2.2 END OF INTERRUPT ACTIONS .................... 3-54

3.3 CALLING 8088 ROUTINES FROM THE Z80 .......... 3-55

3.4 ACCESS TO SERIAL PORTS ......................... 3-57

3.5 IMPLEMENTATION NOTES FOR MS-DOS ............... 3-68
  3.5.1 WHAT THIS SECTION COVERS ..................... 3-69
  3.5.2 MS-DOS EDITING KEYS ......................... 3-70
  3.5.3 UTILITIES .................................... 3-71
  3.5.4 READING & WRITING DIFFERENT DISCS .......... 3-72
  3.5.5 NOTES ON FORMAT .............................. 3-72
  3.5.6 MS-DOS DEVICES ................................ 3-74
  3.5.7 HINTS ON DEVICE ATTRIBUTES .................. 3-76
  3.5.8 ANSI ESCAPE SEQUENCES ....................... 3-78
  3.5.9 TRANSFERRING DATA TO CP/M ................... 3-81
  3.5.10 WINCHESTERS ................................ 3-82
  3.5.11 IBM PC COMPATIBILITY ....................... 3-83
INDEX OF ILLUSTRATIONS

(ia) WINCHESTER OCTOPUS ........................................... 1-6
(ib) FLOPPY OCTOPUS ............................................... 1-7
(ii) STACK SYSTEM FOR OPTION BOARDS ...................... 1-8
2.1 TOWN PLAN BLOCK DIAGRAM ................................. 2-2
2.1.1 PROCESSORS BLOCK DIAGRAM ............................. 2-5
2.1.2 DMA BLOCK DIAGRAM ....................................... 2-8
2.1.3 INTERRUPT BLOCK DIAGRAM ............................... 2-12
2.1.4 ADDRESS DECODE & WAIT STATE GEN. BLOCK DIAGRAM 2-16
2.1.5 DYNAMIC MEMORY & PROM. BLOCK DIAGRAM ............. 2-18
2.1.6 FLOPPY DISC INTERFACE BLOCK DIAGRAM ............... 2-22
2.1.7 WINCHESTER ADAPTOR ...................................... 2-26
2.1.8 VIDEO CONTROL LOGIC BLOCK DIAGRAM ................ 2-28
2.1.9 KEYBOARD INTERFACE & SPEAKER BLOCK DIAGRAM ...... 2-32
2.1.10 CALENDAR/CLOCK BLOCK DIAGRAM ........................ 2-34
2.1.11 PARALLEL INTERFACE BLOCK DIAGRAM ................ 2-36
2.1.12 SERIAL INTERFACE BLOCK DIAGRAM ...................... 2-40
2.1.13 BUS INTERFACE ............................................. 2-44
REFERENCES

APPENDICES

1 - EXTERNAL CONNECTORS
   SERIAL PORTS (1 & 2) .................. A-1a
   PARALLEL PORT ....................... A-1b
   TTL VIDEO ........................... A-1c
   KEYBOARD ........................... A-1d

2 - INTERNAL CONNECTORS
   OPTION BUS .......................... A-2a
   FLOPPY DISC .......................... A-2b
   WINCHESTER DISC ADAPTOR ............ A-2c
   LED & SPEAKER ....................... A-2d

3 - CONFIGURATION
   SWITCHES (SW1) ....................... A-3a
   SWITCHES (SW2) ....................... A-3b
   MODEL NUMBERS ....................... A-3c
   LINKS ............................... A-3d
   BOARD SETTINGS ..................... A-3e

4 - VIDEO CONTROL
   VIDEO CONTROL REGISTER .......... A-4a
   CRT ATTRIBUTES .................... A-4b

5 - TIMINGS
   25/27x80 VIDEO ..................... A-5a
   25/27x40 VIDEO ..................... A-5b
   29x132 VIDEO ....................... A-5c
   COMPOSITE LEVELS ................... A-5d
   CENTRONICS INTERFACE .............. A-5e
   BUS WAIT ........................... A-5f
   DMA READ/WRITE ..................... A-5g
   8088/Z80 MEMORY ACCESS .......... A-5h

6 - MAPS
   MEMORY ADDRESS ...................... A-6a
   I/O ADDRESS ........................ A-6b

7 - I/O PORT ADDRESSES

8 - PSU SPECIFICATIONS

9 - KEYBOARD
   UP/DOWN CODES ....................... A-9a
   LAYOUT (UK) ........................ A-9b

10 - MECHANICAL & ENVIRONMENTAL SPECIFICATIONS

11 - DISC FORMATS
INTRODUCTION TO SECTION 1

This section deals with the basic Octopus system and does not cover the options and add-on units which, if your system has any, will be found later in the manual in Section 2.

There are three chapters to be read through and these cross refer to the Appendices which are primarily the reference section and contain all the detailed information.

Chapter 1 is an overview and discusses the Octopus system philosophy by introducing the various components that can go into a complete Octopus system. This identifies where system functions are performed and shows the way in which your system can be expanded if required at a later date.

Chapter 2 describes the Octopus hardware covering first the main logic board, occasionally abbreviated to MLB, the power supply unit (PSU), the disc systems, the display monitors and the keyboard.

Chapter 3 describes the system firmware contained in the on-board EPROM. A list of PROM calls and their functions and parameters are covered in section 1. Section 2 covers some of the more sophisticated features such as the interaction of the two processors and handling of the serial interfaces (an area of some difficulty under CP/M). Section 3 discusses certain MSDOS features and utilities, the equivalent CP/M utilities are covered in the Octopus User's manual.
1.0.0 SYSTEM PHILOSOPHY

There is one major fact that separates the Octopus system from most micro-computer systems and that is its great capacity for change and growth. It is therefore important to stress that your Octopus system is not just today's offering of computer technology but one of the first of a vast range of system configurations - the majority of which have not yet even been considered! This effectively destroys the 'built-in obsolescence' argument that is quite rightly levelled at many of the currently available systems in the market.

In reading the subsequent sections, the reader familiar with mini and mainframe computers will see many design features taken from these admirable historical examples of computer architecture. It was their flexibility that gave them their system building power. Hence, this has been a prime influence on the Octopus system design. (It is interesting to note at this juncture how many mini and mainframe manufacturers are now basing their future products upon micros.)

Having designed such a flexible system, one is unfortunately at somewhat of a loss as to where to start to describe it as if any particular configuration is explained it is more than likely not going to be the one you, the reader, has just purchased! At this point then, an apology: the manual will describe all the bits and pieces that go to make up the Octopus system and probably some that you do not have. A number of 'typical' system configurations will be covered and it is asked of your goodself, the reader, to read their relevance into your own particular system.
1.1.0 THE BUILDING BLOCKS

The heart of the Octopus is its main logic board containing all the basic system hardware functions and the firmware. This is mounted in the base of the Octopus box and with the power supply unit represents in theory the simplest functional Octopus system.

This is, however, not a terribly useful Octopus as it cannot communicate without peripherals and has nowhere to store its data.

Communication with the main logic board is usually 'in' via the keyboard interface and 'out' via the integral video control circuits. Some multi-user systems may only have remote VDUs attached, in which case the firmware will endeavour to communicate via these. The presence of the keyboard is detected so, if you unplug it and power up, you will notice the lower part of the power up screen (the log on menu) will not be there - it will have gone to the VDUs if you have them (Note that further dialogue is operating system dependant however).

A number of keyboards and monitors are intended to be used with the Octopus as new software becomes available; these are covered in detail in Section 2. It is worth noting that the user can have either composite video or TTL monitors attached simultaneously and these may be 'daisy-chained' dependent upon the monitor in use. This is particularly useful for training purposes or CAD applications where graphics can be displayed separately to the text.

Most Octopuses (not Octopi as they are Greek not Latin) have some form of integral disk storage. This will either be one or two 400K or 800K floppy disk drives or one floppy drive and a Winchester hard disk drive of one of a variety of capacities. See Appendix 3 for all the current configurations and an explanation of how the model numbering system works.
It is also possible to have a 'driveless' Octopus which can be used as a rather extravagant VDU or terminal emulator or, more usually, as a specialised node in a network, e.g. a graphics workstation, communications controller, network gateway, etc.

Refer to figs.(1a) & (1b) to see how these parts fit together for the two main system configurations. You should be familiar with the external connections from your user's manual - for completeness, these are covered in the Appendices. A few points of note are mentioned here. All Octopuses have identically rated power supplies allowing expansion right through the range up to the most power hungry configuration.

The fan is buried inside to reduce noise and to give a high velocity airflow over the disk drives, which can get alarmingly hot if not cooled. In order to function properly, it is important to have adequate room on each side of the chassis to allow the air to circulate freely outside the unit.

The loudspeaker is located against the left-hand side at the front, its sound escaping through the left side air vents.

In the centre, towards the rear of the main logic board, is the secret of the Octopus's expansion capability - the Option Bus Connector. It is through this socket that most of the expansion features are added.

Most micro-computer buses are of the type that allows the user to attach extra resources, e.g. memory, I/O, controllers, etc., and require a fairly high level of control as these tend to be somewhat 'loosely coupled'. The more sophisticated buses will allow the addition of extra 'bus masters' which are allowed to gain control of the system and its resources as required.

It was felt that neither of these methods of attachment was suitable for the sort of system expansion envisaged for the Octopus. The bus chosen is in effect an extension of the fundamental architecture of the machine and provides in addition to all the features of the above bus types a level of connection to the basic workings of the machine that is more
usually found on a mini-computer backplane. Four independent
direct memory access control signals and seven levels of
interrupt are provided to give the fastest system response to
added resources, resulting in a true integrated system rather
than a box full of boards. Although the main logic board data
bus is 8 bits wide (for compatibility with the Z80), the
expansion bus is 16 bits wide so that new processors may be
attached at a later date. Baud clocks, video sync signals and
access to the loudspeaker are also provided for easy expansion.

In contrast to the complexity of the electrical connection,
the mechanical aspects are elegantly simple. To save
supplying a more often than not unused backplane and
connectors, forcing the less demanding user to pay for
something he may not use and to overcome the cost of a racking
system, the Octopus expansion bus makes use of its novel
'stacking' system (see fig.(ii)).

The MLB has its 96 way bus connector socket pointing up. The
option boards have 96 pins pointing down with corresponding
sockets above. These pins plug into the sockets one above the
other. To mechanically 'lock' the arrangement, the rear
panels have 'pips' on the upperside and 'dents' underneath;
these register with each other to give a rigid box sectional
structure. As the MLB has a taller rear than the option
boards, a link piece jumps over the gap and provides a 'star
point' for earthing the option boards.

Apart from the cost advantage of only buying your bus in
incremental units as you buy your boards, the electrical path
is via large square sectional area pins and not small copper
tracks, hence reducing bus impedance and associated noise
problems.

This kit of building blocks gives the system designer enormous
scope to tailor his particular configuration to best match the
immediate requirements, still allowing the option of changing
the system as needs dictate.
Typical configurations may be:

- A small twin floppy 'starter system'
- A more sophisticated 10Mb winchester system
- A VDU added for two user operation
- A communications board, more memory and more VDUs added to give a multiuser system sharing one processing unit.
- A graphics workstation with 3/4 Mb memory
- A single drive 'personal computer'
- The above three systems networked to give one large computing system with, say, a 40Mb winchester system added for mass storage
- A shared 'gateway' to a mainframe added
- A similar (or even the same node) gateway to various telecommunication services
- More multi-terminal 'cluster' controllers added
- More mass storage and streaming tape back-up
- High speed telecommunications links to other regional or Octopus networks
- Etc., etc., etc.,

It should now be apparent that this is just a fraction of possible system configurations, the limit being the extent of system builder's imagination!

The rest of this manual is intended to give sufficient insight into the Octopus system to stimulate this imagination in order to provoke new uses for Octopus computer systems.
1.7 - TWIN FLOPPY OCTOPUS

TWIN FLOPPY OCTOPUS

LOUDSPEAKER

FRONT

MEDIUM

FLOPPY DRIVE

FLOPPY DRIVE

POWER SUPPLY UNIT

MAINS INLET

MAIN LOGIC BOARD

OPTION BUS INTERFACE

fig (ib)
STACK SYSTEM FOR OPTION BOARDS

REAR OF MACHINE

MAIN LOGIC BOARD

OPTION BOARD

fig (ii)
2.0 INTRODUCTION

This chapter deals with the major functional hardware units and divides into six sections.

Section 1 - covers the main logic board and its various sub-divisions.

Section 2 - deals with aspects of power distribution.

Section 3 - splits into two parts, one for the floppy discs and one for the winchester discs and their controller card.

Section 4 - again splits into two parts, one for the monochrome monitor and one for the colour monitor.

Section 5 - covers the keyboard.

Section 6 - discusses miscellaneous mechanical details.
TOWN PLAN BLOCK DIAGRAM

POWER CONNECTOR

OPTION BUS CONNECTOR

INTERRUPT CONTROLLERS

FLOPPY DISK INTERFACE

MISCELLANEOUS CONTROL LOGIC

VIDEO CONTROL

OPTION BUS BUFFERS

SERIAL INTERFACE

REAL TIME CLOCK

PARALLEL INTERFACE

SERIAL PORT CLOCK (BUZZER CLOCK)

KEYBOARD INTERFACE

KEYBOARD CONNECTOR

SPEAKER CONNECTOR

fig. 2.1
2.1. THE MAIN LOGIC BOARD

This is the heart of the Octopus computer, it is an extremely dense four-layer printed circuit board and contains a number of very large scale integrated circuits (VLSI) that form various functional sub-sections of the board (fig. 2.1). The system buses that connect all these devices together pass through a number of bus buffers which control the flow of data and addresses around the system.

The control of these buffers and the interconnecting control signals from the VLSI circuits are co-ordinated by four Field Programmable Logic Arrays designed by LSI. These dramatically reduce the number of small 'random logic' devices needed by a factor of over five to one, with a corresponding reduction in board space. Due to the fewer number of chips the board is inherently more reliable.

Each of the above circuit device types are referred to in the appropriate sections in this Chapter. The addresses of the devices and the system memory map are covered in Appendix 7.
2.1.1 THE PROCESSORS

Synopsis - Two processors provide the capability to run both eight and sixteen bit software.

Description - Refer to fig. 2.1.1, the main logic board includes a Z80-B processor (Ref 7) to support eight bit software, and an 8088-2 processor (Ref 1) to support sixteen bit software via an eight bit data bus interface. Provision is also made for off-board processors to communicate with main board resources by temporarily owning the main board bus, giving a route for expanding the processing power of the basic system as and when required. Two 8237 devices (Ref 1) support normal DMA transfers, and also arbitrate the bus ownership requests from off-board masters.

The system address and data buses permit access to memory and I/O, and may be driven by any of the 8088-2, Z80-B, DMA and off-board masters. All potential users contend for ownership of the main board facilities, but only one is allowed to be active at any one time while all the others are held dormant. Arbitration is handled by an FPLA (Field Programmable Logic Array). The arbitor gives priority to DMA requests, and the buses will always be released for DMA handling at the earliest opportunity. This applies to normal DMA transfers and also to off-board master requests via the DMA controllers. Following the DMA cycle the buses are returned to the previous owner, either the Z80-B or the 8088-2.

Either processor may intentionally relinquish bus control to the other processor. The 8088-2 hands over to the Z80-B by executing an I/O cycle to a pseudo device called Z80SEL. The Z80-B hands over to the 8088-2 by performing any I/O cycle. Additionally, an interrupt request during Z80-B ownership automatically hands control to the 8088-2 to service the interrupt.

The various READ and WRITE lines from potential bus owners are melded into one consistent set of control signals with optimum timing by another FPLA. This device also produces a signal called BSMC (Bus Start Memory Cycle) in advance of bus READ or
WRITE for a memory access cycle, in order to initiate a
dynamic RAM cycle as early as possible and obviate the need
for wait state insertion. The Z80-B is not permitted to access
I/O devices directly, hence all Z80-B I/O is handled
indirectly by a temporary processor switch to the 8088-2.
Similarly, off-board bus masters are NOT permitted to access
on-board I/O devices.

The 8088-2 supports a one megabyte address range directly via
twenty address lines. The Z80-B and DMA controllers have a
restricted address range of sixtyfour kBytes, both of which
are expanded to the full one megabyte via programmable four
bit bank select registers. (See section 2.1.2, the DMA
structure).

An 8284A clock generator and driver device (Ref 2) gives an 8
MHz clock for the 8088-2, a 6MHz clock for the Z80-B via a
divider and a 4 MHz clock for the DMA controllers. All these
clocks originate from a 24 MHz crystal reference connected to
the 8284A. Additionally the 8088-2 and DMA controllers are
synchronised to slow I/O devices with the help of the 8284A,
which asserts not READY in order to implant wait states into
bus cycles. See section 2.1.4.
2.1.2 THE DMA STRUCTURE

Synopsis - Two DMA controllers support data transfer between disc and memory, memory refresh and bus arbitration for four levels of off-board master requests.

Description - Direct Memory Access (DMA) allows fast and efficient access to memory via dedicated hardware rather than via the control of a processor such as the 8088-2 or Z80B. This means that data is transferred at a higher rate, as memory accesses are not diluted with processor op-code fetches.

Two 8237A-5 DMA devices (Ref 3) are connected in a master/slave configuration, illustrated in fig. 2.1.2. There are two modes of DMA operation possible as a result of this hardware structure for the pre-allocated channels, each is described in the following text.
Mode 1. This is the simplest mode, where a request from an on-board device enters the MASTER controller. Hard disc and Memory Refresh are examples of this type of cycle. Resulting from this request the following sequence of events happen:-

1) The master DMA controller asserts a hold request, asking for the system buses.

2) The bus arbitor FPLA recognises the request, clears the processors from the bus and then asserts a hold acknowledge back to the master DMA controller, declaring the system buses free to use.

3) The 8237A-5 master DMA controller drives the system address and control buses to carry out the desired data transfer. Address bits eight to fifteen are output on a multiplexed address/data bus from the DMA controller, and have to be latched in a 74LS373 by the 8237A-5 address strobe signal, ADSTB. Address bits zero to seven are output on dedicated lines. This sixteen bit address field output by the 8237A-5 is augmented by a four bit field from a register file, giving the full one megabyte address range. For the Memory Refresh a memory cycle is performed but no data transfer takes place.

4) When the transfer is complete, the hold request is removed and control is subsequently handed back to an on-board processor.
2.1.2 · THE DMA STRUCTURE

Mode 2. This mode supports on-board DMA requests into the SLAVE controller, and is used only for floppy disc data transfers. Following a request of this type, the following sequence of events ensues:-

1) The slave DMA controller asserts a hold request, which in turn asserts a DMA request into the cascaded channel of the master DMA controller.

2) Events then follow the course described above for the Mode 1 DMA transfer, except the master controller does not actively drive any of the system buses. This task it delegates to the slave DMA controller via the master DMA acknowledge line. Thus the master DMA controller only assumes a role of bus arbitor.

3) When the transfer is complete, the hold request into the slave controller is negated. This ripples through the master controller and subsequently control is handed back to an on-board processor.

Due to the inherently slow response of the floppy disc controller device, DMA cycles involving the floppy have to be slowed down by the insertion of wait states. The 8237-A has a 'READY' input for just this purpose, and this is activated by a three state counter to lengthen the DMA cycle by 2 DMA clock periods during floppy cycles.
Un-allocated channels. For the un-allocated DMA channels, either the active mode 1 or the passive mode 2 described above may be implemented. This applies to the single channel of the master device and all three channels of the slave device.

If the active mode is used, the on-board controllers will assume the responsibility of driving address and control buses. If the passive mode is used, it is the responsibility of the requesting option board hardware to seize and drive the address and control buses once they are freed by the main board. The option hardware would typically contain its own 8237A-5 DMA controller programmed into active mode to support this requirement.

The DMA cycle length may be extended as and when necessary by implanting wait states after the T2 or T3 DMA state, by activating the bus wait line, BWAIT.
2.1.3 - THE INTERRUPT STRUCTURE

INTERRUPT BLOCK DIAGRAM

CONTROL {IODD IOWR INTA A0}

CRT
RTC
KEYBOARD
COPROCESSOR
PRINTER
EXPANSION
BUS LEVELS 9, 11

REQUESTS IN

INTERRUPT CONTROLLER SLAVE

CONTROL D

REQUEST IN

INTERRUPT CONTROLLER MASTER

8259A

CASCADE LINES

CAS D

INTERRUPT REQUEST
TO 8088 AND
BUS ARBITOR FPLA

INTERRUPT REQUEST
TO 8088 AND
BUS ARBITOR FPLA

DATA BUS DB0-DB7

SIO
HARD DISK
FLOPPY DISK
EXPANSION
BUS LEVELS 0, 2, 4, 6

2-12
2.1.3 THE INTERRUPT STRUCTURE

Synopsis - Two interrupt controllers connected in a master-slave configuration support main board and expansion bus interrupt requests.

Description - Refer to fig. 2.1.3 the means of temporarily suspending execution of one part of a program to service the urgent needs of an asynchronous demand from an input or output device is most elegantly handled by interrupts.

With this technique there is a dedicated signal for each device, which is directly connected to the interrupt controller to request attention. The controller acts a manager by accepting individual requests from the peripheral devices, resolving differences in priority between concurrent requests, and also considers the importance or level of any interrupt routines currently in service. Based on these factors the controller may issue a demand to the processor for attention, whereupon the processor will acknowledge the request and accept a data byte, or vector, from the interrupt controller to indicate which input or output device is to be serviced. The existing state of the computer is saved before the interrupt service routine is started, allowing eventual return to the original program when the input or output is complete.

This contrasts with the alternative technique of polling, where every input or output device must be interrogated at regular intervals to determine its state of readiness for attention. This is extremely wasteful of processing power.

Two 8259A interrupt controller devices (ref 4) connected in a master/slave arrangement control the interrupt handling of the main and option boards. Together they give seven levels of on-board interrupt support, and seven levels of option board support.
The action of the master device is to consider all the factors outlined above and then to assert the interrupt request line to the 8088-2 if applicable. If the 8088-2 has control of the bus and software has enabled interrupts, the processor will respond with two interrupt acknowledge (INTA) pulses to the 8259-A. The first pulse is used to freeze the state of the 8259-A, the second to output a pointer onto the data bus which is used by the 8088-2 to vector to the appropriate interrupt service routine. Interrupt requests into the slave device are resolved internally to produce a cascaded interrupt request into the master controller, level-7, when applicable. This level-7 request is in turn processed by the master controller to produce an interrupt request to the 8088-2. When the 8088-2 responds, the first INTA pulse freezes both the master and slave interrupt controllers, and also the master controller defers control to the slave via the cascade lines, CAS 0 to CAS 2. The second INTA pulse then causes the slave to output the interrupt service routine pointer onto the data bus.

If an interrupt request occurs during Z80B bus ownership, a processor swap is invoked by the bus arbiter FPLA in order to handle the interrupt situation via the 8088-2. Following this a swap back to the Z80B may be made.
ADDRESS DECODING AND WAIT STATE GENERATION

fig. 2.1.4
2.1.4 ADDRESS DECODING AND WAIT STATE GENERATION

Synopsis - Provides selection for 16 on board I/O mapped devices and 6 on-board memory mapped devices (App. 6). Programmable wait states can be inserted for on and off-board devices by this logic, allowing slower devices to be interfaced very efficiently.

Description - The address decoding logic, fig. 2.1.4, is focussed around two FPLAs (Field Programmable Logic Array) and three high speed decoders. The primary function of one FPLA is to decode memory addresses by monitoring the high order address bits (AB10 to AB19) during memory cycles and the other FPLA is to decode I/O addresses by monitoring the low order address bits (AB2 to AB9) during I/O cycles. On detection of a device address the FPLA generates a unique compressed address (4 or 5 bits wide) for that device. This is used to control the secondary decoders which provide the selection lines to each device on the board. The FPLA's jointly control the bus interface data transceiver and provide the option bus signal BSYSIO (L) (see 2.1.14). Two versions of the memory FPLA are currently installed - one for the 128Kbyte model, the other for the 256Kbyte model. By the use of two versions of the memory FPLA offboard memory can be made to begin after 128Kbytes or 256Kbytes respectively.

The FPLA's also provide information relating to the length of the current cycle detected. Memory cycles can have up to one wait state inserted, I/O cycles can have up to six wait states inserted. Each decoded address has an associated wait state field of one or two bits. These have been selectively programmed into the FPLA. If a cycle requiring extension is detected (e.g. VECSEL requires 6 wait states) the two bits are loaded into a down counter early in the cycle. The down counter holds up the processor for the programmed number of processor clock cycles allowing the processor to subsequently complete the cycle in the normal way.

Programming Details - The FPLA's are factory programmed and installed. User access to these components is not provided.
2.1.5 - MEMORY

DYNAMIC MEMORY AND PROM FUNCTIONAL DIAGRAM

fig. 2.1.5
2.1.5 MEMORY

Synopsis - Upto 256Kbytes of dynamic memory (DRAM) and 32Kbytes of programmable read only memory (PROM) is provided on the main board. Dynamic memory is used for running transient software such as operating systems, applications programs etc., PROM is used for system diagnostics, bootstrapping (i.e. loading a system loader into dynamic memory) and I/O primitives (see Chapter 3).

Description - The main logic board dynamic memory, fig. 2.1.5, consists of a maximum of four banks of 64K by 9 bits. The ninth bit is called a 'parity' bit and is used to protect the other 8 bits at that memory location. Should a memory location gain or drop an odd number of bits the parity detection logic will raise a non maskable interrupt (NMI) to the 8088 processor. The software running at that time will be responsible for the action taken in the case of such an error, LSI provided operating systems will indicate the error condition on the status line of the primary display device as a flashing high intensity warning message. Provision has been made on the logic board for the use of 256K dynamic memories instead of the currently used 64K. This will allow over 768Kbytes of memory to be accessed without resort to an extension memory option board when the devices become commercially viable.

Refresh of the dynamic memories is accomplished by devoting one direct memory access (DMA) channel for this task (see 2.1.2). The DMA controllers used on the OCTOPUS - 8237 (ref 3) lend themselves ideally for this application. The signals provided by the DMAC during refresh, benefit both on- and off-board memory simultaneously (BREFRESH (L)).
The main logic board programmable read only memory consists of two 28 pin sockets configured to accept 2,4,8,16 Kbyte EPROMs. Link adjustments must be made for certain configurations. 24 Pin EPROMS (2 and 4 Kbyte) require correct positioning in the 28 pin socket (see App. 3b). The first socket (U23) is reserved for the system primitives. The second socket is used by LSI for in house diagnostics but otherwise can be used for general applications. 32Kbyte EPROM's can be accommodated but requires an FPLA exchange.

Issue 5 and later revisions of the OCTOPUS main logic board provide a linkable feature to permit the second socket (U24) to be used for bytewide static RAM.

Address decoding for both DRAM and EPROM is provided by a programmable logic array as described earlier. This device is also capable of inserting one wait state into any 1Kbyte range in the 1Mbyte address space. On or off-board slow memory can benefit from this feature. No wait states are currently introduced during any 8088 or Z80 memory cycles.
MEMORY ADDRESS MAP

- **SYSTEM FIRMWARE**
  - FFFFF

- **AUXILIARY FIRMWARE**
  - F8000
  - F7FF

- **EXPANSION MEMORY AND MEMORY MAPPED OPTION BOARDS**
  - E8000
  - E7FF

- **MAIN BOARD MEMORY**
  - 40000
  - 3FFF

- **MAIN BOARD MEMORY**
  - 20000
  - 1FFF
  - 0000

**SYSTEM**
- 128K
- 256K
2.1.6 THE FLOPPY DISC INTERFACE

Synopsis - The floppy interface provides for the control of one or two 5.25 inch drives.

Description - The interface, fig 2.1.6, consists of the WD or SMC 1793 device (ref 9) and the SMC 9229 (ref 10).

The 1793 performs all the functions necessary to read or write data to a 5.25 inch single or double density drive. The device generates or monitors the following standard interface signals:

- motor on
- direction
- step
- write gate
- ready
- trk00
- index
- write protect
- raw data

The 8255A controls the following lines:

- side select
- drive select 0
- drive select 1

The task of data conditioning is handled by the 9229 device. When writing data this device handles write precompensation by repositioning the data according to the EARLY and LATE control lines from the 1793. The amount of precompensation applied is dictated by the P0 and P1 lines, which are driven by two lines from an 8255A (ref 5) programmable peripheral interface device.

When reading data the 9229 separates and regenerates the clock and data from the composite data stream, presenting optimally positioned pulses for the 1793.
Data is normally exchanged between the 1793 and memory under DMA control. A 74LS157 multiplexer serves to control the chip select and address inputs of the 1793 during a DMA cycle, which is stretched to accommodate the slow speed of the 1793 as explained in section 2.1.2.

The 16MHz clock supplied to the 9229 is internally divided to provide a 1MHz clock to the 1793. This is increased to a 2MHz rate during head slewing for quad drives to satisfy the 3 ms period between step pulses by manipulating the MINI input to the 9229. The 9229 also accepts a single or double density input signal, DENS. Both MINI and DENS are derived from two spare 74LS374 buffer lines in the video circuitry.

Programming Details - These are not provided as low level access to the resource is unnecessary. Access to the floppy drive(s) should be made at the very lowest level by calling the disc primitives in firmware (Chapter 3 - calls 5-7). Normally access to these resources would be at a higher level still - by making sequential or random access to the resource through the operating system.
2.1.7 THE WINCHESTER DISC INTERFACE

Synopsis - Provides a reduced Small Computers Standard Interface (SCSI) interface for the control of one winchester controller only. The controller may however control up to 2 winchester drives.

Description - The interface design is implemented entirely in bipolar logic (TTL). It consists of two main sections - data transfer and control.

With reference to fig. 2.1.7 the data transfer logic is made up of an output latch and SCSI bus driver for sending data to the controller and input buffer for receiving data from the controller.

The control logic consists of one status port for monitoring the SCSI bus status during data flow, a controller SELECT flip flop, the SCSI standard handshaking logic used during both programmed I/O and DMA transfers and a 'soft' controller RESET facility. The remainder of the logic provides the DMA handshake pair and an end of transfer interrupt.

Programming Details - These are not provided as low level access to the resource is unnecessary. Access to the winchester drive(s) should be made at the very lowest level by calling the disc primitives provided in firmware (Chapter 3 - calls 8-10). Normally access to these resources would be at a higher level still - by making sequential or random access to the resource through the operating system.
2.1.8 VIDEO CONTROL LOGIC

Synopsis - A highly versatile CRT controller provides many different display modes in both monochrome and colour. A user modifiable 'soft font' allows tailoring of individual characters.

Description - Refer to fig 2.1.8. The heart of the video control logic is the Signetics Advanced CRT Controller type SCN2674 (Ref 12). This device provides the display refresh addressing information during the active display portion and allows CPU access to the display memory during blanked portions, controlling this action via status flags.

It is possible to modify not only the number of displayed lines per character row but also the displayed width in dots. The total number of characters per row and rows per screen are also modifiable as in conventional CRT controllers. This versatility gives rise to a number of display modes only limited by the user's imagination. The firmware (later versions) however, currently has code to initialise and maintain the video logic in the following popular operating modes (further modes are planned as applications requirements stabilise).

a) 25 rows of 80 columns 7x9 in 9x13
b) 25 rows of 40 columns 7x9 in 9x11 double width
c) 29 rows of 132 columns 5x7 in 6x11
d) 27 rows of 80 columns 7x9 in 9x12
e) 27 rows of 40 columns 7x9 in 9x12 double width

All the modes have a stationary half intensity reverse video status line at the bottom of the screen with the rest of the screen scrollable at the rate selected. (This is a simple example of the split screen capability of the controller.)

* This mode should only be used with a UHF modulator.
In order to provide the range of display formats and still maintain the synchronism of the monitors it is necessary to have a choice of master dot (or pixel) frequencies. The appropriate dot clock is selected via the control register bit 0. Bit 0 cleared selects 17.6 MHz and gives up to a total of 800 pixels across the screen, 792 of these are used in the 29x132 mode. Bit 0 set selects 16 MHz and is used in normal width for 25x80 mode and in double width (each pixel twice the horizontal size) for 25x40 mode giving 720 pixels and 360 pixels respectively.

The selected clock drives the Attribute Controller, Signetics SC82675 (Ref 13), where it clocks the internal video shift registers. The clock frequency is divided selectively to provide a character clock signal for the CRT controller (see App. 4a) which forms the main timing control signal. A fuller description of the CRT and Attribute controllers can be found in the references.

The CRT controller generates video refresh addresses that are passed to two pairs of 2Kbyte static RAMs, one pair for the displayed character's font addresses and one pair for their attributes giving a maximum of 4096 displayed characters. The 8 bit character address bits combine with 4 further video line number bits to form a 12 bit address into the 4Kbyte font memory. This is mapped as an array of 256 groups of 16 bytes, one group per character, so character 0 line 0 (top line) is at address 000h, character 1 line 0 is at address 010h etc. For hardware reasons the bits are displayed starting with the leftmost displayed bit as bit 0, then bit 1 and so on to bit 7 which is duplicated for greater than 8 bit wide characters. This 'reversal' permits 'joined up writing' and is used extensively in pseudo graphics displays. Note that the bit reversal is performed automatically in the font load utilities and hence is normally transparent to the user.
The 8 attribute bits from the attribute RAM pass directly to the attribute controller where they are delayed and brought into synchronism with their corresponding font dots, cursor and blanking signals. The effect of the attribute bits depends on whether the logic is in monochrome or colour mode (bit 8 of the system switches or 'ESC m' control), the details of the two modes are in App. 4b. Note the two general purpose bits in monochrome mode only are free to the user for field protection etc. and have no visual effect. The are, however, output on the 9-way TTL connector as GPl=GREEN (pin 4) and GP2=LUM (pin 6) if a user supplied monitor or other display device can make use of them.

The resultant stream of video dots drives both the 9-way TTL connector (App. 1c) and also provides a level shifted composite signal on the phono connector (App. 5d).

Programming Access to the display memories is via the data transfer latches, these are read/write ports, one for the character addresses and one for the attribute data. When writing the ready flag in the 2674 is polled until ready, access is then granted, whereupon the data may be written and the 2674 instructed to write it to the appropriate address. Conversely when reading a read command is given and when the flag is ready the data may be read at the CPU's leisure. The user is however urged to access the display only by using the primitives provided in the firmware (Chapter 3 - calls 11-24), these allow both single character and block transfers of video data whilst still maintaining the integrity of the display pointers so that screen switching will not be violated. See Chapter 3 for full details.
2.1.9 THE KEYBOARD INTERFACE AND SPEAKER

KEYBOARD - Synopsis - The serial keyboard communicates bi-directionally with the main logic board via up/down codes.

Description - The keyboard physically connects to the main logic board via a 5-way circular DIN connector. The DIN pinouts are defined in appendix 1d.

The keyboard generates up/down codes, each code representing a particular key position within the keyboard matrix. These codes are serialised by the keyboard, and sent to the main logic board at 9600 bits/s. Serial data is also sent to the keyboard, at 1200 bits/s, to control the LEDs in the Shift and Caps Lock keys. The serial bit streams are interfaced to the main logic board via an 8251A UART. Data is transferred at TTL levels, and TTL buffering is provided on the main board.

Programming Details Due to the complexities involved in accessing the keyboard directly, access should only be attempted through the system firmware routine (see Chapter 3 - calls 25-27).

SPEAKER - Synopsis - Generates either continuous tone or beep.

Description - The Octopus speaker is driven from the main logic board via an open-collector TTL driver, and also connects to the bus line BAUDIO, to allow option boards access to audio output if desired. When driven by the main logic board the audio pitch is governed by the output of an 8253 device, which is programmed to output a square wave at 1200Hz. The note duration is governed either by triggering a 100ms monostable, or by a spare control output on the keyboard UART to give variable periods.

Programming Details Due to the complexities involved in accessing the speaker directly, access should only be attempted through the system firmware routine (see Chapter 3 - calls 32-33).
CALENDAR CLOCK FUNCTIONAL DIAGRAM

fig. 2.1.10
2.1.10 THE CALENDAR CLOCK

Synopsis - A continuously running subsystem provided as an operating system resource for maintaining time and date. System ticks are also provided by this device for time-slicing in a multitasking environment.

Description - The calendar clock device, fig. 2.1.10, is a very low power CMOS device - MC146818 (Ref 11) - capable of being sustained in a power down condition by an on-board Nickel Cadmium cell. This cell is automatically recharged during power up periods making replacement of the cell unnecessary for the lifetime of the computer. On being programmed with the year, month, day, hour, and second, (CP/M 'TIME ...') the device will continue to maintain this to crystal accuracy - 20 ppm/degC. The other duty this device performs is sourcing system 'ticks' required to reschedule tasks running on a time-slicing basis.

The MC146818 also provides 50 bytes of non volatile storage.

Due to the lower speed A.C characteristics of the CMOS device, access to the clock chip is provided by a programmable interface adaptor (8255A - Ref 5). The 8255 and the clock chip firmware therefore jointly emulate the timing of a suitable slow host processor. In addition the firmware ensures access to the clock registers at the permitted times.

Programming Details Due to the complexities involved in accessing the clock registers and non-volatile ram directly, access should only be attempted through the system firmware routine (see Chapter 3 - calls 28-29).
PARALLEL INTERFACE FUNCTIONAL DIAGRAM

DATA OUTPUT LATCH

DATA INPUT BUFFER

CONTROL OUTPUT LATCH

CONTROL INPUT BUFFER

STATUS INPUT

STANDARD CONTROL LINES

BIG8-7 SYSTEM DATA HIGHWAY

DATA BIT 1 TO 8

STROBE

ACK

BUSY

INIT

INTERRUPT LOGIC

fig. 2.1.11
2.1.11 THE PARALLEL INTERFACE

Synopsis - An interface provided to transfer data to or from the OCTOPUS in an 8 bit parallel fashion at speeds of up to 160Kbytes/sec. System software automatically configures and drives this port as a standard 'CENTRONICS' compatible output port, primarily for use by parallel printers.

Description - The port, fig. 2.1.11, consists of an 8 bit data output latch, an 8 bit data input buffer, a four bit control output latch and an 8 bit control input buffer. In addition the port is provided with a hardware interrupt facility (see Chapter 2 - 2.1.3 Interrupt Controllers). The bidirectional data and control bits have two system control bits used for defining their direction.

The following describes the signals presented to the 25 way connector at the rear of the OCTOPUS labeled 'PARALLEL':-

- The Data Group

MNEMONIC: DATA BIT 1(H) - DATA BIT 8(H)

These eight data output lines are used for transferring 8 bit data (normally ASCII) to a parallel printer port. If so configured they can also act as eight data input lines. Only half duplex transmission can take place using this port in a bi-directional mode.

- The Control Group (Centronics Driver)

MNEMONICS: STROBE(L) INIT(L) AUTO FD XT(L) ACK(L) SLCTIN(L) ERROR(L) BUSY(H) SLCTOUT(H) PE(H)
Data Strobe - STROBE(L)

This signal is used to inform recipient that data is available and stable on the Data Lines DATA BIT 1(H) to DATA BIT 8(H). The leading (negative going) edge is the reference.

Data Acknowledge - ACK(L)

This is a 'handshake' from the recipient that data has been received and this current cycle can now be concluded.

Printer Busy - BUSY(H)

This informs the OCTOPUS that the printer is currently indisposed and cannot receive data. It may also indicate that no printer is connected as this signal defaults to BUSY in this event.

Initialize Printer - INIT(L) also known as INPUT PRIME(L)

This signal is sent out once during the system power up sequence to reset the printer. Printers generally will read their switch settings on power up or on receipt of this signal.

Select Printer - SLCTIN(L)

This signal is used to bring a printer 'on-line'. It has a similar function to the 'READY' or 'ON-LINE' buttons found on printers. It is not normally used. The SLCTIN(L) input to the printer is normally grounded.

Printer Selected - SLCTOUT(H)

This signal is used to detect whether a printer is 'ON-LINE' i.e. whether the 'ON-LINE' button has been depressed and the SLCTIN(H) line at the printer has been asserted.
Auto Line Feed - AUTO FD XT(L)

This signal informs the printer when asserted to insert the Line Feed character (OAh) after receiving a Carriage Return character (ODh).

Printer Error Condition - ERROR(L)

Whenever a printer fault condition arises the printer will assert this line. Other fault lines may be asserted simultaneously.

Paper Empty - PE(H)

Some printers can detect when there is no paper left. This line is asserted to inform the OCTOPUS as well. The ERROR(L) line will also be asserted with this condition.

Note: On Issue 4 boards and earlier, input data is 'mirrored' - DATA BIT 1 becomes processor bit 7, DATA BIT 2 becomes bit 6 etc. An LSI designed device, Part No. 900492, is available to remedy this situation if the input mode is used - contact your sales representative for ordering details.
2.1.12 THE SERIAL INTERFACE

Synopsis - Provides RS232C asynchronous communication at two ports - PORT1 and PORT2 and provides RS232C synchronous and optically isolated 20mA current loop communication at one port - PORT1. Both ports provide full modem control signals.

Description - The interface design, fig. 2.1.12, is based around the Zilog SIO/2 (ref 8), currently one of the most advanced communications devices available. This device enables a variety of asynchronous and synchronous protocols to be used (Bisync, SDLC, HDLC etc) at up to asynchronous baud rates of 19.2Kbaud, and synchronous baud rates of 880Kbaud. At high baud rates however the RS232C interface bandwidth/distance limitation would limit transmission to only tens of feet. The primary function of the SIO is to serialize data from the processor prior to transmission and deserialize received data into a processor readable form.

The remainder of the design can be divided into three separate sections - the processor interface, the baud rate generators and the line interface.

The SIO, a Zilog design, cannot be directly interfaced to the 8088. Additional logic is provided to convert the 8088 I/O signals to a Z80 set. This not only involves the generation of signals for carrying out simple I/O functions but also for emulating the interrupt acknowledge cycle through the generation of VECSELO.

Baud rate clocks required by the SIO are provided by the Intel Programmable Interval Timer 8253-5 (Ref 6). Each channel has one independently selectable baud rate clock. However the receive and transmit clocks for each channel are the same and not independently selectable. One exception to this is when external clocks are provided for PORT1 and the links (LK2 and LK3) appropriately connected.
To achieve the RS232C electrical specification, the line interface uses the industry standard line drivers and receivers - 75188 and 75189 respectively (Ref 14). The receivers are slugged to give a high frequency roll off with a 3dB point at around 1.5MHz to ensure adequate rejection of R.F picked up by long peripheral leads.

PORT1 has in addition an isolated 20mA current loop interface. This is provided for longer distance transmission than is safely achievable using RS232. Isolation is achieved by the opto-coupler. Low optocoupler frequency response limits transmission speeds to around 9600 Baud. Higher speeds can be achieved but on a more selective basis.

Programming Details Baud rate settings and asynchronous serial port data structures (frame length, stop bits, parity etc) are best altered using PARMGEN and LOADPARM (see the User Manual). These parameters should, wherever possible be application program independent and hence the need to control these facilities directly should be very limited. However for these limited instance the following details are now provided.
1. To setup the baudrate (bitrate if synchronous) generator:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Register Description</th>
<th>Port No.</th>
<th>Frequency Generated</th>
</tr>
</thead>
<tbody>
<tr>
<td>BAUDSELO_CTO</td>
<td>Counter 0</td>
<td>1 (Ch A)</td>
<td>2.457/(CCCCh + 1)</td>
</tr>
<tr>
<td>BAUDSELO_CTL</td>
<td>Counter 1</td>
<td>2 (Ch B)</td>
<td>2.457/(CCCCh + 1)</td>
</tr>
</tbody>
</table>

where CCCCh is the 16 bit count value \( \leq 0000h \) else \( 2^{31} \).

Example :-

Sending a count of 1 to BAUDSELO_CTO sets SIO Ch A receive and transmit clocks to 1.228MHz.

2. To setup the serial ports :-

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Register Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DARTSEL_ADATA</td>
<td>Channel A I/O Data Port</td>
</tr>
<tr>
<td>DARTSEL_ACNTL or DARTSEL_ASTAT</td>
<td>Channel A Control Port</td>
</tr>
<tr>
<td>DARTSEL_BOATA</td>
<td>Channel B I/O Data Port</td>
</tr>
<tr>
<td>DARTSEL_BCNTL or DARTSEL_BSTAT</td>
<td>Channel B Control Port</td>
</tr>
</tbody>
</table>

(Please ignore the mnemonic reference to DART this dates back to an earlier specification - the device is truly an SIO !).

Armed with these references the reader is directed at this stage to the full programming description of the SIO (Ref 8).
BUS INTERFACE

ON BOARD CIRCUITRY

ADDRESS

DATA

CONTROL

INTERRUPT

BUS ACCESS

VIDEO

MISC

DIRECTION CONTROL

BUS CONNECTOR

BUFFERED ON BOARD CIRCUITRY

fig. 2.1.13
2.1.13 THE BUS INTERFACE

Synopsis - Maintains overall system dynamic A.C. characteristics (operating speed) and enhances the D.C. characteristics of the more commonly used system signals.

Description - Both the data and address buses are controlled by a set of transceivers. Data clearly requires dual direction for the read and write processes. Not so obviously however is the need for the address bus to be dual direction. With reference to the positioning of the address transceivers in the functional diagram Fig. 2.1.13, if an option board bus master wishes to communicate with on-board memory, the processors relinquish the bus allowing both address and data busses to be controlled by the option board. In such a case the address is sourced from the option bus side of the transceivers and therefore they need to become receivers to the option and drivers to the main system address busses. Logic within this section is also provided to reverse the sense of direction of the data transceivers. This depends on whether off- or on-board control of the transceiver prevails and whether the current cycle is read or write.

The remaining hardware within this section deals with the conditioning of signals for correct presentation to the main system components - processors, DMA controllers, and priority interrupt controller.
2.1.14 SWITCHES AND LINKS

Synopsis - Switches and links are provided on the main logic board for configuration purposes.

Description - Twelve individual switches are provided on the main logic board in the form of two DIL switch packs, one bank of 8 and a second bank of 4. They are positioned such that they can be easily seen and adjusted once the main processor lid is removed. The bank of eight switches are either used or reserved for system configuration purposes (see Appendix 3a). The smaller bank of 4 switches are used for language selection purposes (see Appendix 3b). LSI reserves the right to use unallocated switches for system purposes without prior publication of the fact. The switch setting is read into memory on power up of the unit by the initialization firmware. Access to the power up switch status is provided by the system firmware (see Chapter 3 - call 30). If this call is used, subsequent changes to the switch setting whilst the system remains powered will have no effect. Only a power down or system reset condition will update the new state.

A number of links are provided on the board for various functions. These would normally be factory set. Alteration of the 'default' links can only be done by removal of the main logic board and should NOT be attempted by unauthorized personnel. Link alterations generally involve cutting the 'default' link and soldering the alternative link to the board (see Appendix 3d & 3e).
2.1.15 THE OPTION BUS

Synopsis - One 96 way connector on the main logic board provides the power and signals necessary for the main board processors to control four horizontally stacked option boards and provides additional signals enabling any of these option boards to control the main board memory.

Description - The OCTOPUS option bus is a proprietary bus based on a novel interconnect approach using state-of-the-art connector technology. The DIN 41612 96 Way connector has been adopted as the company option bus standard connector due to the two part and highly reliable design of the connector. The bus provides both signals and power. The main features of the bus are:

- 8 and 16 bit data bus.
- Multi-master (8/16bit) access up to 4 bus masters.
- Upto 7 vectored interrupt levels.
- Access to system loudspeaker.
- Main processor and baud rate clocks provided.

The option bus is a proprietary small systems synchronous bus. The prime objective during its conception was to fulfill the following requirements:

- Low main board overhead.
- Reliability.
- Simplicity.
- Support 8 and 16 bit.
- Support multiprocessors.
- Fast.
- Simple to interface.

By highlighting the results of these objectives a good appreciation of the bus can be achieved - see over.
Low main board overhead - Conventional single board computers have assigned valuable board space to provide option facilities. The Octopus option bus system has only ONE connector on the main logic board but nevertheless allows option expansion up to four further option boards. This is achieved by a novel stacking arrangement which in conjunction with the interlocking rear panels make an intrinsically stable and rigid design.

Reliability - Past experience has repeatedly demonstrated the edge connector to be notoriously unreliable in all but the most expensive of racking arrangements. To maintain reliability but to keep costs down, the well proven DIN 41612 Type C 96 Way connector was adopted. The option boards use the 'press-fit' (solderless) versions of these connectors enabling one connector assembly to provide both a plug, to connect to the board below and a socket, to connect to the board above. In addition should any option board connector contact be damaged, 'press-fit' connector technology provides the means to replace that contact. In contrast a board with a damaged edge connector 'finger' contact would be rendered unusable.

Simplicity - To interface to the bus is no more complex than interfacing to the 8088 or Z80 directly. Signals to assist in simplifying option board design are provided on the bus (see below). Thought has been given not only to the ease of design but also to the ease of implementation. A standard 'quick-connect' prototyping board has been developed to enable a design to be rapidly manufactured using the latest in prototyping techniques. The board is fully compatible with the bus electrical and mechanical standards and can be accommodated by the Octopus as if it were a production option board. These reusable boards can be bought from LSI or Dage Eurosem, Aylesbury. LSI PN 900500.
8 and 16 Bit Support - The bus was designed from the outset to support both 8 and 16 bit data transfers. All accesses by the main board are 8 bit, however option board memory has both 16 and 8 bit modes of operation. This will enable option board memory to become a shared memory resource for the main board processors and future 16 bit processors operating from option boards.

Multiprocessor Capability - The bus has three prioritized bus access channels. These channels allow option boards to become masters of the bus. Once granted mastership of the bus an option board can control the entire memory resource of the system. Only byte access can be made to main board memory, however 16 bit access can be made to option board memory. This enables 16 bit bus masters to transfer data at twice the main processor data rate.

Fast - No wait states are introduced during memory access across the option bus by the main board processors.
The following describes the option bus signals.

The bus is best described by grouping the signals into the following categories:

- Address group.
- Data group.
- Control group.
- Interrupt group.
- Bus access group.
- Miscellaneous group.
- Power group.

A description of each group in turn will now be given. Please refer to Appendix 2a for the connector pin assignments and Appendix 5 for timing diagrams.

The Address Group - BAB0(H) - BAB19(H)

These signals are all active HIGH signals and represent the 1 MByte addressable memory space which can be accessed directly by the main board 8088 processor or through a bank switching mechanism by the main board Z80B. Using this address bus the 64KByte addressable I/O space may be accessed by the on-board 8088 but NOT however by the on-board Z80B.

The Data Group - BAD0(H) - BAD15(H)

The main logic board uses the lower 8 bits ONLY (BAD0(H) to BAD7(H)) of the active high group of signals. The high byte is used during 16 bit data transfer across the option bus (see BHE(L) later).
The Control Group - BMWR(L) BOWR(L) BM(H)/IO(L) BALE(H)  
BWAIT(L) BMRD(L) BIORD(L) BSMC(L)  
BCLK(H) BHE(L) BSYSIO(L)

These signals are used to control the transfer of data between memory, I/O devices and processors (on or off board) in a precisely defined manner. The read and write strobe signals are active low to provide high quiescent state noise immunity as these are particularly sensitive signals. The signals are described in turn below.

Bus Memory Write - BMWR(L)

Asserted during memory write access cycles. Normally asserted by the 8088 or Z80 main board processor. A bus master may take control of this line but must ensure that the bus specifications are met.

Bus Memory Read - BMRD(L)

Asserted during memory read access cycles. Normally asserted by the 8088 or Z80 main board processor. A bus master may take control of this line but must ensure that the bus specifications are met.

Bus I/O Write - BIOWR(L)

Asserted during I/O write access cycles. Normally asserted by the 8088 main board processor. Main board Z80 does not have control of this signal. A bus master may not take control of this line. I/O duties should be passed back to the 8088.
Bus I/O Read - BIORD(L)

Asserted during I/O read access cycles. Normally asserted by the 8088 main board processor. Main board Z80 does not have control of this signal. A bus master may not take control of this line. I/O duties should be passed back to the 8088.

Bus Memory or I/O - BM(H)/IO(L)

This signal is high during memory cycles and low during I/O cycles. It is useful where advanced cycle recognition is desired as this signal is stable before the trailing edge of BALE(H). It can be used therefore in conjunction with BALE(H) and an address decode to assert the BWAIT(L) line for slow memory or I/O.

Bus Start Memory Cycle - BSMC(L)

This signal is controlled exclusively by the main logic board to provide memory devices with an advanced trigger to start the time consuming address multiplexing cycle required by dynamic RAM devices prior to the memory read or write strobes. Option board bus masters requiring access to memory must only assert BMRD(L) or BMWR(L) as described above. BSMC(L) will be generated automatically by the main logic board.

Bus Address Latch Enable - BALE(H)

This is generated by the main logic board and is only present at the beginning of 8088 bus access cycles. It must not be used where main board Z80 bus access is required. During Z80 cycles it will remain inactive.
Bus Clock - BCLK(L)

This clock is the 8 MHz processor clock. In conjunction with BALE(H) cycle synchronization can take place. Dividing the clock by 2 the peripheral clock PCLK can be generated.

Bus High Enable - BHE(L)

This signal is used only when sixteen bit data transfers are desired. Bus High Enable is asserted low by the calling device (a bus master) to instruct a called device that a 16 bit data transfer cycle is expected. It is used currently by option board memory to switch memory into 16 bit mode as follows:

<table>
<thead>
<tr>
<th>BHE(H)</th>
<th>BABO(H)</th>
<th>ACCESS DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>- 8 bit even byte transfer</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>- 8 bit odd byte transfer</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>- 16 bit even byte transfer</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>- reserved state</td>
</tr>
</tbody>
</table>

It can be seen that true 16 bit transfers must occur on even byte boundaries. Some devices (8086 family) make odd byte 16 bit transfers possible by a double bus byte transfer. Without this automatic double bus access mechanism 16 bit odd byte access will result in errors.

This 16 bit operation of option board memory and 16 bit data transfer provision on the bus enables true 16 bit processors to share option board memory with the 8 bit main board processors for such tasks as communication, synchronization, data transfer, code upload etc.
Bus Wait - BWAIT(L)

This line is routed directly to the 8088 clock driver. All on board and off-board devices requiring wait states in either memory or I/O cycles must pull this line sufficiently early in the I/O cycle for it to be detected. It is the responsibility of the asserting device to ensure that the BWAIT(L) line is released as soon as possible as system performance can easily be severely reduced.

Note: I/O addresses 300 to 3FF have 2 wait states automatically injected into their I/O read and write cycles.

Bus System I/O - BSVSIO(L)

This active low signal is asserted when I/O access is being made to a device address in the range 0 - 3FF (i.e. in the first 4 pages of the I/O map). It means effectively that the current cycle is an I/O cycle and BAB10(H) to BAB15(H) are all zero. Therefore to fully decode an I/O address only BSVSIO(L) and normally 7 or 8 address bits (BAB2(H) to BAB9(H)) are sufficient. For examples of correct decoding techniques using this signal refer to Application Notes section.

Note: The address block 380h to 3FFh has been made available to third party manufacturers of special interfaces for the Octopus and can therefore make use of BSVSIO(L). LSI guarantees not to use these address in order to avoid option board address conflicts. If addresses other than those recommended within the first four pages are use, system malfunction could arise.
The Interrupt Group - BINT0(L) - reserved for RS422
BINT1(L) - reserved for RS232
BINT2(L) - reserved for network
BINT4(L) - reserved for streamer
BINT6(L) - reserved for 127 Board
BINT9(L)
BINT11(L)

These active low signals are normally masked by the system default initializing software. Should an option board require the use of an interrupt level the associated application software must be responsible for providing the correct vectoring information and enabling the appropriate level. Check with LSI for current system assignments. The on board Priority Interrupt Controller is initialized to provide the following access to the interrupt vector table:-

<table>
<thead>
<tr>
<th>Interrupt Level</th>
<th>PIC Level</th>
<th>Interrupt Type Number (Hex)</th>
</tr>
</thead>
<tbody>
<tr>
<td>BINT0</td>
<td>M0</td>
<td>60</td>
</tr>
<tr>
<td>BINT1</td>
<td>M1</td>
<td>61</td>
</tr>
<tr>
<td>BINT2</td>
<td>M2</td>
<td>62</td>
</tr>
<tr>
<td>BINT4</td>
<td>M4</td>
<td>64</td>
</tr>
<tr>
<td>BINT6</td>
<td>M6</td>
<td>66</td>
</tr>
<tr>
<td>BINT9</td>
<td>S1</td>
<td>69</td>
</tr>
<tr>
<td>BINT11</td>
<td>S3</td>
<td>68</td>
</tr>
</tbody>
</table>

M = Master PIC, S = Slave PIC

The Bus Access Group

BREQ0(L) BACK0(L) - Reserved for Streamer.
BREQ3(L) BACK3(L) - Reserved for RS422.
BREQ5(L) BACK5(L)
BREQ6(L) BACK6(L)

This group of four pairs of signals are provided to enable option boards to claim the option and main board busses to allow control of data flow between itself and memory resources. This can be viewed as Direct Memory Access type
transfers where non intelligent option board bus masters take control of the bus on a cycle stealing basis or as dual porting memory where option board processors take control of the bus. Non intelligent option board bus master would generally have an 8237 DMA controller and bank register file (74LS670) to provide the necessary control signals and addressing information (see Application Notes for example interface). Access to the bus is made by asserting the request line. The main board will respond by asserting the acknowledge line once:–

a) The current bus cycle has completed and the current 8088 instruction is not prefixed by a LOCK instruction or

b) All higher DMA requests have been serviced.

Once the acknowledge has been received the option board has control of the system memory space.

Video Group - VSYNC(L) DCLK(L) HSYNC(L) CCLK(L)

These signals are generated by the CRT control interface on the main logic board and are provided for synchronization purposes for option boards wishing to overlay video information. (see Appendix 5 for precise timing).

Miscellaneous Group - BREFRESH(L) BAUDIO BRESET(L) BPFAIL(L) BAUDCLK

Bus Refresh - BREFRESH(L)

This signal is asserted during a refresh cycle and is provided on the bus to refresh off-board dynamic memory. In this way ALL dynamic memory is refreshed during this short (DMA) read cycle. The main board also provides the rotating address (modulo 256) required by standard dynamic memories during this cycle.
Parity Fail - BPFAIL(L)

In order to detect option board memory malfunction, byte parity generation and checking is provided on LSI's standard dynamic memory option board. BPFAIL(L) is asserted as soon as such a malfunction is detected and an NMI (non maskable interrupt) is generated on the main logic board. The main logic can distinguish between on- and off-board parity failures making the task of isolating such faults very much easier.

Bus Audio - BAUDIO

This signal is linked to the system's loudspeaker and can be used by option boards for more sophisticated sound generation, speech etc. The speaker is a 1/2 watt 8 ohm impedance speaker.

Baud Clock - BAUDCK

This signal is a general purpose 2.458 MHz clock with a 50% duty cycle used primarily as a frequency source from which to generate baud rate clocks for such devices as UARTS, SIO's etc.

Bus Reset - BRESET(L)

This signal is a global system reset signal. It can be asserted in three ways:

a) For a short period to initialize the system after the system power supply has achieved maximum power.

b) By depressing the system RESET button at the rear of the unit.

c) By simultaneously pressing the keyboard keys CTRL, SHIFT and DEL.
Power Group

The main logic board provides, for expansion, the following voltages:

<table>
<thead>
<tr>
<th>VOLTAGE</th>
<th>RIPPLE</th>
<th>CURRENT RATING</th>
</tr>
</thead>
<tbody>
<tr>
<td>+5V</td>
<td>20mV PP</td>
<td>8A</td>
</tr>
<tr>
<td>+12V</td>
<td>20mV PP</td>
<td>0.8A</td>
</tr>
<tr>
<td>-12V</td>
<td>20mV PP</td>
<td>0.4A</td>
</tr>
</tbody>
</table>
Mains enters the Octopus via a 3-pin IEC plug located on a panel to the left hand side of the rear of the machine looking from the front. A socket is mounted just above this to provide a mains outlet for the monitor. Warning - power is always present on this socket even when the Octopus is turned off, the maximum current taken from this socket must not exceed 2 Amps.

Located above these two connectors is the main on/off switch, when reaching over the top to turn the Octopus on 'blind', the power is on when the side of the rocker nearest the centre of the rear is depressed.

The mains inlet fuse is in a small drawer located under the mains inlet plug and for safety reasons cannot be removed with the mains plug in. It is a 2 Amp rating.

Mains voltage from the inlet panel is routed to the power supply unit (below) and also supplies the low noise fan mounted at the front end of the power supply assembly. Note that although the PSU may be selected to run at 110 Volts the fan may not and an alternative must be fitted for operation in the USA, contact LSI for details.
2.2 POWER DISTRIBUTION

2.2.1 POWER SUPPLY UNIT

The power supply unit is standard regardless of Octopus model type and is capable of providing sufficient power for the largest possible Octopus configuration permitting retro-fit units to be added.

It is a 130 Watt switching regulator using flyback techniques. Four power rails are provided:

+5 Volts
+12 Volts (1)
+12 Volts (2)
-12 Volts

Full ratings and regulation figures are in App. 8.

:: IMPORTANT WARNING ::

This power supply operates with internal voltages exceeding 400 Volts with sufficient energy to kill!

Under NO circumstances is the Octopus to be used with the lid off by non-authorised personnel.

:: IMPORTANT WARNING ::
2.2 POWER DISTRIBUTION

2.2.2 POWER DISTRIBUTION

The methods of low tension power distribution within the Octopus vary depending upon model type. Both methods, however, supply +5v, +12v, -12v and 0v to the main logic board and hence to the option bus.

The central earth star point is the 6 way spade connector mounted on the left hand side of the mains inlet panel. A secondary 6 way star point is created by the option bus link when option boards are added. It is most important that the option board installation procedures are followed in order to maintain the integrity of the system earthing.

You will note, when fitting the first option board, that the spade connector on the 4 height blanking panel is 4mm and not 3mm like the 1, 2 & 3 height panels. This is to ensure the earth from the power loom is correctly fitted to the bus star point.

The two methods mentioned above are as follows :-

1. Systems with
   (i) two floppy drives
   (ii) one floppy drive only
   (iii) no drives

   o Two connectors with +12v, +5v & 0v daisy chain to the drives where fitted, they are ty-wrapped back for safety in reduced drive configurations.

2. Systems with winchester drives

   o Two connectors with +12v, +5v & 0v daisy chain to the winchester drive and the host adaptor.
   o One connector off a separate +12v supply feeds +12v, +5v & 0v to the floppy drive.

A small 6 pin connector on the front right hand side of the main logic board provides a current limited +5v to drive the power on LED on the front panel. This loom also connects the 8 Ohm loudspeaker to its driver on the main logic board.
2.3 DISCS

The hierarchy of Octopus models contain

   a) No drives
   b) One floppy drive
   c) Two Floppy drives
   d) One floppy plus one Winchester drive

The add-on storage units, where fitted, contain

   a) An additional winchester drive
   b) A streaming tape drive
   c) Both

The streaming tape drive is covered, if your system has one, in the add-on units section 2.
2.3 DISCS

2.3.1 FLOPPY DISC DRIVES

Sometimes known as diskette drives.

There are two capacities of half height floppy drive that may be configured within the Octopus computer.

a) Double sided, double density - 48 tracks per inch.

b) Double sided, quadruple density - 96 tracks per inch.

The Octopus uses the following formatting:

- 40 cylinders per drive type (a)
- 80 cylinders per drive type (b)
- 2 tracks (sides) per cylinder
- 5 sectors per track
- 1024 bytes per sector

This gives a total formatted capacity of 409kbytes for (a) and 818kbytes for (b)

The LSI format sector numbering is with no interleave and no skew running side 0 cylinder 0, side 1 cylinder 0, side 0 cylinder 1, etc.
2.3 DISCS

2.3.2 WINCHESTER DISC DRIVES

Sometimes called hard disc drives.

The winchester disc is available in the following approximate formatted sizes (in practice they are about 7% larger)

a) 5 Mbytes
b) 10 Mbytes
c) 20 Mbytes
d) 40 Mbytes

Drives (a),(b) & (c) contain 1,2 & 4 platters respectively, drive (d) contains 4 platters at twice the track density.

The actual capacities are obtained thus :-

320 cylinders per drive for (a),(b) & (c)
640 cylinders per drive for (d)
2 heads (tracks per cylinder) for (a)
4 heads (tracks per cylinder) for (b)
8 heads (tracks per cylinder) for (c) & (d)
17 sectors per track
512 bytes per sector

Giving a) 5.57 Mbytes
b) 11.14 Mbytes
c) 22.28 Mbytes
d) 44.56 Mbytes

The control of the winchester is achieved via the SCSI bus which interfaces to a host adaptor similar to the Xebec S1410.
2.4 MONITORS

There are two types of Octopus monitor supplied by LSI. A high resolution 12 inch (30 cm) monochrome monitor driven from the composite video connector and a medium (0.4mm stripes) 14 inch (35 cm) colour monitor driven from the TTL connector and capable of displaying 7 colours and black.

2.4.1 MONOCHROME MONITOR

This monitor is designed specifically for use with the Octopus and factory calibrated to synchronise with the Octopus timing details, App 5, no user adjustment is necessary.

2.4.2 COLOUR MONITOR

This monitor is designed specifically for use with the Octopus and factory calibrated to synchronise with the Octopus timing details, App 5, no user adjustment is necessary.
2.5 KEYBOARD

The Octopus keyboard is a 109 station capacitive keyboard with profiled 'sculptured' caps. It is mounted in an injection moulded low profile plastic box and conforms to the proposed DIN 30mm centre row height requirements. There is a tilt bar mounted under the rear which can be used to raise the height of the rear 20mm to increase the rake for operator comfort.

Refer to App.9, there are 4 groups of keys:

   a) The QWERTY group
   b) The Numeric group
   c) The cursor group
   d) The function group

Note that there are a total of 32 function keys distributed over the above groups.

It is connected to the Octopus via a 600mm (3000mm extended) screened coiled cable terminating in a 5 pin 180 degree DIN plug.

The keyboard connections are in App. 1d. The keyboard present signal is grounded when the keyboard is plugged in and is readable by the software.

The keyboard contains a microprocessor that is responsible for scanning the key matrix, debouncing any depressed keys and transmitting their matrix positions to the Octopus. The matrix codes are given in App. 9 and encoded within the 7 least significant bits of the byte. The most significant bit is zero when a key is pressed and a one when released.

The scanned code is transmitted as a serial stream with TTL levels at 9600 baud with one start and one stop bit no parity. The Octopus illuminates the 'Shift Lock' and 'Caps Lock' keys by transmitting to the keyboard their matrix positions with the most significant bit set to illuminate the LED and cleared to extinguish it. The data from Octopus to keyboard is at 1200 baud with the same format as above.
There is no interpretation of the key positions by the keyboard microprocessor. This permits keyboard encoding to be done by the firmware allowing language changes to be achieved with only one EPROM as this also contains power up messages and logon prompts.

The effect of this partial encoding and the user definable keys is covered in detail in Section 3 and the User Manual under the KEYGEN and LOADKEY.

One exception to the above is the simultaneous depression of 'Ctrl', 'Shift' & 'Del' which causes the serial data line from the keyboard to the Octopus to 'space' for 300ms this is interpreted by the UART on the main logic board as a break which will then force a system reset.
The Octopus computer concept is designed to be capable of producing a wide range of model types with upgradable capabilities. In order to achieve this, considerable effort has gone into the design of the case and mechanical assemblies.

The basic assembly is made from flame retardant injection moulded polyurathane and consists of a base tray and a bonded facia. Virtually all the internal mounting positions are controlled from this assembly which is correspondingly complex but due to the manufacturing method reasonably inexpensive.

The major sub-assemblies are attached to this as follows.

The power supply assembly and distribution loom drop into a moulded recess and are secured by 'hooks' at the front and one single large washer screwed down at the rear, the strength being obtained from the plastic, not from the threaded inserts.

The mains inlet panel is attached by two screws and the looms plugged on.

The drive shelf assembly slides along two runners and engages into the facia, two screws hold it in place.

The main logic board assembly complete with any option boards slides along moulded guides until home. It is retained on the left by a small clamping plate that also restrains the mains inlet panel and blanking panels.

The lid slides along the sides and engages its hooks on the facia moulding. It is retained by two screws and locks the whole assembly together.
The essence of the above is that the strength of the unit is achieved by the interlocking components with the screws being only necessary for retention. This gives an exceedingly robust construction but may still be dismantled for service or upgrade with the minimum of fuss (there are only 9 screws !!).

There are four M5 inserts in the base for vertical mounting or affixing to a desk for security purposes. Details of these and all the mechanical and environmental specifications are in App. 10.
Chapter 3 - Software Description

3.0 INTRODUCTION

This chapter deals with the software aspects of the Octopus computer system. It generally does not describe the various Operating Systems available with the Octopus, these are covered by either the User's Manual or the manuals available from the Operating System's vendor. The only departure to the above are descriptions of enhancements added by LSI, certain ambiguities in some of the above mentioned documentation and clarification of areas where LSI has experienced some user difficulties.

The chapter divides into five sections :-

Section 1 - lists all the firmware primitives contained in the EPROM and how to call them.

Section 2 - explains the interrupt handling

Section 3 - shows how to call 8088 routines from the Z80

Section 4 - discusses serial port access and status handling under CP/M and Concurrent CP/M

Section 5 - contains general notes and hints on MSDOS
3.1 THE FIRMWARE (PROM) PRIMITIVES

3.1.1. GENERAL

All Prom routines are entered through the common entry point at F800:7FF5 via a Far Call (CALLF) intruction. This call is implemented by a Codemacro called PROM_ENTRY, defined as:-

```
CodeMacro PROM_ENTRY
   DB  9Ah
   DW  7FF5h
   DW  0F800h
EndM
```

This is equivalent to CALLF F800:7FF5 (ie. absolute FFF5h) and provides a way of specifying the call without confusing the CP/M relocatable assembler. Prior to the call, the parameters required by the PROM must be pushed onto the stack and register AL set up with the required command. Different commands require different amounts of data on the stack. The parameters will be removed from the stack by the Prom routine prior to return (final return in the case of the disc primitives). All registers except AX and those returning results will be preserved.

IMPORTANT

The user is urged to handle all I/O control primarily through the operating system and only if absolutely necessary via the EPROM primitives.

LSI will preserve the integrity of the primitive calls but stress that they are under no obligation to retain the existing machine level I/O structure and reserve the right to enhance and modify the architecture as desired with no prior notice.

IMPORTANT
3.1.2 - PROM CALLS

The following is a list of the PROM calls, their call numbers and their actions.

Reset

hwinit 0 - Hardware initialization

Character I/O

char_in 1 - I/O device input - wait if chr not ready
char_out 2 - I/O device output - wait if tx buf not empty
char_in_stat 3 - I/O device input status
char_out_stat 4 - I/O device output status

Floppy disc

flop_set 5 - Floppy parameter initialization
flop_act 6 - Floppy activity
flop_abort 7 - Floppy abort

Winchester disc

hdsk_act 8 - Hard disk activity
hdsk_abort 9 - Hard disk abort
hdsk_size 10 - Hard disk: number of sectors/track

Screen control

scrn_mode 11 - Set screen mode
scrn_config 12 - Set screen format
scrn_blank 13 - Blank/unblank screen
scrn_scroll 14 - Scroll screen
scrn_attrib 15 - Set attributes for scrn_write
scrn_write 16 - Write to screen
scrn_wr_block 17 - Write block to screen
scrn_rd_block 18 - Read block from screen
scrn_curs_pos 19 - Set cursor position
scrn_curs_type 20 - Set cursor personality
scrn_wr_stat 21 - Write status line
scrn_rd_stat 22 - Read status line
scrn_wr_font 23 - Write font
3.1 - FIRMWARE (PROM)

**Keyboard control**
- `keybd_map` 25 - Keyboard to ASCII translation
- `keybd_check` 26 - Check for key repeat
- `keybd_type` 27 - Keyboard type

**Clock control**
- `clock_read` 28 - Read clock registers
- `clock_write` 29 - Write clock registers

**Configuration data**
- `get_switch` 30 - System type switch
- `mc_version` 31 - Get hardware firmware & OEM versions

**Sound generation**
- `sound_cont` 32 - Continuous sound generation
- `sound_beep` 33 - Beep generation
3.1.2 - FORMAT OF CALLS

The calls are presented in the following example:-

**Call Mnemonic:** CHAR_IN

**Description of call:** Read a character from an input port

**Calling sequence:**
- PUSH logical port
- MOV AL, char_in
- PROM_ENTRY

**Returned values and comments:**
- On exit AL = character in. If keyboard/monitor then AH is also returned.
- if bit7 = 1 => keyboard present

**PROM call number in AL:** 1
This is the Prom restart. All hardware except the Z80 is re-initialised and the system boots from disc. The boot sector is entered with DL:AX = read sector number (always zero, but similar to the action of the Winchester disc loader) and DH = flop_act or hdsk_act depending on whether floppy or Winchester boot. This call does not return.
### 3.1.2.2 CHARACTER I/O Routines

<table>
<thead>
<tr>
<th>Routine</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>char_in</td>
<td>1 - I/O device input - wait if chr not ready</td>
</tr>
<tr>
<td>char_out</td>
<td>2 - I/O device output - wait if tx buf not empty</td>
</tr>
<tr>
<td>char_in_stat</td>
<td>3 - I/O device input status</td>
</tr>
<tr>
<td>char_out_stat</td>
<td>4 - I/O device output status</td>
</tr>
</tbody>
</table>

**Definition of parameters:**

- **CHARACTER (byte)** is the 8-bit character to output to port device.

- **LOGICAL PORT assignments (byte)** are as follows:

  - 0 = keyboard/internal screen
  - 1 = on board DART channel A
  - 2 = on board DART channel B
  - 3 = Comms board DART channel A
  - 4 = Comms board DART channel B
  - 5 = Comms board SIO 1 channel A
  - 6 = Comms board SIO 1 channel B
  - 7 = Comms board SIO 2 (RS-422)
  - 64 = Parallel interface
CHAR_IN

Read a character from an input port

PUSH logical port
MOV AL, char_in
PROM_ENTRY

On exit AL = character in.

If keyboard/monitor (port 0) then AH is also returned.

AH bit 7 = 0 => no keyboard
AH bit 7 = 1 => keyboard present
### 3.1.2.2 - CHARACTER I/O

**CHAR_OUT**

<table>
<thead>
<tr>
<th>2</th>
<th>CHAR_OUT</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Write a character to an output port</td>
</tr>
</tbody>
</table>

- PUSH character
- PUSH logical port
- MOV AL, char_out
- PROM ENTRY

If keyboard/monitor (port 0) then AH is returned

- AH bit 7 = 0 => no keyboard
- AH bit 7 = 1 => keyboard present.
3.1.2.2 - CHARACTER I/O

OCTOPUS TECHNICAL MANUAL

<table>
<thead>
<tr>
<th>3</th>
<th>CHAR_IN_STAT</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Read the status of an input port</td>
</tr>
<tr>
<td></td>
<td>PUSH logical port</td>
</tr>
<tr>
<td></td>
<td>MOV AL,char_in_stat</td>
</tr>
<tr>
<td></td>
<td>PROM_ENTRY</td>
</tr>
</tbody>
</table>

On exit AL = 00 (false), Z for not ready
AL = 01 (true), NZ for ready

If keyboard/monitor (port 0) then AH is also returned

AH bit 7 = 0 => no keyboard
AH bit 7 = 1 => keyboard present
3.1.2.2. - CHARACTER I/O

<table>
<thead>
<tr>
<th>4</th>
<th>CHAR_OUT_STAT</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Read the status of an output port</td>
</tr>
</tbody>
</table>

PUSH logical port
MOV AL, char_out_stat
PROM_ENTRY

On exit AL = 00 (false), Z for not ready
AL = 01 (true), NZ for ready

If keyboard/monitor (port 0) then AH is returned

AH bit 7 = 0 => no keyboard
AH bit 7 = 1 => keyboard present.
3.1.2.3 FLOPPY ROUTINES

Definition of parameters:

- CONTROLLER/DRIVE (byte):

  bits 7 6 5 4 3 2 1 0
  (cntl. no) (drive no)

  - Valid combinations:
    0 0 0 0 0 0 0 0 controller 0, drive 0
    0 0 0 0 0 0 0 1 controller 0, drive 1
    0 0 0 1 0 0 0 0 controller 1, drive 0
    0 0 0 1 0 0 0 1 controller 1, drive 1

- FLAGS (byte):

  0 x x = dd x x ss
  1 wdg x x dq sd x x ds

  x = don't care
  dd = double density
  sd = single density
  dq = 48 tpi disc in 96 tpi drive
  ss = single sided
  ds = double sided
  wdg = allow writing to 48 tpi disc
        in 96 tpi drives.

  (NOTE: discs written in this
   way may not be readable in
   48 tpi drives!)
3.1.2.3 - FLOPPY ROUTINES

OCTOPUS TECHNICAL MANUAL

- SECTOR LENGTH (word)
  1024 bytes/sector for all LSI formats

- NUMBER SECTORS ON DRIVE (word)
  No. of sectors/track * no. tracks/side * no. sides

- SECTORS/TRACK (byte)
  Number of physical sectors per track

- NUMBER OF RETRIES (byte)
  Usually 10

- BUFFER SEGMENT (word)
  Segment to read/write from/to

- BUFFER OFFSET (word)
  Offset within above segment

- START SECTOR (word)
  Start sector number

- NUMBER OF SECTORS TO TRANSFER (word)
  Reads/writes required number of sectors

- COMMAND (lsb of word)
  
  recall wr rd vfy (unused)

  Valid combinations:

  0 0 0 0 0 0 0 0 status only
  1 1 1 1 0 0 0 0 uncommitted entry point
  1 0 0 0 0 0 0 0 recal only
  x 0 0 1 0 0 0 0 verify
  x 0 1 0 0 0 0 0 read
  x 1 0 0 0 0 0 0 write
  x 1 0 1 0 0 0 0 write + verify
  x 1 1 0 0 0 0 0 seek

  x = does recal first if set

  If uncommitted command: msb of word = command, lsb = FOH
SUPPLEMENTARY INFORMATION FOR UNCOMMITTED COMMAND (word)

bits 0 - 14 = length of DMA
bit 15 = read (0), write (1)

For uncommitted commands, the START SECTOR parameter and the current parameters as set up by FLOP_SET will be used to determine the side selected, precompensation value and sector register. The computed track number will be placed in the data register.
### FLOP_SET

<table>
<thead>
<tr>
<th>5</th>
<th>FLOP_SET</th>
</tr>
</thead>
<tbody>
<tr>
<td>Set floppy command parameters</td>
<td></td>
</tr>
<tr>
<td>PUSH sector length</td>
<td></td>
</tr>
<tr>
<td>PUSH number of sectors on drive</td>
<td></td>
</tr>
<tr>
<td>PUSH sectors/track</td>
<td></td>
</tr>
<tr>
<td>PUSH number of retries</td>
<td></td>
</tr>
<tr>
<td>PUSH flags</td>
<td></td>
</tr>
<tr>
<td>PUSH floppy controller/drive</td>
<td></td>
</tr>
<tr>
<td>MOV AL, flop_set</td>
<td></td>
</tr>
<tr>
<td>PROM_ENTRY</td>
<td></td>
</tr>
</tbody>
</table>

Sets up the command parameters for the next floppy call.
### 3.1.2.3· FLOPPY ROUTINES

**FLOP.ACT**

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PUSH</td>
<td>buffer segment</td>
</tr>
<tr>
<td>PUSH</td>
<td>buffer offset within segment</td>
</tr>
<tr>
<td>PUSH</td>
<td>dummy (for HARD DISK compatibility)</td>
</tr>
<tr>
<td>PUSH</td>
<td>start sector</td>
</tr>
<tr>
<td>PUSH</td>
<td>command</td>
</tr>
<tr>
<td>PUSH</td>
<td>extra info for uncommitted command</td>
</tr>
<tr>
<td>PUSH</td>
<td>number of sectors to transfer</td>
</tr>
<tr>
<td>PUSH</td>
<td>floppy controller/drive</td>
</tr>
<tr>
<td>MOV AL, flop_act</td>
<td></td>
</tr>
<tr>
<td>PROM_ENTRY</td>
<td></td>
</tr>
<tr>
<td>JMP</td>
<td>NOT FINISHED CODE</td>
</tr>
<tr>
<td></td>
<td>(must end with &quot;retf&quot;)</td>
</tr>
<tr>
<td>JMP</td>
<td>FINISHED_CODE</td>
</tr>
</tbody>
</table>

The routine will return to the return address + 3 when finished. Also at this point AH = FDC status, AL = PROM error. All registers are saved, except AX, from start to finish. The not finished return saves only the segment registers. The Z flag is set if no error occurred or if only re-coverable errors occurred (see over).
Error codes (in AL):

10 seek error
20 CRC error in ID
30 write protected (from FDC)
40 record not found
50 lost data (from FDC)
60 CRC error in data
70 DMA not reached TC
80 prom busy
90 sector out of range
A0 bank crossing
B0 write to protected disc
C0 no track 00
D0 controller/drive combination does not exist
E0 wrong no. sides on disc (8" drives only)

The retry count (0-7) is added to this code.
<table>
<thead>
<tr>
<th>7</th>
<th>FLOP_ABORT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Abort a currently active floppy command</td>
<td></td>
</tr>
</tbody>
</table>

- PUSH floppy controller/drive
- MOV AL, flop_abort
- PROM_ENTRY
3.1.2.4 HARD DISC ROUTINES

<table>
<thead>
<tr>
<th>Function</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>hdsk_act</td>
<td>8 - Hard disk activity</td>
</tr>
<tr>
<td>hdsk_abort</td>
<td>9 - Hard disk abort</td>
</tr>
<tr>
<td>hdsk_size</td>
<td>10 - Hard disk: number of sectors/track</td>
</tr>
</tbody>
</table>

The hard disc sector size is 512 bytes. The number of sectors/track depends on the controller type.

Definition of parameters:

- CONTROLLER/DRIVE (byte)
  
<table>
<thead>
<tr>
<th>bits 7 6 5 4 3 2 1 0</th>
<th>(cont. no.) (drive no.)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 0 - - - -</td>
<td>uncommitted entry point</td>
</tr>
<tr>
<td>1 0 0 0 0 - - - -</td>
<td>recal only</td>
</tr>
<tr>
<td>x 0 0 1 - - - -</td>
<td>verify</td>
</tr>
<tr>
<td>x 0 1 0 - - - -</td>
<td>read</td>
</tr>
<tr>
<td>x 1 0 0 - - - -</td>
<td>write</td>
</tr>
<tr>
<td>x 1 0 1 - - - -</td>
<td>write + verify</td>
</tr>
</tbody>
</table>
  
  x = do recal first

If uncommitted command: msb of word = command, lsb = 0

- SUPPLEMENTARY INFORMATION FOR UNCOMMITTED COMMAND (word)
  
  | bits 0 - 14 | = length of DMA - 1 |
  | bit 15      | = read (0), write (1) |
o BUFFER SEGMENT (word)
   Segment to read/write from/to

o BUFFER OFFSET (word)
   Offset within above segment

o START SECTOR - MSW (word)
   Start sector number - most significant word

o START SECTOR - LSW (word)
   Start sector number - least significant word

o NUMBER OF SECTORS TO TRANSFER (byte)
   Reads/writes above number of sectors
### HDSK_ACT

<table>
<thead>
<tr>
<th>8</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>HDSK_ACT</strong></td>
<td>Activate a hard disc command</td>
</tr>
</tbody>
</table>

- **PUSH** buffer segment
- **PUSH** buffer offset within segment
- **PUSH** start sector (msw)
- **PUSH** start sector (lsw)
- **PUSH** command
- **PUSH** supplementary info for uncommitted command
- **PUSH** number of sectors to transfer
  (lower 8 bits only)
- **PUSH** hard disk controller/drive
- **MOV** AL, hdisk_act
- **PROM ENTRY**
- **JMP** NOT FINISHED_CODE
  *(must end with "retf")*
- **JMP** FINISHED_CODE

The routine will return to the return address + 3 when finished. Also at this point AH = 14xx error sense byte, AL = prom error or retries. All registers are saved, except AX, from start to finish. The not finished return does saves only the segment registers. The Z flag is set if no error occurred or if only recoverable errors occurred, see over.
3.1.2.4 · HARD DISC ROUTINES

If error:

CH:DX = bad sector address
AL = error code + retry count
AH = 14xx status (error sense)

AL: 7 6 5 4 3 2 1 0
< error code from prom > - Error Did
Corrected Retry

Bits 3 thru 7 of AL are zero if there were no errors or
if all errors were fixed by error correction or retries.

Errors:

00-07 no error (correctable data error if AH = 98h)
08-0F select error
10-17 error sending cdb (ie timeout)
18-1F timeout waiting for "ACK"
20-27 wrong status after e-o-c-interrupt
28-2F no msg byte
30-37
38-3F
40-47
48-4F error in reading error
50-57
58-5F
60-67
68-6F command or RAM error
70-77 DMA not reached TC
78-7F Error has been successfully read
84 Prom controller busy error
88 Controller bit busy
A0 Bank crossing error
D0 disk controller does not exist
### HDSK_ABORT

<table>
<thead>
<tr>
<th></th>
<th>Abort hard disc activity</th>
</tr>
</thead>
<tbody>
<tr>
<td>9</td>
<td>HDSK_ABORT</td>
</tr>
</tbody>
</table>

- **PUSH** hard disk controller/drive
- **MOV** AL, hdsk_abort
- **PROM_ENTRY**
### 3.1.2.4 - HARD DISC ROUTINES

#### OCTOPUS TECHNICAL MANUAL

<table>
<thead>
<tr>
<th>10</th>
<th>HDSK_SIZE</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Read the size of the disc</td>
</tr>
<tr>
<td></td>
<td>PUSH hard disk controller/drive</td>
</tr>
<tr>
<td></td>
<td>MOV AL, hdsk_size</td>
</tr>
<tr>
<td></td>
<td>PROM_ENTRY</td>
</tr>
</tbody>
</table>

On return:
- **BL** = number of heads
- **CX** = 512b sectors/track
- **SI** = number of cylinders
- **DXAX** = total number of sectors
- **BH** = controller type: 0 = Xebec Sl410
3.1.2.5 - SCREEN DRIVER ROUTINES

<table>
<thead>
<tr>
<th>Function</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>scrn_mode</td>
<td>11 - Set screen mode</td>
</tr>
<tr>
<td>scrn_config</td>
<td>12 - Set screen format</td>
</tr>
<tr>
<td>scrn_blank</td>
<td>13 - Blank/unblank screen</td>
</tr>
<tr>
<td>scrn_scroll</td>
<td>14 - Scroll screen</td>
</tr>
<tr>
<td>scrn_attrib</td>
<td>15 - Set attributes for scrn_write</td>
</tr>
<tr>
<td>scrn_write</td>
<td>16 - Write to screen</td>
</tr>
<tr>
<td>scrn_wr_block</td>
<td>17 - Write block to screen</td>
</tr>
<tr>
<td>scrn_rd_block</td>
<td>18 - Read block from screen</td>
</tr>
<tr>
<td>scrn_curs_pos</td>
<td>19 - Set cursor position</td>
</tr>
<tr>
<td>scrn_curs_type</td>
<td>20 - Set cursor personality</td>
</tr>
<tr>
<td>scrn_wr_stat</td>
<td>21 - Write status line</td>
</tr>
<tr>
<td>scrn_rd_stat</td>
<td>22 - Read status line</td>
</tr>
<tr>
<td>scrn_wr_font</td>
<td>23 - Write font</td>
</tr>
</tbody>
</table>

The Octopus screen is implemented by a Signetics 2674/2675 set. It is not memory mapped, but the screen primitives allow for fast block read and write operations. For programs which require to read screen data frequently, it is recommended that a copy of the screen image is kept in RAM, since reading from the copy will be faster than reading from the video RAM via the 2674.

Definition of parameters:

- **MODE** (byte) is defined as follows:
  
  bits 0,1:
  
  - 00 = 24 x 80 plus status line
  - 01 = 24 x 40 plus status line
  - 10 = 28 x 132 plus status line
  
  bit 7:
  
  - 0 = monochrome
  - 1 = colour
3.1.2.5 - SCREEN DRIVERS

- SCROLL (byte) is defined as follows:
  
  bits 0,1: Scroll speed in scan lines per frame. Recommended speeds are 1 for slow scroll, 2 for a faster smooth scroll and any value in the range 16-127 for jump scroll.

  bit 7: 0 = up  
          1 = down

- CURSOR BLINK (byte) is as follows:

  00b = no cursor  
  01b = static cursor  
  10b = fast blink  
  11b = slow blink

- CURSOR SIZE (byte) contains the start line in bits 4-7 and the end line in bits 0-3.

- POSITION (word) contains the row number in the MSB of the word and the column number in the LSB. Both are numbered from zero.

- BLANK (byte) is 1 to blank the display, 0 to unblank it.

- ATTRIBUTE (byte) is defined as follows:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Monochrome</th>
<th>Colour</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Blank</td>
<td>Blue foreground</td>
</tr>
<tr>
<td>1</td>
<td>Grey background</td>
<td>Green foreground</td>
</tr>
<tr>
<td>2</td>
<td>High intensity</td>
<td>Red foreground</td>
</tr>
<tr>
<td>3</td>
<td>Underlined</td>
<td>Underlined</td>
</tr>
<tr>
<td>4</td>
<td>-</td>
<td>Blue background</td>
</tr>
<tr>
<td>5</td>
<td>Inverse video</td>
<td>Green background</td>
</tr>
<tr>
<td>6</td>
<td>-</td>
<td>Red background</td>
</tr>
<tr>
<td>7</td>
<td>Blinking</td>
<td>Blinking</td>
</tr>
</tbody>
</table>
- **NUMBER OF CHARACTERS** (byte) is the number of times the character is to be written.

- **BUFFER** (dword) is an area holding or to receive screen data formatted as one word per screen character with the character code in the low byte and the attribute data in the high byte.

- **NUMBER OF PAIRS** (word) is the number of attribute-character pairs in the BUFFER.

- **FONT BUFFER** (dword) is an area holding or to hold font data. There are 16 bytes per character (i.e. 1 per scan line) with the topmost scan line first. The least significant bit of each byte is the leftmost dot. If the character cell width is greater than 8, the most significant bit is repeated to fill the remaining dots at the right of the character cell.

- **FONT OFFSET** (word) is the offset in the font memory at which a font read or write is to begin (i.e. 16 * the code of the first character whose font is to be read or written).

- **NUMBER OF FONT BYTES** (word) is the number of bytes of font data to read or write (i.e. 16 * the number of characters whose fonts are being read or written).
### SCRNS_MODE

<table>
<thead>
<tr>
<th>11</th>
<th>SCRNS_MODE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Set the screen mode</td>
<td></td>
</tr>
<tr>
<td>PUSH mode</td>
<td></td>
</tr>
<tr>
<td>MOV AL, scrn_mode</td>
<td></td>
</tr>
<tr>
<td>PROM_ENTRY</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>SCRN_INT</td>
</tr>
<tr>
<td>----</td>
<td>---------</td>
</tr>
<tr>
<td>Screen interrupt routine</td>
<td></td>
</tr>
</tbody>
</table>

```
MOV AL, scrn_int
PROM_ENTRY
```

This entry executes the kernel of the screen interrupt routine. It should normally only be called when a screen interrupt is pending and does nothing if the screen is not in the vertical retrace period. On return, A = 0 and the Z flag is set if after execution of the routine no scroll operation is pending; A is non-zero and the Z flag is clear if further calls to the interrupt routine are required to complete a scroll operation. In either case it is necessary to send an End of Interrupt command to the 8259A but not to the CRT controller.
<table>
<thead>
<tr>
<th>13</th>
<th>SCRNN_BLANK</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Blank/unblank the screen</td>
</tr>
</tbody>
</table>

PUSH    blank
MOV     AL,scrn_blank
PROM_ENTRY
The call returns to the initial return point if a previous scroll is still incomplete. A RETF must be used to re-enter the routine; only the SS and SP registers need be preserved, but if any other registers are destroyed then their values at the final return may not be the same as those at the initial entry.
<table>
<thead>
<tr>
<th>15</th>
<th>SCRNU_ATTRIB</th>
</tr>
</thead>
<tbody>
<tr>
<td>Set attributes for screen write</td>
<td></td>
</tr>
</tbody>
</table>

```
PUSH   attribute
MOV AL,scrn_attrib
PROM_ENTRY
```
### SCRN_WRITE

<table>
<thead>
<tr>
<th>16</th>
<th>SCRN_WRITE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Write to the screen</td>
<td></td>
</tr>
</tbody>
</table>

- PUSH character
- PUSH number of characters
- MOV AL, scrn_write
- PROM_ENTRY

The character is written the specified number of times. Writing beyond the end of a row is not supported.
<table>
<thead>
<tr>
<th>17</th>
<th>SCRNR_WR_BLOCK</th>
</tr>
</thead>
<tbody>
<tr>
<td>Write a block to the screen</td>
<td></td>
</tr>
</tbody>
</table>

- PUSH position
- PUSH number of pairs
- PUSH buffer segment
- PUSH buffer offset
- MOV AL,scrn_wr_block
- PROM_ENTRY

Wrap around from the end of a line to the start of the next is not supported.
### 1.2.6 - SCREEN DRIVERS

#### OCTOPUS TECHNICAL MANUAL

<table>
<thead>
<tr>
<th>18</th>
<th>SCRN_RD_BLOCK</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Read a block from the screen</td>
</tr>
<tr>
<td></td>
<td>PUSH position</td>
</tr>
<tr>
<td></td>
<td>PUSH number of pairs</td>
</tr>
<tr>
<td></td>
<td>PUSH buffer segment</td>
</tr>
<tr>
<td></td>
<td>PUSH buffer offset</td>
</tr>
<tr>
<td></td>
<td>MOV AL, scrn_rd_block</td>
</tr>
<tr>
<td></td>
<td>PROM_ENTRY</td>
</tr>
<tr>
<td>19</td>
<td>SCRN_CURS_POS</td>
</tr>
<tr>
<td>----</td>
<td>---------------</td>
</tr>
<tr>
<td>Set cursor position</td>
<td></td>
</tr>
<tr>
<td>PUSH position</td>
<td></td>
</tr>
<tr>
<td>MOV AL, scrn_curs_pos</td>
<td></td>
</tr>
<tr>
<td>PROM_ENTRY</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>SCRN_CURS_TYPE</td>
</tr>
<tr>
<td>----</td>
<td>----------------</td>
</tr>
<tr>
<td>Set cursor personality</td>
<td></td>
</tr>
</tbody>
</table>

- **PUSH** cursor blink
- **PUSH** cursor size
- **MOV** AL, scrn_curs_type
- **PROM_ENTRY**
<table>
<thead>
<tr>
<th>21</th>
<th>SCRNR_WR_STAT</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Write to the status line</td>
</tr>
<tr>
<td></td>
<td>PUSH buffer segment</td>
</tr>
<tr>
<td></td>
<td>PUSH buffer offset</td>
</tr>
<tr>
<td></td>
<td>MOV AL,scrnr_WR_stat</td>
</tr>
<tr>
<td></td>
<td>PROM_ENTRY</td>
</tr>
</tbody>
</table>

The number of attribute-character pairs in the buffer must equal the number of screen columns.
Read the status line

<table>
<thead>
<tr>
<th>22</th>
<th>SCRN_RD_STAT</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Read the status line</td>
</tr>
<tr>
<td></td>
<td>PUSH buffer segment</td>
</tr>
<tr>
<td></td>
<td>PUSH buffer offset</td>
</tr>
<tr>
<td></td>
<td>MOV AL, scrn_rd_stat</td>
</tr>
<tr>
<td></td>
<td>PROM_ENTRY</td>
</tr>
</tbody>
</table>

The buffer must be large enough to receive the complete status line in attribute-character form.
<table>
<thead>
<tr>
<th>23</th>
<th>SCRNR_WR_FONT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Write to the font RAM</td>
<td></td>
</tr>
</tbody>
</table>

- PUSH font buffer segment
- PUSH font buffer offset
- PUSH number of font bytes
- PUSH font offset
- MOV AL,scrn_wr_font
- PROM_ENTRY
3.1.2.6 - KEYBOARD ROUTINES

<table>
<thead>
<tr>
<th>keybd_map</th>
<th>25 - Keyboard to ASCII translation</th>
</tr>
</thead>
<tbody>
<tr>
<td>keybd_check</td>
<td>26 - Check for key repeat</td>
</tr>
<tr>
<td>keybd_type</td>
<td>27 - Keyboard type</td>
</tr>
</tbody>
</table>

### 25 - KEYBD_MAP

<table>
<thead>
<tr>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Up/down matrix code to ASCII conversion</td>
</tr>
</tbody>
</table>

```
PUSH keycode
MOV AL,keybd_map
PROM_ENTRY
JMP test_fn_key ; final return point
JMP done ; final return point
```

This processes the up/down code from the keyboard. The routine returns to the final return point as follows:

NZ, NC - a typematic key has been pressed, AL contains the ASCII or function key code

NZ, C - a function key used as a supershift has been pressed, AL contains the function key code

Z, C - a function key used as a supershift has been released; AL contains the function key code

Z, NC - nothing interesting
In all cases, at the final return AH indicates which shift keys are down, as follows:

bit 0 - set if CAPS LOCK key is down
bit 1 - set if SHIFT LOCK key is down
bit 2 - set if REPEAT key is down
bit 3 - set if CONTROL key is down
bit 4 - set if first SHIFT key is down
bit 5 - set if second SHIFT key is down
bits 6,7 - undefined, not necessarily zero

NB - this information is normally only of interest to Concurrent CP/M since the ASCII code in AL already takes account of shifting etc.

The returned values for function codes on the LSI layout keyboard are as follows:

- **F1 - F24**: 80h - 97h respectively at first return point, or at final return point if unshifted
- **F25 - F28**: 80h - B3h respectively
- **Up arrow**: B4h
- **F29**: B5h
- **Left arrow**: B6h
- **Home**: B7h
- **Right arrow**: B8h
- **F30**: B9h
- **Down arrow**: BAh
- **F31 - F32**: BAh - BCh
26 | KEYBD_CHECK
---|---
Finds the keyboard status

MOV AL,keybd_check
PROM_ENTRY

Checks the key status based on information sent via keybd_map. On return flags are set as follows:

NZ means the last character key depressed has not yet been released.

C means the repeat key is down and a character key is or was down with it.

In either case, AL is the ASCII or function code of the key concerned and AH indicates which special keys are down, as for KEYBD_MAP.
3.1.2.6 - KEYBOARD ROUTINES

<table>
<thead>
<tr>
<th>27</th>
<th>KEYBD_TYP</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Find the keyboard type</td>
</tr>
</tbody>
</table>

MOV AL, keybd_typ
PROM_ENTRY

Returns in AL the keyboard type:
00 = Cherry (LSI layout)
01 = IBM
3.1.2.7 - CALENDAR/CLOCK ROUTINES

<table>
<thead>
<tr>
<th>Function</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clock_read</td>
<td>28 - Read clock registers</td>
</tr>
<tr>
<td>clock_write</td>
<td>29 - Write clock registers</td>
</tr>
</tbody>
</table>

Definition of parameters:

- BUFFER SEGMENT (word) is the segment address of buffer
- BUFFER OFFSET (word) is the offset address of buffer within segment
- NUMBER OF REGISTERS TO READ/WRITE (byte) is the number of registers to read from or write to the MCI46818 clock chip.
- START REGISTER NUMBER (byte) is the first register in the MCI46818 clock chip to be read or written, in the range 0 to 63.
If reading from any register in the range 0-9, the system waits until the 'valid date and time' bit is true; if this bit does not become true within a suitable time (due to faulty or absent clock hardware) then the routine returns with the zero flag clear. In all other cases the routine returns with the Z flag set.
### 3.1.2.7 - CALENDAR/CLOCK ROUTINES

**CLOCK_WRITE**

<table>
<thead>
<tr>
<th>29</th>
<th>CLOCK_WRITE</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Write to the clock chip</td>
</tr>
</tbody>
</table>

- **PUSH** buffer segment
- **PUSH** buffer offset within segment
- **PUSH** number of registers to read/write
- **PUSH** start register number
- **MOV** AL, clock_write
- **PROM_ENTRY**

Note that no special action is taken when writing time and date registers, i.e. the caller should stop the clock via an additional call to clock_write before using clock_write to set the time and date and start it again afterwards.
3.1.2.8 CONFIGURATION DATA

<table>
<thead>
<tr>
<th>get_switch</th>
<th>30 - System type switch</th>
</tr>
</thead>
<tbody>
<tr>
<td>mc_version</td>
<td>31 - Get hardware firmware &amp; OEM versions</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>30</th>
<th>GET_SWITCH</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Reads the switch data</td>
</tr>
</tbody>
</table>

```
MOV AL, get_switch
PROM ENTRY
```

This returns the Dip switch configuration in AX

- Bit 0,1 = number of double sided floppy drives
- Bit 2 = quad drives
- Bit 3,4,5 = Winchester type
- Bit 6 = unused
- Bit 7 = colour monitor connected
- Bits 9-11 = unused

<table>
<thead>
<tr>
<th>bit1 bit0</th>
<th>bit5 bit4 bit3</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0</td>
<td>0 0 0</td>
</tr>
<tr>
<td>0 1</td>
<td>0 0 1</td>
</tr>
<tr>
<td>1 0</td>
<td>0 1 0</td>
</tr>
<tr>
<td>1 1</td>
<td>0 1 1</td>
</tr>
<tr>
<td></td>
<td>1 0 0</td>
</tr>
<tr>
<td></td>
<td>1 0 1</td>
</tr>
<tr>
<td></td>
<td>1 1 0</td>
</tr>
<tr>
<td></td>
<td>1 1 1</td>
</tr>
</tbody>
</table>

NOTE: The assignment of Winchester drive types is subject to change, except that bits 3,4,5 all zero will always mean that no Winchester is present. For information on Winchester disc capacity use the HDSK_SIZE entry.
<table>
<thead>
<tr>
<th>31</th>
<th>MC_VERSION</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Reads the machine version string</td>
</tr>
</tbody>
</table>

```
MOV AL, mc_version
PROM_ENTRY
```

Returns with the hardware version number in AL, the I/O PROM version number in AH, the OEM number in DL (zero for LSI Octopus), and zero in DH (reserved for future use).
3.1.2.9 - SOUND GENERATION ROUTINES

<table>
<thead>
<tr>
<th>sound_cont</th>
<th>32 - Continuous sound generation</th>
</tr>
</thead>
<tbody>
<tr>
<td>sound_beep</td>
<td>33 - Beep generation</td>
</tr>
</tbody>
</table>

Definition of parameters:

- **PITCH** (word) is the divisor of a 2.4575 MHz clock to produce the pitch.
3.1.2.9 · SOUND GENERATION

OCTOPUS TECHNICAL MANUAL

<table>
<thead>
<tr>
<th>32</th>
</tr>
</thead>
<tbody>
<tr>
<td>SOUND_START</td>
</tr>
<tr>
<td>Start a continuous tone</td>
</tr>
<tr>
<td>PUSH pitch</td>
</tr>
<tr>
<td>MOV AL,sound_pitch</td>
</tr>
<tr>
<td>PROM_ENTRY</td>
</tr>
</tbody>
</table>

If pitch is zero, the sound generator is turned off; if non-zero the sound generator is turned on until a zero call is made.
## SOUND_BEEP

<table>
<thead>
<tr>
<th>33</th>
<th><strong>SOUND_BEEP</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Generate a beep</td>
</tr>
</tbody>
</table>

```
PUSH   pitch
MOV    AL,sound_beep
PROM_ENTRY
```

This call produces a fixed length beep without using a wait loop.
3.2.1 - INTERRUPT ASSIGNMENTS

Interrupts are handled by a pair of cascaded 8259A devices programmed in fully nested mode to generate the following interrupt numbers:

<table>
<thead>
<tr>
<th>Int number</th>
<th>8259A level</th>
<th>Interrupting device</th>
</tr>
</thead>
<tbody>
<tr>
<td>60</td>
<td>0</td>
<td>RS-422 (on comms option board)</td>
</tr>
<tr>
<td>61</td>
<td>1</td>
<td>Daisy-chained DARTs and SIOs</td>
</tr>
<tr>
<td>62</td>
<td>2</td>
<td>Option bus 2</td>
</tr>
<tr>
<td>63</td>
<td>3</td>
<td>Hard disc</td>
</tr>
<tr>
<td>64</td>
<td>4</td>
<td>Option bus 4</td>
</tr>
<tr>
<td>65</td>
<td>5</td>
<td>Floppy disc</td>
</tr>
<tr>
<td>66</td>
<td>6</td>
<td>Option bus 6</td>
</tr>
<tr>
<td>67</td>
<td>7</td>
<td>(cascaded hardware device level - reserved by LSI)</td>
</tr>
<tr>
<td>68</td>
<td>0</td>
<td>CRT controller</td>
</tr>
<tr>
<td>69</td>
<td>1</td>
<td>Option bus 9</td>
</tr>
<tr>
<td>6A</td>
<td>2</td>
<td>Real time clock</td>
</tr>
<tr>
<td>6B</td>
<td>3</td>
<td>Option bus 11</td>
</tr>
<tr>
<td>6C</td>
<td>4</td>
<td>Keyboard</td>
</tr>
<tr>
<td>6D</td>
<td>5</td>
<td>Maths coprocessor</td>
</tr>
<tr>
<td>6E</td>
<td>6</td>
<td>Printer</td>
</tr>
<tr>
<td>6F</td>
<td>7</td>
<td>8259 cleanup</td>
</tr>
</tbody>
</table>

70-7F        Vectored interrupts from on-board SIO (DARTSELO)

80-8F        Vectored interrupts from DART on comms option board (DARTSEL1)

90-9F        Vectored interrupts from RS-232 SIO on comms option board (SIOSELO)
3.2 - INTERRUPTS

3.2.2 - END OF INTERRUPT ACTIONS

During or at the end of each interrupt service routine, the interrupt must be dismissed within the PIC.

For the master channels (interrupts 60-66) this is achieved by outputting an EOI of 60H + level number to INTSELO_ICW.

For the slave channels (interrupts 68-6F) this is achieved by outputting an EOI of 60H + level number to INTSELL_ICW followed by an EOI of 67H to INTSELO_ICW.

For the vectored DART and SIO interrupts, the end of interrupt routine consists of sending an End of Interrupt command (38H) to channel A of the interrupting DART or SIO followed by an EOI of 61H to INTSELO ICW. Software which uses the vectored MUST initialise the Interrupt vector registers in the DARTs and SIOs to the correct value (i.e. 70h for the on-board SIO or DART, 80h for the comms board DART and 90h for the comms board SIO) and ensure that the 'status affects vector' bit in the SIO or DART interrupt control register is set. This action is performed for the on-board SIO or DART by all Octopus operating systems.
3.3 - CALLING 8088 ROUTINES FROM THE Z80

The operating systems CP/M-86/80 Plus, Concurrent CP/M-86/80 and MP/M-86/80 for the Octopus provide a means for 8-bit programs to call 16-bit subroutines. This feature may be needed in the following circumstances:

a) To access I/O ports from the Z80. The Z80 can only access memory; IN and OUT instructions have no effect.

b) To access memory beyond the 64K directly addressable by the Z80 at any time, e.g. to access the System Data Area of CP/M.

c) To make use of 8088 firmware routines, e.g. to change the character font.

The 8088 routine to be called must lie in the Z80 memory space and must finish with a RETF (far return) instruction with the SS and SP registers as they were on entry. Other registers need not be preserved. There is adequate 8088 stack available for most applications. On entry to the routine the CS, DS and ES registers will address the 64K segment in which the Z80 is running, but the stack (and hence the SS register) lies in a different segment.

To call an 8088 routine, execute a BDOS call 255 with the DE register pointing to the routine.

A sample use of this procedure to read data from an I/O port is illustrated over.
; Z80 routine to read from port whose address is in HL
; The value read is returned in A

PORTIN: ; Z80 part of the routine
    LD  (PORTNO), HL
    LD  DE, PORT88
    LD  C, 255
    CALL 0005H
    LD  A, (PORTDATA)
    RET

PORT88: ; 8088 part of the routine
    DB  08BH, 016H ; MOV DX, PORTNO
    DW  PORTNO
    DB  OECH ; IN AL, DX
    DB  0A2H ; MOV PORTDATA, AL
    DW  PORTDATA
    DB  0CBH ; RETF

; Workspace

PORTNO  DW  0 ; holds port number
PORTDATA DB  0 ; holds value read from port

; End of routine
3.4 - ACCESS TO SERIAL PORTS

This section should be read in conjunction with the Concurrent CP/M Programmers Guide, which is available from LSI Computers Ltd. If you wish to access the ports directly you will also need the Z80 - SID Technical Manual or the Mostek equivalent, available from Zilog or Mostek or their distributors.

1. Available ports

The basic Octopus configuration includes two asynchronous RS232 ports which are brought out on the back panel in 25-way male D-type connectors labelled Port 1 and Port 2. The connector is wired according to the convention for Data Terminal Equipment (DTE). Port 1 also has current loop capability.

The communications option board (where fitted) has an additional two asynchronous RS232 ports (Ports 3 & 4), two synchronous or asynchronous RS232 ports (Ports 5 & 6) and one RS422 port (Port 7). The four RS232 ports also have current loop capability.

2. Operating system usage of ports

The CP/M Plus and Concurrent CP/M 2.0 operating systems use Port 1 for Printer 1 and Port 2 as the auxiliary I/O device. The Concurrent CP/M 3.1 operating system allocates serial ports to additional physical consoles and printers according to the configuration (e.g. a 3 console 3 printer system would use Ports 1 & 2 for the additional consoles and Ports 3 & 4 for the additional printers; the first console is always the built-in screen and keyboard and the first printer always uses the parallel port). Any remaining ports are addressable as auxiliary I/O devices.
Programs can write to the ports assigned as printers using the BDOS calls L_SETNUM, L_WRITE and L_WRITEBLK. Note that flow control can be achieved using XON/XOFF characters sent back to the Octopus or using the DSR or CTS lines.

Programs can read from and write to the auxilliary ports using BDOS function S_BIOS subfunctions 6 (output, character in CL register image) and 7 (input, character returned in AL). Flow control may be achieved using the DSR or CTS lines (both must be active for transmission to take place). Status routines can be achieved using the multi-tasking approach described below. Under Concurrent CP/M (and CP/M Plus) 3.1 the DX register image should be set to the auxillary device number required (where the first free port is numbered 0); under Concurrent CP/M (and CP/M Plus) 2.0 only the first free port is accessible.
3. Direct access to ports

The chip used for these ports is a Zilog Z80A-SIO or Z80A-DART (or the Mostek equivalents); a DART is an SIO without the synchronous capability. The chips are described in the Z80-SIO Technical Manual which is available from Zilog and their distributors. Users wishing to drive the serial ports directly should obtain this manual.

The port addresses of the main board SIO are:

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A0h</td>
<td>Channel A data (Port 1)</td>
</tr>
<tr>
<td>A1h</td>
<td>Channel A control/status</td>
</tr>
<tr>
<td>A2h</td>
<td>Channel B data (Port 2)</td>
</tr>
<tr>
<td>A3h</td>
<td>Channel B control and status</td>
</tr>
</tbody>
</table>

The port addresses of the DART on the option board are:

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1A0h</td>
<td>Channel A data (Port 3)</td>
</tr>
<tr>
<td>1A1h</td>
<td>Channel A control/status</td>
</tr>
<tr>
<td>1A2h</td>
<td>Channel B data (Port 4)</td>
</tr>
<tr>
<td>1A3h</td>
<td>Channel B control/status</td>
</tr>
</tbody>
</table>

The port addresses of the SIO on the option board are:

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1A4h</td>
<td>Channel A data (Port 5)</td>
</tr>
<tr>
<td>1A5h</td>
<td>Channel A control/status</td>
</tr>
<tr>
<td>1A6h</td>
<td>Channel B data (Port 6)</td>
</tr>
<tr>
<td>1A7h</td>
<td>Channel B control</td>
</tr>
</tbody>
</table>

By default, receive interrupts are enabled on all channels for which there are operating system drivers (i.e. all ports used for additional physical consoles or printers or the auxiliary I/O device) and received characters are buffered for use by the operating system. Transmit interrupts and external/status interrupts may or may not be enabled for these ports depending on the operating system. Interrupts are not enabled on ports beyond the port used for the auxiliary I/O device.
The interrupt vector in Write Register 2 of channel B of the main board DART or SIO is preset to 70h and must not be changed. The interrupt vectors in the option board DART and SIO may or may not be preset; if these devices are used with interrupts then the vector(s) must be set to 80h and 90h respectively.

In all cases it is necessary to write an interrupt control word to Write Register 1 of the channel to be used in order to enable or disable interrupts as required. The Status Affects Vector bit (bit 2) should always be set as the value written to channel B affects channel A also and the operating system interrupt handlers assume this feature is used.

If interrupts are used, the vectors generated by the main board device are:

- 70h Channel B Transmit Buffer Empty
- 72h Channel B External/Status change
- 74h Channel B Receive Character Available
- 76h Channel B Special Receive Condition
- 78h Channel A Transmit Buffer Empty
- 7Ah Channel A External/Status change
- 7Ch Channel A Receive Character Available
- 7Eh Channel A Special Receive Condition

The interrupt numbers generated by option board devices follow the same sequence but with a base address of 80h for the DART and 90h for the SIO.

All interrupt routines must reset the SIO interrupt system before returning by writing an End of Interrupt command to Write Register 0 of Channel A of the SIO and then writing a Specific End of Interrupt command (61h) to the 8259A interrupt controller chip at port address B0h.
When accessing a control register other than register 0 you should disable interrupts (CLI) before writing the pointer to Write Register 0 and enable them (STI) only after you have read or written the required register. This avoids the possibility of another task or interrupt routine accessing the port just after you have written the pointer, causing both of you to access the wrong register. This is particularly important for channel A since interrupt routines for channel B have to write and end of interrupt command to channel A.

If the SIO is being driven by 8-bit software then the above sequence should be coded as a single 16-bit subroutine (see the application note 'Calling 8088 Routines from the Z80 on the Octopus'). DO NOT use separate routines for enabling and disabling 8088 interrupts as it is possible to hang the system if an 8088 routine called from the Z80 finishes with interrupts disabled.
4. Multitasking considerations

CP/M Plus and Concurrent CP/M are multitasking operating systems so you cannot assume that you will always have the undivided attention of the processors. This can result in loss of received characters. You can avoid this problem in three ways:

a) By stopping all other activity (this will include updating the status line and the system time & date). This is achieved by using the BDOS call P_PRIOR to set your priority higher than other tasks. A value of BCH is usually suitable; this will stop other user tasks and the CLOCK process but will allow the PIN process (which handles the keyboard) to continue.

b) By handling received characters via an interrupt routine and a large buffer. This requires you to drive the SIO or DART directly and is therefore not portable to other Concurrent CP/M systems.

c) By using a separate task to do character input via the auxiliary I/O drivers in the operating system. This also makes input status available and is achieved as follows.

Use BDOS function P_CREATE to create the character input task, having set up its Process Descriptor, User Data Area and stack. The PRIORITY field of the PD should be high (i.e. BCH or less). The starting address on top of the stack should address code to read a character (via the S_BIOS call), put it in a ring buffer and loop back to read another character.

The original task can then obtain input status by seeing if there are any characters in the buffer and can take characters from the buffer as required.

A similar approach can be used for character output if output status is required.
Before terminating (i.e. returning to CP/M) the main task should abort the child using the \texttt{P\_ABORT} system call.

This approach is illustrated in the example code in below :

; Demo routines for auxiliary device i/o
; The following routines are provided:

; INIT Initialisation (sets up the AUXIN task)
; STATUS Gets aux device input status
; INPUT Gets a character from the aux device
; OUTPUT Writes a character to the aux device
; FINISH Cleans up before return to CP/M (aborts the AUXIN task)

\texttt{prio} \, \texttt{equ} \, 080h \quad ; \text{Priority of AUXIN task}
\texttt{buflen} \, \texttt{equ} \, 256 \quad ; \text{Buffer length (must be a power of 2)}

; System call equates
\texttt{c\_write} \, \texttt{equ} \, 2
\texttt{c\_writestr} \, \texttt{equ} \, 9
\texttt{p\_create} \, \texttt{equ} \, 144
\texttt{p\_abort} \, \texttt{equ} \, 157
\texttt{s\_bios} \, \texttt{equ} \, 50

\texttt{uda\_sp} \, \texttt{equ} \, \text{word ptr 34h}
\texttt{uda\_cs} \, \texttt{equ} \, \text{word ptr 50h}
\texttt{uda\_ds} \, \texttt{equ} \, \text{word ptr 52h}
\texttt{uda\_ss} \, \texttt{equ} \, \text{word ptr 56h}
\texttt{udalen} \, \texttt{equ} \, 100h

CSEG
; Initialisation routine. This creates the AUXIN task. If the
; create fails it
; prints a message and returns to CP/M.
; DS must address our data segment

INIT:
; Set up UDA for new task - must be on a paragraph boundary

mov bx, offset udaspace
add bx, 0Fh ; round up to next paragraph
and bx, 0FFF0h

; Initialise UDA (addressed by BX)

mov ax, bx
mov cx, 4
shr ax, cl
mov pd_uda, ax ; store par offset from DS in PD

mov di, bx
push ds ; pop es
mov cx, udalen/2
xor ax, ax
cld ; clear out UDA

mov uda_cs[bx], cs ; initialise register images
mov uda_ds[bx], ds
mov uda_ss[bx], ds
mov uda_sp[bx], offset task_sp
mov task_cs, cs

mov dx, offset pd ; create AUXIN task
mov cl, p_create
int 224
test ax, ax
jz create_ok

mov dx, offset bad_create ; create failed
mov cl, c_writestr
int 224
3.4 - ACCESS TO SERIAL PORTS

OCTOPUS TECHNICAL MANUAL

```assembly
mov cl, 0
int 224

create_ok:
    ret

; Aux input status routine
; Returns NZ if character available, Z if no character available

STATUS:
    mov ax, buf_getp
    cmp ax, buf_putp
    ; compare pointers
    ret

; Aux in routine - returns character in AL

INPUT:
    mov bx, buf_getp

waitin:
    cmp bx, buf_putp
    je waitin
    ; wait for character

    mov al, buf[bx]
    inc bx
    and bx, buflen-1
    mov buf_getp, bx
    ret

; Aux out routine - pass character in AL

OUTPUT:
    mov auxout_chr, al
    ; store in control block
    mov dx, offset auxout_bcb
    mov cl, s_bios
    int 224
    ret
```
Routine to be called prior to termination
It is necessary to abort the AUXIN task since it shares our memory,
which will be released when we terminate.
Difficulty may be experienced when trying to abort AUXIN under version 2.0 of Concurrent CP/M - version 3.1 is preferable

FINISH:
    mov dx,offset acb ; try to abort AUXIN
    mov cl,p_abort
    int 224
    test ax,ax
    jnz finish ; try again if failed
    ret

; Code for AUXIN task

task_start:
    mov dx,offset auxin_bcb
    mov cl,s_bios
    int 224 ; get a character from AUX
    mov bx,buf_putp
    mov buf[bx],al ; store it in buffer
    inc bx
    and bx,buflen-1
    mov buf_putp,bx
    jmps task_start
DSEG ; Data
bad_create db 'Create failed.$'

; Process descriptor for AUXIN task
pd dw 0, 0
  db 0, prio
  dw 0
  db 'AUXIN '
pd uda dw 0, 0, 0, 0
dw 0, 0, 0, 0
dw 0, 0, 0, 0
dw 0, 0, 0, 0

; Space for UDA of new task
udaspace rb udalen + 15

; Stack for new task
rw 100
  task_sp dw offset task_start
  task_cs rw 1
    dw 0200h

; Abort control block
acb dw 0, 0ffh
  db 0, 0
  db 'AUXIN '

; Buffer for characters read from AUXIN
buf rb buflen
buf_getp dw 0
buf_putp dw 0

; Bios control block for reading from AUX
auxin_bcb db 7
  dw 0, 0

; Bios control block for writing to AUX
auxout_bcb db 6
  auxout_chr db 0, 0
  dw 0
3.5 - IMPLEMENTATION NOTES FOR MS-DOS

Contents:-

1. What this section covers - what the manuals cover
2. MS-DOS editing keys.
3. KEYGEN, FONTGEN, PARMGEN, ARCHIVE, CPEM and RDCPM.
4. Reading and writing different floppy disc formats.
5. Some notes on FORMAT
6. MS-DOS devices
7. Hints on device attributes
8. Ansi escape sequences
9. Transferring data to CP/M
10. Winchesters
11. IBM PC compatibility
3.5.1 WHAT THIS SECTION COVERS - WHAT THE MANUAL COVERS

This file covers the LSI specific features of the Octopus MS-DOS implementation. The manuals you should also have are:

- The Microsoft MS-DOS Operating System Users Guide (for general MS-DOS information)
- The LSI Octopus System Guide, (for general Octopus information on hardware, setting up the Winchester if you have one, CP/M utilities to run under the emulator, and other information common to CP/M users).

If you intend to do much assembly language programming you should obtain the following two manuals, plus some extra software (contact Softpac - 0278 421 020 for price and availability):

- The Microsoft MS-DOS Programmers reference Manual (for details of operating system calls).
- The Microsoft Macro Assembler Manual.
3.5 - MSDOS NOTES

3.5.2 - MS-DOS EDITING KEYS

The editing keys discussed in chapter 6 section 1 of the Operating System Users Guide are assigned as follows:

- <COPY1> esc S
- <COPYUP> esc T
- <COPYALL> esc U
- <SKIP1> esc V
- <SKIPUP> esc W
- <VOID> esc E
- <INSERT> esc P
- <NEWLINE> esc J

esc R can be used to introduce escape sequences.

These escape sequences have been assigned to the function keys in the example key file MSDOS.KEY which also contains some useful MS-DOS commands.

- F1 introduce escape char (esc R)
- F2 <COPY1>
- F3 <COPYUP>
- F4 <COPYALL>
- F5 <SKIP1>
- F6 <SKIPUP>
- F7 <VOID>
- F8 <INSERT>
- F9 <NEWLINE>
- F10 a: <return>
- F11 b: <return>
- F12 c: <return>
- F13 dir/w <return>
- F14 a:chkdsk <return>
- F15 copy
- F16 del
- F17 rename
- F18 type
3.5 - MSDOS NOTES

3.5.3 - KEYGEN, FONTGEN, PARMGEN, ARCHIVE, CPEM and RDCPM.

MS-DOS versions of the CP/M utilities KEYGEN, FONTGEN, PARMGEN and ARCHIVE are not supplied. Instead we provide an emulator program CPEM.COM under which the CP/M versions can be run.

To run these programs proceed as follows

First use RDCPM to copy the files KEYGEN.CMD, PARMGEN.CMD, FONTGEN.CMD and ARCHIVE.CMD from the CP/M release disk to a copy of your MS-DOS master or to the Winchester drive; eg

\[ \text{RDCPM B:KEYGEN.CMD} \quad \text{(floppy system)} \]
\[ \text{RDCPM C:KEYGEN.CMD} \quad \text{(Winchester system)} \]

Now run the program under the emulator;

\[ \text{CPEM KEYGEN} \]

Not all of PARMGEN's facilities are applicable to MS-DOS. LOADPARM will report an error if it thinks you are trying to load inappropriate parameters. The current version of LOADPARM will load parameters for the serial ports, the cursor definition, screen mode and attributes (status line not used), scroll speed and keyboard repeat/delay. The P: drive is considered inappropriate for MS-DOS since Microsoft define disk parameters to be on the boot sector of each floppy (see section 3. of this document). PARMGEN's printer number selection is not supported; use DEV instead (see section 5. of this document).

CPEM is not intended to be a general purpose CP/M emulator but is provided solely for running the above utilities. One of CPEM's limitations is that it will not process command line arguments.

Note that RDCPM will read from your CP/M Winchester partition if you specify A or B on a Winchester system. It does not support the CP/M P: drive although it will automatically support LSI and IBM PC CP/M floppies. To obtain a directory of a CP/M floppy or Winchester partition enter

\[ \text{RDCPM DIR B:} \quad \text{(or A: or C:)} \]

3-71
3.5.4 - READING AND WRITING DIFFERENT FLOPPY DISC FORMATS

The MS-DOS implementation on the Octopus can handle a variety of disc formats. These are

1. IBM PC-DOS version 1 single and double sided

2. IBM PC-DOS version 2 single and double sided (this is our standard format)

3. Any IBM System 34 compatible 5" format that implements the boot sector BPB and has a sector size of 128, 256 or 512 bytes.

This should cover most formats found on currently available MS-DOS micros (the major exception is the Sirius, its floppy format is totally non-standard and needs special drives to read it).

The above formats are automatically sensed by our MS-DOS implementation, the user does not need to specially configure the system in any way.

Note that Octopus are supplied with double sided 48 or 96 tpi (tracks per inch) drives. If you have a 48 tpi machine you can only read and write 48 tpi formats, you cannot read or write 96 tpi discs. If you have a 96 tpi Octopus you can read but not write 48 tpi format discs. Writing data to a 48 tpi format disc from a 96 tpi drive cannot be done reliably (since the written track will be half the normal width) especially if you are then going to move the disc to another machine. For this reason 48 tpi discs in 96 tpi drives appear write protected. Note - FORMAT supports multiple disc formats - see below.
3.5.5 - NOTES ON FORMAT

The normal syntax of format is

```
format <d>: {switches}
```

where d is a valid MS-DOS drive reference and {switches} is one or more option switches defined as follows.

- `/?` show switches for this version of format
- `/m` verify only
- `/l` on 48 tpi machines format a single sided disc
- `/c` clear - just wipes out data, no physical format
- `/0` IBM PC-DOS vl.x compatible directories
- `/v` volume label required
- `/s` make system disc
- `/8` eight sectors/track (PC-DOS vl.x, CAL PC)

Later versions of FORMAT may add more switches to this list, use `/?` to find what switches your version supports.

The default disc format produced is

- 512 bytes/sector
- 9 sectors/track
- double sided

On 48 tpi machines this is the same format as IBM PC-DOS version 2.0. The earlier PC-DOS standard of 8 sectors/track is also supported, for example entering

```
format b:/8/0/1
```

on a 48 tpi machine will produce a floppy that could be used on a single sided IBM PC running PC-DOS vl.25

The `/s` option copies the hidden system files and COMMAND.COM from the default drive to make a bootable disc.

The `/v` option allows you to put a volume label onto the new disc - this will then show in all directory listings.

Note that FORMAT must be used for initialising Winchesters, see the Octopus System Guide for details.
3.5.6 - MS-DOS DEVICES

These are the devices built in to the LSI BIOS.

CON  - the console
LST  - the parallel Centronics interface
PORT1 - the first built in RS232 port
PORT2 - the second
PRN  - see below
AUX  - ""

LSI have implemented two assignable drivers that are accessible to MS-DOS. These are

PRN - intended as a printer driver, expands tab characters to spaces and supports XON/XOFF.

AUX  - intended as a communications channel that could be passing binary data, input/output not modified in any way.

Output from these two drivers can be assigned to any physical port driver using the DEV program. The default port assignments set up by the Octopus are

PRN is set to LST, the parallel printer port
AUX is set to PORT1, one of the RS232 ports

Here's an example of using DEV to change the assignments:

dev prn=port1

This assigns the printer driver PRN to the first RS232 serial port. Now entering

copy afile.txt prn

will print the file AFILE.TXT on the serial printer, expanding tabs to spaces and using the XON/XOFF protocol.
DEV will give you help at any time, simply type

dev

for a short help screen.
3.5 - MSDOS NOTES

3.5.7 - HINTS ON DEVICE, ATTRIBUTES

To change screen or printer characteristics quickly it is possible to use the MS-DOS COPY function to send the appropriate escape sequence direct from the keyboard. For example, to put your Octopus screen into its fastest scroll mode enter

```
copy con con <return>
<esc>RsZ <control-Z> <return>
```

Explanation:
"con" is the Octopus console device (keyboard and screen), the keyboard is being copied directly to the screen.

<esc>R is the MS-DOS key sequence to introduce an escape sequence into the text (if you have auto run the LSI supplied AUTOEXEC.BAT file succesfully at boot time you should find the key F1 is set to this).

<esc>sZ is the Octopus screen code for jump scroll.
<control-Z> is the MS-DOS end of file code, this will terminate the COPY operation. As the transfer terminates you should see the scroll rate change.

Instead of using copy to change screen attributes you can use the batch command echo instead; for example

```
echo <esc>RsZ
```

sets the Octopus to fast scroll in the same way as the first example. This method can be used for quickly setting other Octopus screen attributes. See the Octopus System Guide for details of the other codes available.

Note that a space must always follow echo, as shown above, otherwise echo fails. The space is not echoed.
The advantage of using COPY is that the same technique can be used to send escape sequences to other devices eg printers -

    copy con prn
    <esc>R... <esc>R.... etc etc <control-Z>

Consult your printer manual for details of the appropriate escape codes.

It is emphasised that the above methods are quick techniques for convenience. Programs that regularly need to modify screen or printer attributes should be made to issue the relevant codes directly.
3.5.8 - ANSI ESCAPE SEQUENCES

The Octopus implements most of the ANSI escape sequences (used by IBM) in addition to the standard Heath/Zenith (Z19/Z89) compatible Octopus escape sequences detailed in the Octopus System Guide.

Here are the ANSI escape sequences implemented:

- **CUP** (cursor position) \( \text{esc} [ P_l ; P_c \text{ H} \)
- **HVP** \( \text{esc} [ P_l ; P_c \text{ f} \)
- **CUU** (cursor up) \( \text{esc} [ P_n \text{ A} \)
- **CUD** (cursor down) \( \text{esc} [ P_n \text{ B} \)
- **CUF** (cursor forward) \( \text{esc} [ P_n \text{ C} \)
- **CUB** (cursor back) \( \text{esc} [ P_n \text{ D} \)
- **DSR** (device status report) \( \text{esc} [ 6 \text{ n} \)
- **SCP** (save cursor posn.) \( \text{esc} [ \text{ s} \)
- **RCP** (restore cursor posn.) \( \text{esc} [ \text{ u} \)
- **ED** (erase display) \( \text{esc} [ 2 \text{ J} \)
- **IL** (insert line) \( \text{esc} [ P_n \text{ L} \)
- **DL** (delete line) \( \text{esc} [ P_n \text{ M} \)
- **EL** (erase line) \( \text{esc} [ \text{ K} \)
- **SGR** (set grphx rendition) \( \text{esc} [ P_n ; \ldots ; P_n \text{ m} \)
- **SM** (set mode) \( \text{esc} [ P_n \text{ h} \)
- **RM** (reset mode) \( \text{esc} [ P_n \text{ l} \)

Where \( P_n \) is a decimal parameter

Possible values of \( P_n \) for the SGR sequence are:

0 all attributes off
1 bold on
4 underscore on
5 blink on
7 reverse video on
Possible values of Pn for the SM and RM sequences are:

0  40 x 24 black and white
1  40 x 24 colour
2  80 x 26 black and white
3  80 x 26 colour

SM and RM have exactly the same effect on the Octopus since wrap at end of line is always enabled.

If the Pn parameter is missed out a default value of 1 is taken by all escape sequences. IL and DL are not actually implemented on the IBM PC. Note that you cannot use the IBM's special ANSI sequence to set function key - you should use KEYGEN/LOADKEY for this.
3.5.9 - TRANSFERRING DATA TO CP/M

This can be done with the CP/M program RDMS.CMD (available at extra cost from Softpac at the address in section 0). RDMS will read files from any LSI MS-DOS floppy into CP/M. It has the same syntax as PIP so entering

    RDMS A:=B:* .DAT

will copy all files with extension of DAT from the MS-DOS floppy in drive B to the CP/M disk in A. In addition entering

    RDMS DIR B:

will give a directory of the MS-DOS files on the specified floppy.

    RDMS STAT B:

will give you the characteristics (total capacity, sectors per track etc) of the MS-DOS disk.

Note that RDMS can only be used to read files into CP/M from MS-DOS (use RDCPM to go the other way). RDMS uses direct calls to the Octopus firmware and will not run on any other machine.
3.5.10 - WINCHESTERS

The procedure for setting up Winchesters is fully detailed in the revised Octopus System Guide which should be consulted for step by step instructions. This is a very brief overview of the process.

1. Under CP/M physically format the Winchester and create an MS-DOS partition (+ any other partitions) using WDFORMAT.

2. Boot up MS-DOS from floppy and initialise the Winchester directories with FORMAT:

   FORMAT A:/S  (transfer MS-DOS as well)
   FORMAT B:

You may now use Winchester drives A: and B: as normal. Remember to back up your MS-DOS master floppy.
3.5.11 - IBM PC COMPATIBILITY

Although MS-DOS and PC-DOS are compatible operating systems most of the popular software for the IBM PC accesses the hardware directly by reading and writing to ports, writing to the memory mapped screen and using the ROM BIOS interrupts. The standard Octopus MS-DOS implementation will not support this, typical symptoms being uninitialised interrupts and the machine hanging up. As an expansion option LSI are offering the Octopus 127 board, plus an installable MS-DOS device driver which will enable many IBM packages (Lotus 123, DBase III, Open Access etc) to run under Octopus MS-DOS. Expansion option boards are documented in SECTION 2.
REFERENCES

Intel Corp (U.K) Ltd.  
Pipers Way,  
Swindon,  
Wilts  SN3 1RJ  
Tel. (0793) 488 388

2. 8237A-5  Microprocessor and Peripheral Handbook  
Intel Corp (U.K) Ltd.  
Pipers Way,  
Swindon,  
Wilts  SN3 1RJ

3. 8284A  Microprocessor and Peripheral Handbook  
Intel Corp (U.K) Ltd.  
Pipers Way,  
Swindon,  
Wilts  SN3 1RJ

4. 8259A  Microprocessor and Peripheral Handbook  
Intel Corp (U.K) Ltd.  
Pipers Way,  
Swindon,  
Wilts  SN3 1RJ

5. 8255  Microprocessor and Peripheral Handbook  
Intel Corp (U.K) Ltd.  
Pipers Way,  
Swindon,  
Wilts  SN3 1RJ

6. 8253  Microprocessor and Peripheral Handbook  
Intel Corp (U.K) Ltd.  
Pipers Way,  
Swindon,  
Wilts  SN3 1RJ
7. Z80 CPU  Microcomputer Components.  
Zilog (U.K) Ltd. 
Babbage House, 
Maidenhead, 
Berks  SL6 1DU 
Tel. (0628) 36131 

Microelectronic Data Book.  
Mostek (U.K) Ltd. 
Masons House,  
1-3 Valley Drive, 
Kingsbury Road,  
London  NW9  
Tel. 01-204 9322

8. Z80 S10  Microcomputer Components.  
Zilog (U.K) Ltd. 
Babbage House, 
Maidenhead,  
Berks  SL6 1DU 
Tel. (0628) 36131 

Microelectronic Data Book.  
Mostek (U.K) Ltd. 
Masons House,  
1-3 Valley Drive, 
Kingsbury Road,  
London  NW9  
Tel. 01-204 9322

9. 1793  SMC Data Catalog.  
Manhatten Skyline Ltd.  
Bridge Road, 
Maidenhead,  
Berks  FL6 8DB  
Tel. (0628) 39735
REFERENCES

10. 9229  SM

   SMC Data Catalog.
   Manhattan Skyline Ltd.
   Bridge Road,
   Maidenhead,
   Berks FL6 8DB
   Tel. (0628) 39735

11. MC146818  M

   Motorola Ltd.
   York House,
   Empire Way,
   Wembly,
   Middx
   Tel. 01-902 8836

12. 2674  S

   SCN2674 Data Sheet
   Signetics Corp.
   Mullard Ltd.
   Mullard House
   Torrington Place
   London WC1E 7HD
   Tel. 01-580 6633

13. 2675  S

   SCN2675 Data Sheet
   Signetics Corp.
   Mullard Ltd.
   Mullard House
   Torrington Place
   London WC1E 7HD
   Tel. 01-580 6633

14. 75188/189  The Linear and Interface Circuits Data Book.

   Texas Instruments Ltd.
   Northern European Semiconductor Division,
   Manton Lane,
   Bedford MK41 7PA
   Tel. (0234) 67466
15. 8251A Microprocessor and Peripheral Handbook
    Intel Corp (U.K) Ltd.
    Pipers Way,
    Swindon,
    Wilts SN3 1RJ
PORT 1 AND PORT 2

<table>
<thead>
<tr>
<th>PIN No.</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>TRANSMITTED DATA (M)</td>
</tr>
<tr>
<td>3</td>
<td>RECEIVED DATA (M)</td>
</tr>
<tr>
<td>4</td>
<td>REQUEST TO SEND (M)</td>
</tr>
<tr>
<td>5</td>
<td>CLEAR TO SEND (O)</td>
</tr>
<tr>
<td>6</td>
<td>DATA SET READY (O)</td>
</tr>
<tr>
<td>7</td>
<td>SIGNAL GROUND</td>
</tr>
<tr>
<td>15</td>
<td>TRANSMITTER SIGNAL ELEMENT TIMING (DCE) (F)</td>
</tr>
<tr>
<td>17</td>
<td>RECEIVE SIGNAL ELEMENT TIMING (DCE) (F)</td>
</tr>
<tr>
<td>20</td>
<td>DATA TERMINAL READY (O)</td>
</tr>
<tr>
<td>23</td>
<td>TEST (+12 Volts)</td>
</tr>
<tr>
<td>24</td>
<td>TRANSMITTER SIGNAL ELEMENT TIMING (DTE) (F)</td>
</tr>
</tbody>
</table>

CURRENT LOOP

<table>
<thead>
<tr>
<th>PIN No.</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>TRANSMIT, POSITIVE SUPPLY</td>
</tr>
<tr>
<td>13</td>
<td>CURRENT LOOP, NEGATIVE SUPPLY</td>
</tr>
<tr>
<td>14</td>
<td>TRANSMIT, NEGATIVE SUPPLY</td>
</tr>
<tr>
<td>16</td>
<td>RECEIVE, NEGATIVE SUPPLY</td>
</tr>
<tr>
<td>18</td>
<td>CURRENT LOOP, POSITIVE SUPPLY</td>
</tr>
<tr>
<td>25</td>
<td>RECEIVE, POSITIVE SUPPLY</td>
</tr>
</tbody>
</table>

* ONLY USED ON PORT 1
PARALLEL

13  1

0  0
0  0
25  14

PIN No.      SIGNAL
1       - STROBE (L)
2       - DATA BIT 1 (H)
3       - DATA BIT 2 (H)
4       - DATA BIT 3 (H)
5       - DATA BIT 4 (H)
6       - DATA BIT 5 (H)
7       - DATA BIT 6 (H)
8       - DATA BIT 7 (H)
9       - DATA BIT 8 (H)
10      - ACKNOWLEDGE (L)
11      - BUSY (H)
12      - PAPER EMPTY (H)
13      - SELECT OUT (H)
14      - AUTO FD XT (L)
15      - ERROR (L)
16      - INITIALIZE (L)
17      - SELECT IN (L)
18-25   - GROUND (0 Volts)
APPENDIX 1 - EXT CONNECTORS

VIDEO "TTL"

<table>
<thead>
<tr>
<th>PIN No.</th>
<th>SIGNAL</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-2</td>
<td>GROUND (0 Volts)</td>
</tr>
<tr>
<td>3</td>
<td>RED</td>
</tr>
<tr>
<td>4</td>
<td>GREEN</td>
</tr>
<tr>
<td>5</td>
<td>BLUE</td>
</tr>
<tr>
<td>6</td>
<td>LUMINENCE</td>
</tr>
<tr>
<td>7</td>
<td>VIDEO</td>
</tr>
<tr>
<td>8</td>
<td>HORIZONTAL SYNC (H)*</td>
</tr>
<tr>
<td>9</td>
<td>VERTICAL SYNC (H)*</td>
</tr>
</tbody>
</table>

* Hardware selectable (default values shown)
KEYBOARD

PIN No | SIGNAL
--- | ---
1 | KEYBOARD PRESENT (L)
2 | KEYBOARD DATA IN (L)
3 | KEYBOARD DATA OUT (L)
4 | GROUND (0 Volts)
5 | +5 Volts

5 PIN CONNECTOR - 180° DIN SOCKET
# OPTION BUS CONNECTOR

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>A</th>
<th>B</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0V</td>
<td>0V</td>
<td>0V</td>
</tr>
<tr>
<td>2</td>
<td>+5V</td>
<td>+5V</td>
<td>+5V</td>
</tr>
<tr>
<td>3</td>
<td>+12V</td>
<td>+12V</td>
<td>+12V</td>
</tr>
<tr>
<td>4</td>
<td>-12V</td>
<td>-12V</td>
<td>-12V</td>
</tr>
<tr>
<td>5</td>
<td>BDB0(H)</td>
<td>BREQ0(L)</td>
<td>BDB1(H)</td>
</tr>
<tr>
<td>6</td>
<td>BDB2(H)</td>
<td>BREQ3(L)</td>
<td>BDB3(H)</td>
</tr>
<tr>
<td>7</td>
<td>BDB4(H)</td>
<td>BREQ5(L)</td>
<td>BDB5(H)</td>
</tr>
<tr>
<td>8</td>
<td>BDB6(H)</td>
<td>BREQ6(L)</td>
<td>BDB7(H)</td>
</tr>
<tr>
<td>9</td>
<td>*BDB8(H)</td>
<td>BACK0(L)</td>
<td>*BDB9(H)</td>
</tr>
<tr>
<td>10</td>
<td>*BDB10(H)</td>
<td>BACK3(L)</td>
<td>*BDB11(H)</td>
</tr>
<tr>
<td>11</td>
<td>*BDB12(H)</td>
<td>BACK5(L)</td>
<td>*BDB13(H)</td>
</tr>
<tr>
<td>12</td>
<td>*BDB14(H)</td>
<td>BACK6(L)</td>
<td>*BDB15(H)</td>
</tr>
<tr>
<td>13</td>
<td>0V</td>
<td>0V</td>
<td>0V</td>
</tr>
<tr>
<td>14</td>
<td>BAB0(H)</td>
<td>VSYNC(L)</td>
<td>BAB1(H)</td>
</tr>
<tr>
<td>15</td>
<td>BAB2(H)</td>
<td>HSYNC(L)</td>
<td>BAB3(H)</td>
</tr>
<tr>
<td>16</td>
<td>BAB4(H)</td>
<td>DCLK(L)</td>
<td>BAB5(H)</td>
</tr>
<tr>
<td>17</td>
<td>BAB6(H)</td>
<td>CCLK(L)</td>
<td>BAB7(H)</td>
</tr>
<tr>
<td>18</td>
<td>BAB8(H)</td>
<td>*BHE(L)</td>
<td>BAB9(H)</td>
</tr>
<tr>
<td>19</td>
<td>BAB10(H)</td>
<td>BINT0(L)</td>
<td>BAB11(H)</td>
</tr>
<tr>
<td>20</td>
<td>BAB12(H)</td>
<td>BINT1(L)</td>
<td>BAB13(H)</td>
</tr>
<tr>
<td>21</td>
<td>BAB14(H)</td>
<td>BINT2(L)</td>
<td>BAB15(H)</td>
</tr>
<tr>
<td>22</td>
<td>BAB16(H)</td>
<td>BINT4(L)</td>
<td>BAB17(H)</td>
</tr>
<tr>
<td>23</td>
<td>BAB18(H)</td>
<td>BINT6(L)</td>
<td>BAB19(H)</td>
</tr>
<tr>
<td>24</td>
<td>BMRD(L)</td>
<td>BINT9(L)</td>
<td>BMWR(L)</td>
</tr>
<tr>
<td>25</td>
<td>BIORD(L)</td>
<td>BINT11(L)</td>
<td>BIOWR(L)</td>
</tr>
<tr>
<td>26</td>
<td>BM(H)/IO(L)</td>
<td>RESERVED</td>
<td>BSMC(L)</td>
</tr>
<tr>
<td>27</td>
<td>BCLK(L)</td>
<td>BIEO(H)</td>
<td>BSYISO(L)</td>
</tr>
<tr>
<td>28</td>
<td>BREFRESH(L)</td>
<td>BAUDCLK</td>
<td>BRESET(L)</td>
</tr>
<tr>
<td>29</td>
<td>BPFAIL(L)</td>
<td>BALE(H)</td>
<td>BWAIT(L)</td>
</tr>
<tr>
<td>30</td>
<td>RESERVED</td>
<td>RESERVED</td>
<td>BAUDIO</td>
</tr>
<tr>
<td>31</td>
<td>+5V</td>
<td>+5V</td>
<td>+5V</td>
</tr>
<tr>
<td>32</td>
<td>0V</td>
<td>0V</td>
<td>0V</td>
</tr>
</tbody>
</table>

**Notes:**  
1. BIEO(H) is used for completing the SIO and DART daisy chain to the main logic board.  
2. Signals marked * are for 16 bit operation and are not controlled by the main logic board.  
   BHE(L) is pulled up, BDB8-15(H) are floating.
### Floppy

**PIN No.** | **SIGNAL**
---|---
8 | INDEX (L)
10 | DRIVE SELECT 0 (L)
12 | DRIVE SELECT 1 (L)
16 | MOTOR ON (L)
18 | DIRECTION INPUT (L) / OUTPUT (H)
20 | STEP (L)
22 | WRITE DATA (L)
24 | WRITE GATE (L)
26 | TRACK 0 (L)
28 | WRITE PROTECT (L)
30 | RAW READ (L)
32 | SIDE 0 (H) / SIDE 1 (L)
34 | READY (L)
1-49 | GROUND (0 Volts)
## Winchester

<table>
<thead>
<tr>
<th>PIN No.</th>
<th>SIGNAL</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>DATA 0 (L)</td>
</tr>
<tr>
<td>4</td>
<td>DATA 1 (L)</td>
</tr>
<tr>
<td>6</td>
<td>DATA 2 (L)</td>
</tr>
<tr>
<td>8</td>
<td>DATA 3 (L)</td>
</tr>
<tr>
<td>10</td>
<td>DATA 4 (L)</td>
</tr>
<tr>
<td>12</td>
<td>DATA 5 (L)</td>
</tr>
<tr>
<td>14</td>
<td>DATA 6 (L)</td>
</tr>
<tr>
<td>16</td>
<td>DATA 7 (L)</td>
</tr>
<tr>
<td>36</td>
<td>BUSY (L)</td>
</tr>
<tr>
<td>38</td>
<td>ACKNOWLEDGE (L)</td>
</tr>
<tr>
<td>40</td>
<td>RESET (L)</td>
</tr>
<tr>
<td>42</td>
<td>MESSAGE (L)</td>
</tr>
<tr>
<td>44</td>
<td>SELECT (L)</td>
</tr>
<tr>
<td>46</td>
<td>COMMAND (L) / DATA (H)</td>
</tr>
<tr>
<td>48</td>
<td>REQUEST (L)</td>
</tr>
<tr>
<td>50</td>
<td>INPUT (L) / OUTPUT (H)</td>
</tr>
<tr>
<td>1-49</td>
<td>GROUND (0 Volts)</td>
</tr>
</tbody>
</table>
LED AND SPEAKER CONNECTIONS

<table>
<thead>
<tr>
<th>PIN No</th>
<th>SIGNAL</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>ON</td>
</tr>
<tr>
<td>2</td>
<td>SPEAKER 1</td>
</tr>
<tr>
<td>3</td>
<td>ON RETURN</td>
</tr>
<tr>
<td>4</td>
<td>SPEAKER 2</td>
</tr>
<tr>
<td>Number of floppies</td>
<td>Floppy type</td>
</tr>
<tr>
<td>--------------------</td>
<td>-------------</td>
</tr>
<tr>
<td>Off Off Off</td>
<td>No winchester</td>
</tr>
<tr>
<td>On Off Off</td>
<td>5Mb</td>
</tr>
<tr>
<td>Off On Off</td>
<td>10Mb</td>
</tr>
<tr>
<td>Off Off On</td>
<td>20Mb</td>
</tr>
<tr>
<td>Off On On</td>
<td>40Mb</td>
</tr>
<tr>
<td>Off Off</td>
<td>Double density</td>
</tr>
<tr>
<td>On Off</td>
<td>Quad. density</td>
</tr>
<tr>
<td>Off Off</td>
<td>No floppies</td>
</tr>
<tr>
<td>On Off</td>
<td>One floppy</td>
</tr>
<tr>
<td>Off On</td>
<td>Two floppies</td>
</tr>
</tbody>
</table>

All other combinations are reserved for system expansion.
SWITCH 2

<table>
<thead>
<tr>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
</tr>
</thead>
<tbody>
<tr>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF - U.K</td>
</tr>
<tr>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF - German</td>
</tr>
<tr>
<td>* OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF - Dutch</td>
</tr>
<tr>
<td>* ON</td>
<td>ON</td>
<td>OFF</td>
<td>OFF - Norwegian</td>
</tr>
<tr>
<td>* OFF</td>
<td>OFF</td>
<td>ON</td>
<td>OFF - Spanish</td>
</tr>
</tbody>
</table>

NOTE: Options marked * have been Provisionally allocated. All other combinations are reserved for system expansion.
APPENDIX 3 - CONFIGURING OCTOPUS TECHNICAL MANUAL

MODEL

| * | * | * | * | * | *

NUMBER

0 - No option
1 - Streamer

Additional options

A - 110V. 60Hz
B - IBM Compatible

Variation type

0 - 128 K
5 - 256 K
6 - 512 K
7 - 768 K

Onboard Memory configuration

0 - No drive
1 - 1 * 400 K
2 - 2 * 400 K
3 - 1 * 800 K
4 - 2 * 800 K

Floppy disc configuration

0 - No drive
1 - 5 Mb
2 - 10 Mb
3 - 15 Mb
4 - 20 Mb
5 - 30 Mb
6 - 40 Mb

Hard disc configuration

A-3c
<table>
<thead>
<tr>
<th>LINK REFERENCE</th>
<th>DESCRIPTION</th>
<th>SHIPPED FROM FACTORY</th>
</tr>
</thead>
<tbody>
<tr>
<td>LK.1</td>
<td>1 TO 2 MP TO 128K EPROM'S IN U23,U24</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>2 TO 3 256K EPROM'S ONLY IN U23,U24</td>
<td>X</td>
</tr>
<tr>
<td>LK.2</td>
<td>1 TO 2 EXTERNAL TRANSMIT CLOCK PORT 1 PIN 15</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>1 TO 3 INTERNAL TRANSMIT CLOCK PORT 1</td>
<td>X</td>
</tr>
<tr>
<td>LK.3</td>
<td>1 TO 2 INTERNAL RECEIVE CLOCK PORT 1</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>3 TO 2 EXTERNAL RECEIVE CLOCK PORT 1 PIN 17</td>
<td>X</td>
</tr>
<tr>
<td>LK.4</td>
<td>OPEN CLOCK BATTERY ISOLATED</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>SHORTEN CLOCK BATTERY IN CIRCUIT</td>
<td>X</td>
</tr>
<tr>
<td>LK.5</td>
<td>OPEN 256K BIT DRAM DEVICES</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>SHORTEN 64K BIT DRAM DEVICES</td>
<td>X</td>
</tr>
<tr>
<td>LK.6</td>
<td>1 TO 2 HSYNC NON INVERTED</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>1 TO 3 HSYNC INVERTED</td>
<td>X</td>
</tr>
<tr>
<td>LK.7</td>
<td>1 TO 2 VSYNC NON INVERTED</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>1 TO 3 VSYNC INVERTED</td>
<td>X</td>
</tr>
<tr>
<td>LK.8</td>
<td>A TO B U24 IN PROM MODE</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>B TO C U24 IN STATIC RAM MODE</td>
<td>X</td>
</tr>
<tr>
<td>LK.9</td>
<td>A TO B U24 IN PROM MODE</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>B TO C U24 IN STATIC RAM MODE</td>
<td>X</td>
</tr>
</tbody>
</table>
**VIDEO CONTROL LOGIC - CONTROL REGISTER**

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>M/C</td>
<td>CMODE</td>
<td>C1</td>
<td>C0</td>
<td>FCLOCK</td>
<td>DDEN</td>
<td>DOT RATE</td>
<td></td>
</tr>
</tbody>
</table>

- **MINI DENS**
  - FLOPPY DISC CONTROL LINES
  - SEE fig 2.1.6

- **CHARACTER WIDTH**
  - Ø Ø = 10 DOTS
  - Ø 1 = 6 DOTS
  - 1 Ø = 8 DOTS
  - 1 1 = 9 DOTS

- **CURSOR MODE (COLOUR ONLY)**
  - Ø = INVERSE VIDEO CURSOR
  - 1 = WHITE CURSOR - NORMALLY USED

- Ø = COLOUR
- 1 = MONOCHROME MODE

\[ \varnothing = 17.6 \text{ MHz} \]
\[ 1 = 16 \text{ MHz} \]
MONOCHROME (SWITCH 8 OFF)

7 6 5 4 3 2 1 0

BLINK GP1* REVERSE VIDEO GP2* UNDER LINE HIGH INTENSITY GREY BACKGROUND BLANK

*GP1,2 ARE GENERAL PURPOSE USER DEFINED BITS - MAY BE USED FOR PROTECT ETC:

COLOUR (SWITCH 8 ON)

7 6 5 4 3 2 1 0

BLINK RED GREEN BLUE UNDER LINE RED GREEN BLUE

BACKGROUND FOREGROUND
VIDEO TIMING - 25/27 x 80 MODE

**HORIZONTAL TIMING**

<table>
<thead>
<tr>
<th>hsync</th>
<th>hbp</th>
<th>hdisp</th>
<th>hfp</th>
<th>TOTAL</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>11</td>
<td>81</td>
<td>6</td>
<td>102 CHARS</td>
</tr>
<tr>
<td>2-25</td>
<td>6-1875</td>
<td>45-5625</td>
<td>3-375</td>
<td>57-375 ms</td>
</tr>
</tbody>
</table>

**VERTICAL TIMING**

<table>
<thead>
<tr>
<th>vsync</th>
<th>vbp</th>
<th>vdisp</th>
<th>vfp</th>
<th>TOTAL</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>16</td>
<td>325</td>
<td>4</td>
<td>350 LINES</td>
</tr>
<tr>
<td>0.287</td>
<td>0.918</td>
<td>18.647</td>
<td>0.23</td>
<td>20.08 ms</td>
</tr>
</tbody>
</table>

TO BE USED WITH OCTOPUS MONITORS

(CONVENTIONAL TVS WILL NOT SYNC IN THIS MODE)
### Video Timing - 25/27x40 Mode

#### Horizontal Timing

<table>
<thead>
<tr>
<th>hsync</th>
<th>hbp</th>
<th>hdisp</th>
<th>hfp</th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>15</td>
<td>40 DW [81]</td>
<td>8</td>
<td>114 CHARS</td>
</tr>
<tr>
<td>5-625</td>
<td>8-4375</td>
<td>45-5625</td>
<td>4-5</td>
<td>64-125μs</td>
</tr>
</tbody>
</table>

#### Vertical Timing

<table>
<thead>
<tr>
<th>vsync</th>
<th>vbp</th>
<th>vdisp</th>
<th>vfp</th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>20</td>
<td>275</td>
<td>10</td>
<td>312 LINES</td>
</tr>
<tr>
<td>0-449</td>
<td>1-28</td>
<td>17-634</td>
<td>0-641</td>
<td>20-00 ms</td>
</tr>
</tbody>
</table>

25x40 mode to be used with UHF modulator

(Octopus monitors will not sync in this mode)
VIDEO TIMING-29x132 MODE

ESC.m.4
ESC.m.5

HORIZONTAL TIMING

<table>
<thead>
<tr>
<th>hsync</th>
<th>hbp</th>
<th>hdisp</th>
<th>hfp</th>
<th>TOTAL</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>19</td>
<td>133</td>
<td>6</td>
<td>168 CHARS</td>
</tr>
<tr>
<td>3-4</td>
<td>6-48</td>
<td>45-34</td>
<td>2046</td>
<td>57-272µs</td>
</tr>
</tbody>
</table>

VERTICAL TIMING

<table>
<thead>
<tr>
<th>vsync</th>
<th>vbp</th>
<th>vdisp</th>
<th>vfp</th>
<th>TOTAL</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>20</td>
<td>319</td>
<td>4</td>
<td>348 LINES</td>
</tr>
<tr>
<td>0-286</td>
<td>1-145</td>
<td>18-270</td>
<td>0-229</td>
<td>19-93 ms</td>
</tr>
</tbody>
</table>

TO BE USED WITH OCTOPUS MONITORS
(CONVENTIONAL TVs WILL NOT SYNC)
COMPOSITE VIDEO LEVELS

VOLTAGES INTO A 75Ω LOAD

- (2-3v) HIGH
- (1.75v) NORMAL
- (1.2v) GREY
- (0.3v) BLACK
- (-0.12v) SYNC
CENTRONICS INTERFACE TIMING

STROBE (FROM OCTOPUS)

BUSY (TO OCTOPUS)

ACK (TO OCTOPUS)

DATA BIT 0 TO DATA SHT 7

STABLE UNTIL NEXT CHARACTER TRANSMITTED

50-500μs TYPICAL

5μs TYPICAL

500μs

6μs
MEMORY ADDRESS MAP

SYSTEM FIRMWARE
- PROM 0
- PROM 1

AUX FIRMWARE
- ROM 1
- ROM 0

GRAFIX FIRMWARE
- ROM 1
- ROM 0

NETWORK
- RAM

GRAFIX
- RAM
- SPARE

EXPANSION MEMORY
- UP TO 512K EXPANSION MEMORY
- 256K SYSTEM
- 128K SYSTEM

MAIN MEMORY
- 200000
- 1F0000
- 000000

PROM 1

ROM

FC0000
FBFFFF

ROM

F80000
F7FFFF

ROM

F80000
F7FFFF

ROM

E60000
E5FFFF

ROM

F40000
F3FFFF

ROM

E10000
E0FFFF

RAM

E00000
DFFFFF

RAM

D00000
CFFFFF

SPARE

C00000
BFFFFF

UP TO 512K

EXPANSION MEMORY

400000
3FFFFF

256K SYSTEM

200000
1F0000

128K SYSTEM

000000
I/O ADDRESS MAP

GENERAL USE

RESERVED FOR NON
LSI SUPPORTED DEVICES

RESERVED FOR
LSI SUPPORTED
DEVICES

BSYS0 (L) = LOW
Main logic board

DMA controller (i8237-2). Device 0 (00-FF)

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DMASEL0_BADD0</td>
<td>000h - Ch 0 Cascaded - base &amp; current addr (wr)</td>
</tr>
<tr>
<td>DMASEL0_CADD0</td>
<td>000h - Ch 0 Cascaded - current address (rd)</td>
</tr>
<tr>
<td>DMASEL0_CCNT0</td>
<td>001h - Ch 0 Cascaded - current word count (rd)</td>
</tr>
<tr>
<td>DMASEL0_BCNT0</td>
<td>001h - Ch 0 Cascaded - base &amp; current word count (wr)</td>
</tr>
<tr>
<td>DMASEL0_BADD1</td>
<td>002h - Ch 1 Hard dsk - base &amp; current addr (wr)</td>
</tr>
<tr>
<td>DMASEL0_CADD1</td>
<td>002h - Ch 1 Hard dsk - current address (rd)</td>
</tr>
<tr>
<td>DMASEL0_CCNT1</td>
<td>003h - Ch 1 Hard dsk - current word count (rd)</td>
</tr>
<tr>
<td>DMASEL0_BCNT1</td>
<td>003h - Ch 1 Hard dsk - base &amp; current word count (wr)</td>
</tr>
<tr>
<td>DMASEL0_BADD2</td>
<td>004h - Ch 2 Ram rfsh - base &amp; current addr (wr)</td>
</tr>
<tr>
<td>DMASEL0_CADD2</td>
<td>004h - Ch 2 Ram rfsh - current address (rd)</td>
</tr>
<tr>
<td>DMASEL0_CCNT2</td>
<td>005h - Ch 2 Ram rfsh - current word count (rd)</td>
</tr>
<tr>
<td>DMASEL0_BCNT2</td>
<td>005h - Ch 2 Ram rfsh - base &amp; current word count (wr)</td>
</tr>
<tr>
<td>DMASEL0_BADD3</td>
<td>006h - Ch 3 Cascaded - base &amp; current addr (wr)</td>
</tr>
<tr>
<td>DMASEL0_CADD3</td>
<td>006h - Ch 3 Cascaded - current address (rd)</td>
</tr>
<tr>
<td>DMASEL0_CCNT3</td>
<td>007h - Ch 3 Cascaded - current word count (rd)</td>
</tr>
<tr>
<td>DMASEL0_BCNT3</td>
<td>007h - Ch 3 Cascaded - base &amp; current word count (wr)</td>
</tr>
<tr>
<td>DMASEL0_STAT</td>
<td>008h - Status register (rd)</td>
</tr>
<tr>
<td>DMASEL0_CMD</td>
<td>008h - Command register (wr)</td>
</tr>
<tr>
<td>DMASEL0_REQ</td>
<td>009h - Request register (wr)</td>
</tr>
<tr>
<td>DMASEL0_MASK_SR</td>
<td>00Ah - Single mask register bit (wr)</td>
</tr>
<tr>
<td>DMASEL0_MODE</td>
<td>008h - Mode register (wr)</td>
</tr>
<tr>
<td>DMASEL0_FLOP</td>
<td>00Ch - Clear byte pointer flip/flop (wr)</td>
</tr>
<tr>
<td>DMASEL0_TEMP</td>
<td>00Dh - Temporary register (rd)</td>
</tr>
<tr>
<td>DMASEL0_CLR</td>
<td>00Dh - Master clear (wr)</td>
</tr>
<tr>
<td>DMASEL0_MASK</td>
<td>00Fh - All mask register bits (wr)</td>
</tr>
</tbody>
</table>
### APPENDIX 7 - I/O ADDRESSES

**Octopus Technical Manual**

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
<th>Mode/Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>010h</td>
<td>Ch 0, Cascaded - base &amp; current address</td>
<td>write</td>
</tr>
<tr>
<td>011h</td>
<td>Ch 0, Cascaded - current address (read)</td>
<td>read</td>
</tr>
<tr>
<td>012h</td>
<td>Ch 1, Flop dsk - base &amp; current address</td>
<td>write</td>
</tr>
<tr>
<td>013h</td>
<td>Ch 1, Flop dsk - current address (read)</td>
<td>read</td>
</tr>
<tr>
<td>014h</td>
<td>Ch 2, Cascaded - base &amp; current address</td>
<td>write</td>
</tr>
<tr>
<td>015h</td>
<td>Ch 2, Cascaded - current address (read)</td>
<td>read</td>
</tr>
<tr>
<td>016h</td>
<td>Ch 3, Cascaded - base &amp; current address</td>
<td>write</td>
</tr>
<tr>
<td>017h</td>
<td>Ch 3, Cascaded - current address (read)</td>
<td>read</td>
</tr>
<tr>
<td>018h</td>
<td>Status register (read)</td>
<td></td>
</tr>
<tr>
<td>019h</td>
<td>Request register (write)</td>
<td></td>
</tr>
<tr>
<td>01Ah</td>
<td>Single mask register bit (write)</td>
<td></td>
</tr>
<tr>
<td>01Bh</td>
<td>Mode register (write)</td>
<td></td>
</tr>
<tr>
<td>01Ch</td>
<td>Clear byte pointer flip/flop (write)</td>
<td></td>
</tr>
<tr>
<td>01Dh</td>
<td>Temporary register (read)</td>
<td></td>
</tr>
<tr>
<td>01Dh</td>
<td>Master clear (write)</td>
<td></td>
</tr>
<tr>
<td>01Fh</td>
<td>All mask register bits (write)</td>
<td></td>
</tr>
</tbody>
</table>
System Control

SYSSEL  020h - System type switch (read)
Z80NMI  020h - Z80 NMI (write)
PFRESET 021h - Parity fail reset (write)
SLCTOUT 021h - SLCTOUT from parallel interface (bit 5, read)
PFAIL  021h - Parity fail (read)
          - bit 6 - option board
          - bit 7 - main board
Z80SEL  028h - Z80 enable (write)

Bank select registers (30-3F)

DMAXTN0 HARD  031h - Hard disk bank
DMAXTN0 FLOP  032h - Floppy bank
DMAXTN0 RAM   033h - Ram refresh / Z80 bank
Z80_BANK      DMAXTN0_RAM

Video interface (*0-4F)

For FPLA pre-Revision 3 (PROM Ver. 13)  * = 4
For FPLA Rev 3 (PROM Ver. 13) and onwards * = c

CRTSEL_INT  0*0h - Interrupt control (read)
CRTSEL_INIT 0*0h - Initialization (write)
CRTSEL_STAT 0*1h - Status (read)
CRTSEL_CMD  0*1h - Command (write)
CRTSEL_1SSL 0*2h - Screen start 1 - lower
CRTSEL_1SSU 0*3h - Screen start 1 - upper
CRTSEL_CURL 0*4h - Cursor - lower
CRTSEL_CURU 0*5h - Cursor - upper
CRTSEL_2SSL 0*6h - Screen start 2 - lower
CRTSEL_2SSU 0*7h - Screen start 2 - upper
CRTSEL_VID  0*8h - Video control
CRTSEL_CDAT 0*9h - Character data
CRTSEL_ADAT 0*Ah - Attribute data
CRTSEL_UHF  0*Fh - Mode control (read)
APPENDIX 7 - I/O ADDRESSES

Keyboard (8251A) (50-53)

KYBDSEL_DATA 050h - Keyboard data in
KYBDSEL_CNTL 051h - Keyboard control
KYBDSEL_STAT 051h - Keyboard status

Floppy disk interface 1 (1793) (*0-3)

For FPLA pre-Revision 3 (PROM Ver. 13) * = 6
For FPLA Rev 3 (PROM Ver. 13) and onwards * = d

FDCSEL0_CMD 0*0h - Command port
FDCSEL0_STAT 0*0h - Status register
FDCSEL0_Trk 0*1h - Track register
FDCSEL0_SEC 0*2h - Sector register
FDCSEL0_DATA 0*3h - Data register

Hard disk adapter 1 (70-73)

HDKSEL0_STAT 071h - SASI status
HDKSEL0_CMD 071h - Controller select
HDKSEL0_RESET 072h - Clear select/controller
HDKSEL0_DATA 073h - Data i/o

Baud rate generators (on board) (8253 counter/timer 1)(80-83)

BAUDSEL0_CT0 080h - Dart 1 Ch A baud rate
BAUDSEL0_CT1 081h - Dart 1 Ch B baud rate
BAUDSEL0_CT2 082h - Sound Transducer Freq. gen.
BAUDSEL0_CTL 083h - Control

SIO 1 (on board) (Z80 SIO) (RS232) (A0-A3)

DARTSEL0ADATA 0A0h - Dart 1, channel A, data
DARTSEL0_ASTAT 0A1h - Dart 1, channel A, status
DARTSEL0_ACNTL 0A1h - Dart 1, channel A, control
DARTSEL0_BDATA 0A2h - Dart 1, channel B, data
DARTSEL0_BSTAT 0A3h - Dart 1, channel B, status
DARTSEL0_BCNTL 0A3h - Dart 1, channel B, control
Programmable interrupt controller (Master) (i8259A) (B0-B3)

INTSELO_STAT 0B0h - Interrupt request/serviced status
INTSELO_ICW 0B0h - Initialization control words
INTSELO_IMR 0B1h - Interrupt level masks
INTSELO_OCW 0B1h - Operational control words

Programmable interrupt controller (Slave) (i8259A) (B4-B7)

INTSEL1_STAT 0B4h - Interrupt request/serviced status
INTSEL1_ICW 0B4h - Initialization control words
INTSEL1_IMR 0B5h - Interrupt level masks
INTSEL1_OCW 0B5h - Operational control words

Pseudo Z80 Interrupt Acknowledge (E0-EF)

VECSELO 0EOh - Vector input for RS232 devices (E0-E3)
VECSEL1 0E4h - Vector input for RS422 device (E4-E7)

Parallel I/O interface (F0-F3)

PTRSEL_DATA 0F0h - Data i/o
PTRSEL_CNTL 0F1h - Control
- bit 0
- bit 1
- bit 2
- bit 3
- bit 4
- bit 5

PTRSEL_STAT 0F1h - Status
- bit 0
Real time clock control (8255A) (F8-FF)

**RTCSEL_DAAD** 0F8h - Data i/o and Address

**RTCSEL_CNTL** 0F9h - RTC control + FDC control
  - bit 4 - write precomp. bit 0
  - bit 5 - " " bit 1
  - bit 6 - drive select 0
  - bit 7 - drive select 1

**RTCSEL_GPO** OFAh - General purpose outputs (3 bits)
  - bit 2 - side select (0 = side 0)
  - bit 1 - parallel data i/o (0 = out)
  - bit 0 - parallel control i/o (0 = out)

**RTCSEL_MODE** 0FBh - Mode control
RESERVED OPTION BOARD ADDRESSES

DMA controller (i8237-2). Device 2 (Disk option board) (100-10F)

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DKDMA_BADD0</td>
<td>100h - Ch 0 Streamer - base &amp; current addr (wr)</td>
</tr>
<tr>
<td>DKDMA_CADD0</td>
<td>100h - Ch 0 Streamer - current address (rd)</td>
</tr>
<tr>
<td>DKDMA_CCNT0</td>
<td>101h - Ch 0 Streamer - current word count (rd)</td>
</tr>
<tr>
<td>DKDMA_BCNT0</td>
<td>101h - Ch 0 Streamer - base &amp; current word count (wr)</td>
</tr>
<tr>
<td>DKDMA_BADD1</td>
<td>102h - Ch 1 Flop dsk - base &amp; current addr (wr)</td>
</tr>
<tr>
<td>DKDMA_CADD1</td>
<td>102h - Ch 1 Flop dsk - current address (rd)</td>
</tr>
<tr>
<td>DKDMA_CCNT1</td>
<td>103h - Ch 1 Flop dsk - current word count (rd)</td>
</tr>
<tr>
<td>DKDMA_BCNT1</td>
<td>103h - Ch 1 Flop dsk - base &amp; current word count (wr)</td>
</tr>
<tr>
<td>DKDMA_BADD2</td>
<td>104h - Ch 2 Not used - base &amp; current addr (wr)</td>
</tr>
<tr>
<td>DKDMA_CADD2</td>
<td>104h - Ch 2 Not used - current address (rd)</td>
</tr>
<tr>
<td>DKDMA_CCNT2</td>
<td>105h - Ch 2 Not used - current word count (rd)</td>
</tr>
<tr>
<td>DKDMA_BCNT2</td>
<td>105h - Ch 2 Not used - base &amp; current word count (wr)</td>
</tr>
<tr>
<td>DKDMA_BADD3</td>
<td>106h - Ch 3 Not used - base &amp; current addr (wr)</td>
</tr>
<tr>
<td>DKDMA_CADD3</td>
<td>106h - Ch 3 Not used - current address (rd)</td>
</tr>
<tr>
<td>DKDMA_CCNT3</td>
<td>107h - Ch 3 Not used - current word count (rd)</td>
</tr>
<tr>
<td>DKDMA_BCNT3</td>
<td>107h - Ch 3 Not used - base &amp; current word count (wr)</td>
</tr>
<tr>
<td>DKDMA_STAT</td>
<td>108h - Status register (read)</td>
</tr>
<tr>
<td>DKDMA_CMD</td>
<td>108h - Command register (write)</td>
</tr>
<tr>
<td>DKDMA_REQ</td>
<td>109h - Request register (write)</td>
</tr>
<tr>
<td>DKDMA_MASK_SR</td>
<td>10Ah - Single mask register bit (write)</td>
</tr>
<tr>
<td>DKDMA_MODE</td>
<td>108h - Mode register (write)</td>
</tr>
<tr>
<td>DKDMA_FLOP</td>
<td>10Ch - Clear byte pointer flip/flop (write)</td>
</tr>
<tr>
<td>DKDMA_TEMP</td>
<td>10Dh - Temporary register (read)</td>
</tr>
<tr>
<td>DKDMA_CLR</td>
<td>10Dh - Master clear (write)</td>
</tr>
<tr>
<td>DKDMA_MASK</td>
<td>10Fh - All mask register bits (write)</td>
</tr>
<tr>
<td>DMA controller (i8237-2).Device 3(Comms option board)(110-11F)</td>
<td></td>
</tr>
<tr>
<td>-------------------------------------------------------------</td>
<td>---------------------------------------------------------------</td>
</tr>
<tr>
<td>COMMDMA_BADD0 110h - Ch 0 RS422 Rx Ch A - base &amp; current</td>
<td>address (write)</td>
</tr>
<tr>
<td>COMMDMA_CADD0 110h - Ch 0 RS422 Rx Ch A - current address</td>
<td>(read)</td>
</tr>
<tr>
<td>COMMDMA_BCNT0 111h - Ch 0 RS422 Rx Ch A - base &amp; current</td>
<td>word count (write)</td>
</tr>
<tr>
<td>COMMDMA_CCNT0 111h - Ch 0 RS422 Rx Ch A - current word</td>
<td>count (read)</td>
</tr>
<tr>
<td>COMMDMA_BADD1 112h - Ch 1 RS422 Tx Ch B - base &amp; current</td>
<td>address (write)</td>
</tr>
<tr>
<td>COMMDMA_CADD1 112h - Ch 1 RS422 Tx Ch B - current address</td>
<td>(read)</td>
</tr>
<tr>
<td>COMMDMA_BCNT1 113h - Ch 1 RS422 Tx Ch B - base &amp; current</td>
<td>word count (write)</td>
</tr>
<tr>
<td>COMMDMA_CCNT1 113h - Ch 1 RS422 Tx Ch B - current word count</td>
<td>(read)</td>
</tr>
<tr>
<td>COMMDMA_BADD2 114h - Ch 2 RS232 Rx Ch A - base &amp; current</td>
<td>address (write)</td>
</tr>
<tr>
<td>COMMDMA_CADD2 114h - Ch 2 RS232 Rx Ch A - current address</td>
<td>(read)</td>
</tr>
<tr>
<td>COMMDMA_BCNT2 115h - Ch 2 RS232 Rx Ch A - base &amp; current</td>
<td>word count (write)</td>
</tr>
<tr>
<td>COMMDMA_CCNT2 115h - Ch 2 RS232 Rx Ch A - current word count</td>
<td>(read)</td>
</tr>
<tr>
<td>COMMDMA_BADD3 116h - Ch 3 RS232 Tx Ch B - base &amp; current</td>
<td>address (write)</td>
</tr>
<tr>
<td>COMMDMA_CADD3 116h - Ch 3 RS232 Tx Ch B - current address</td>
<td>(read)</td>
</tr>
<tr>
<td>COMMDMA_BCNT3 117h - Ch 3 RS232 Tx Ch B - base &amp; current</td>
<td>word count (write)</td>
</tr>
<tr>
<td>COMMDMA_CCNT3 117h - Ch 3 RS232 Tx Ch B - current word count</td>
<td>(read)</td>
</tr>
</tbody>
</table>
APPENDIX 7 - I/O ADDRESSES  OCTOPUS TECHNICAL MANUAL

COMMDMA_STAT  118h - Status register (read)
COMMDMA_CMD    118h - Command register (write)
COMMDMA_REQ     119h - Request register (write)
COMMDMA_MASK_SR 11Ah - Single mask register bit (write)
COMMDMA_MODE    11Bh - Mode register (write)
COMMDMA_FLOP    11Ch - Clear byte pointer flip/flop (write)
COMMDMA_TEMP    11Dh - Temporary register (read)
COMMDMA_CLR     11Eh - Master clear (write)
COMMDMA_MASK    11Fh - All mask register bits (write)

DMA extension addresses

DMAXTN1_QIC     130h - Streamer DMA extension
DMAXTN1_FLOP    131h - Floppy DMA extension
DMAXTN2_RX42    134h - RS422 Rx DMA extension address
DMAXTN2_TX42    135h - RS422 Tx DMA extension address
DMAXTN2_RX32    136h - RS232 Rx DMA extension address
DMAXTN2_TX32    137h - RS232 Tx DMA extension address
138-13B reserved for DMAXTN3
Graphics interface (140-14F)

GFXSEL_INIT  140h - Initialization (write)
GFXSEL_STAT  141h - Status (read)
GFXSEL_CMD   141h - Command (write)
GFXSEL_1SSL  142h - Screen start 1 - lower
GFXSEL_1SSU  143h - Screen start 1 - upper
GFXSEL_CURL  144h - Cursor - lower
GFXSEL_CURU  145h - Cursor - upper
GFXSEL_2SSL  146h - Screen start 2 - lower
GFXSEL_2SSU  147h - Screen start 2 - upper
GFXSEL_CNTL  148h - Graphics control
GFXSEL_PALA  149h - Palette access
              14Dh-14Fh reserved

Streamer adapter (170-173)

QIC DATA  170h - QIC data port
QIC_CTL   171h - QIC control port
QIC_CMD   172h - QIC command port

Baud rate generators
(Comms option board)(18253 counter/timer 2)(180-183)

BAUDSEL1 CT0  180h - Dart 2 Ch A baud rate
BAUDSEL1 CT1  181h - Dart 2 Ch B baud rate
BAUDSEL1 CT2  182h - Sio 2 (RS422) baud rate
BAUDSEL1 CTL  183h - Control
Baud rate generators
(Comms option board)(18253 counter/timer 3)(184-187)

<table>
<thead>
<tr>
<th>BAUDSEL2_CT0</th>
<th>184h - SIO 1 (RS232) Ch A Tx baud rate</th>
</tr>
</thead>
<tbody>
<tr>
<td>BAUDSEL2_CT1</td>
<td>185h - SIO 1 (RS232) Ch A Rx baud rate</td>
</tr>
<tr>
<td>BAUDSEL2_CT2</td>
<td>186h - SIO 1 (RS232) Ch B Tx/Rx baud rate</td>
</tr>
<tr>
<td>BAUDSEL2_CTL</td>
<td>187h - Control</td>
</tr>
</tbody>
</table>

CLKSEL 188h - Baud rate clock Int/Ext select
(0 = internal, 1 = external)
- bit 0 - RS232 port 5 Tx clock (184)
- bit 1 - RS232 port 5 Rx clock (185)
- bit 2 - RS232 port 6 Tx clock (186)
- bit 3 - RS232 port 6 Rx clock (186)

DART 2 (Comms option board) (Z80 DART) (RS232) (1A0-1A3)

<table>
<thead>
<tr>
<th>DARTSEL1ADATA</th>
<th>1A0h - Dart 2, channel A, data</th>
</tr>
</thead>
<tbody>
<tr>
<td>DARTSEL1ASTAT</td>
<td>1A1h - Dart 2, channel A, status</td>
</tr>
<tr>
<td>DARTSEL1ACNTL</td>
<td>1A1h - Dart 2, channel A, control</td>
</tr>
<tr>
<td>DARTSEL1BDATA</td>
<td>1A2h - Dart 2, channel B, data</td>
</tr>
<tr>
<td>DARTSEL1BSTAT</td>
<td>1A3h - Dart 2, channel B, status</td>
</tr>
<tr>
<td>DARTSEL1BCNTL</td>
<td>1A3h - Dart 2, channel B, control</td>
</tr>
</tbody>
</table>

SIO 1 (Comms option board) (Z80 SIO) (RS232) (1A4-1A7)

<table>
<thead>
<tr>
<th>SIOSEL0ADATA</th>
<th>1A4h - SIO 1, channel A, data</th>
</tr>
</thead>
<tbody>
<tr>
<td>SIOSEL0ASTAT</td>
<td>1A5h - SIO 1, channel A, status</td>
</tr>
<tr>
<td>SIOSEL0ACNTL</td>
<td>1A5h - SIO 1, channel A, control</td>
</tr>
<tr>
<td>SIOSEL0BDATA</td>
<td>1A6h - SIO 1, channel B, data</td>
</tr>
<tr>
<td>SIOSEL0BSTAT</td>
<td>1A7h - SIO 1, channel B, status</td>
</tr>
<tr>
<td>SIOSEL0BCNTL</td>
<td>1A7h - SIO 1, channel B, control</td>
</tr>
</tbody>
</table>

SIO 2 (Comms option board) (Z80 SIO) (RS422) (1A8-1AB)

<table>
<thead>
<tr>
<th>SIOSEL1ADATA</th>
<th>1A8h - SIO 2, channel A, Rx data</th>
</tr>
</thead>
<tbody>
<tr>
<td>SIOSEL1ASTAT</td>
<td>1A9h - SIO 2, channel A, status</td>
</tr>
<tr>
<td>SIOSEL1ACNTL</td>
<td>1A9h - SIO 2, channel A, control</td>
</tr>
<tr>
<td>SIOSEL1BDATA</td>
<td>1AAh - SIO 2, channel B, Tx data</td>
</tr>
<tr>
<td>SIOSEL1BSTAT</td>
<td>1ABh - SIO 2, channel B, status</td>
</tr>
<tr>
<td>SIOSEL1BCNTL</td>
<td>1ABh - SIO 2, channel B, control</td>
</tr>
</tbody>
</table>
ARCNET controller (Network option board 1D0-1D7)

- NETSEL_INTM 1D0h - Write interrupt mask (write)
- NETSEL_STAT 1DOh - Read status register (read)
- NETSEL_CMD 1D1h - Command register (write)
- NETSEL_CTL - Control register (write)
APPENDIX 8 - PSU SPECIFICATIONS

AC Input: Changed by link
90 - 140 VAC
180 - 265 VAC
47 - 63 Hz

Input Current: Limited to 20A max.

DC Outputs: Op 1 Op 2 Op 3 Op 4
Voltage:
Min 4.95 10.8 10.8 -10.8
Typ 5.00(1) 12.0 12.0 -12.0
Max 5.10 13.2 13.2 -13.2

Current:
Min 2.50 0.0 0.0 0.0
Max(2) 12.00 3.5 2.5 0.5

Load Regulation:
20% - 100% FL +2% +5% +5% +2%

Ripple & Noise:
Max 50mV 100mV 100mV 100mV

Note. (1) Output adjustment of 5V rail 4.8V to 6.2V minimum
(2) Max. total power not to exceed 125 Watts

Line Regulation: Better than ±0.1% on all outputs over full
input voltage range

Hold up time: 20 mS
Isolation: 4kV peak input to output
Overvoltage: Protection to 6.25V +0.75V on 5V rail

Connections on barrier terminal:
AC Input: P1 Live
P2 Neutral
P3 Earth
DC Outputs: P4 Op 3 +12V (1.5A)
P5 Op 2
P6 Op 4 +12V (5.0A)
P7,8,9 Common
P10,11 Op 1 +5V
### APPENDIX 9 - KEYBOARD

#### OCTOPUS TECHNICAL MANUAL

**UP CODE**

<table>
<thead>
<tr>
<th>A0</th>
<th>B0</th>
<th>C0</th>
<th>D0</th>
<th>E0</th>
<th>F0</th>
<th>20</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>90</td>
<td>80</td>
<td>70</td>
<td>60</td>
<td>50</td>
<td>40</td>
</tr>
</tbody>
</table>

**DOWN CODE**

<table>
<thead>
<tr>
<th>A1</th>
<th>B1</th>
<th>C1</th>
<th>D1</th>
<th>E1</th>
<th>F1</th>
<th>21</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>91</td>
<td>81</td>
<td>71</td>
<td>61</td>
<td>51</td>
<td>41</td>
</tr>
</tbody>
</table>

**Key Codes**

- A: 00
- B: 01
- C: 10
- D: 11
- E: 20
- F: 21
- 2: 02
- 3: 03
- 4: 04
- 5: 05
- 6: 06
- 7: 07
- 8: 08
- 9: 09
- A: 1A
- B: 1B
- C: 1C
- D: 1D
- E: 1E
- F: 1F
- 2A: 2A
- 2B: 2B
- 2C: 2C
- 2D: 2D
- 2E: 2E
- 2F: 2F

**UP AND DOWN CODES**

- A: 00
- B: 01
- C: 10
- D: 11
- E: 20
- F: 21

---

A-9a
MECHANICAL

- size 400mm (depth) x 450mm (width) x 145mm (height)
- weight approx 7kg depending on configuration

ENVIRONMENTAL

- storage:
  - -30 C to +70 C
  - 0% to 90% relative humidity

- operational:
  - 0 C to +40 C
  - 15% to 70% relative humidity
    (non condensing)

ELECTRICAL

- 210-250V AC; 45-65Hz
- Optional 100-110V AC; 45-65Hz
- 170 watts max (full options) 100 watts typically
- Fan cooled. Less than 31 dB noise at 50Hz
- 3 pin mains inlet
- 3 pin 2A mains outlet (unfused) for monitor
- switching power supply
OCTOPUS DISK FORMAT

LSI 48 tpi 5" format (Octopus, M-Four, CalPC)

- 3120 : 128 byte record capacity
- 390 : Kilobyte drive capacity
- 128 : 32 byte directory entries
- 128 : checked directory entries
- 256 : records/directory entry
- 16 : records/block
- 5 : sectors/track
- 2 : reserved tracks

From the above you can see the block size is 2K and there are 2 directory blocks.

Here are the physical parameters:

- 40 : cylinders
- 2 : sided
- 48 : tpi
- 1024 : byte sectors
- 5 : sectors/track

There is an index mark on each track.
The data is non-inverted.
The first sector is numbered 1.
The access mode is cylinder (i.e. the disk is filled cylinder by cylinder, rather than up one side then down the other).
There is no physical or logical interleave.

96 tpi format is identical but has 256 directory entries since there are now more than 256 blocks on the disk (16 bit block numbers).
## Invoice Details

**Customer:** HORLEY DIGITAL DATA SYSTEMS LT  
**Address:** 4 THE CORONET, HORLEY, SURREY, 02934-6375

**Invoice Number:** 4087  
**Reference:** 80884A  
**Date:** 12-03-85

### Product Description

<table>
<thead>
<tr>
<th>Product Description</th>
<th>QTY</th>
<th>Due</th>
</tr>
</thead>
<tbody>
<tr>
<td>OCT BROCHURES SMALL 901100</td>
<td>5 EA</td>
<td></td>
</tr>
<tr>
<td>OCT BROCHURES LARGE 901099</td>
<td>5 EA</td>
<td></td>
</tr>
<tr>
<td>OCT TECH MANUAL 901133</td>
<td>1 EA</td>
<td>3/13/85</td>
</tr>
</tbody>
</table>

**Notes:**

- Due 3/13/85