IBM System/370
Extended Architecture

Principles of Operation
Second Edition (January 1987)

This major revision obsoletes SA22-7085-0 and Technical Newsletters SN22-0682 and SN22-0688.

For a summary of changes to the last edition, see the last section of the Preface.

Except for minor style alterations, changes are identified by a vertical line to the left of the change.

Changes are made periodically to the information herein; before using this publication in connection with the operation of IBM equipment, refer to the latest IBM System/370, 30xx, and 4300 Processors Bibliography, GC20-0001, for the editions that are applicable and current.

References in this publication to IBM products, programs, or services do not imply that IBM intends to make these available in all countries in which IBM operates. Any reference to an IBM program product in this publication is not intended to state or imply that only IBM’s program product may be used. Any functionally equivalent program may be used instead.

Publications are not stocked at the address given below. Requests for IBM publications should be made to your IBM representative or to the IBM branch office serving your locality.

A form for readers' comments is provided at the back of this publication. If the form has been removed, comments may be addressed to IBM Corporation, Central Systems Architecture, Department E57, PO Box 390, Poughkeepsie, NY, USA 12602. IBM may use or distribute whatever information you supply in any way it believes appropriate without incurring any obligation to you.

(c) Copyright International Business Machines Corporation 1983, 1987
This publication provides, for reference purposes, a detailed definition of the machine functions performed by systems operating in the System/370 extended-architecture (370-XA) mode.

The publication applies only to systems operating in the 370-XA mode. The IBM System/370 Principles of Operation, GA22-7000, should be consulted regarding the functions of the architecture which apply to systems operating in the System/370 mode.

The publication describes each function at the level of detail needed to prepare an assembler-language program that relies on that function. It does not, however, describe the notation and conventions that must be employed in preparing such a program, for which the user must instead refer to the appropriate assembler-language publication.

The information in this publication is provided principally for use by assembler-language programmers, although anyone concerned with the functional details of systems operating in the 370-XA mode will find it useful.

This publication is written as a reference and should not be considered an introduction or a textbook. It assumes the user has a basic knowledge of data-processing systems. IBM publications relating to systems operating in the 370-XA mode are listed and described in the IBM System/370, 30xx, and 4300 Processors Bibliography, GC20-0001.

All facilities discussed in this publication are not necessarily available on every model. Furthermore, in some instances the definitions have been structured to allow for some degree of extendibility, and therefore certain capabilities may be described or implied that are not offered on any model. Examples of such capabilities are the use of a 16-bit field in the subsystem-identification word to identify the channel subsystem, the size of the CPU address, and the number of CPUs sharing main storage. The allowance for this type of extendibility should not be construed as implying any intention by IBM to provide such capabilities. For information about the characteristics and availability of facilities on a specific model, see the functional characteristics publication for that model. The availability of facilities is summarized in the IBM System/370 System Summary: Processors, GA22-7001.

Largely because this publication is arranged for reference, certain words and phrases appear, of necessity, earlier in the publication than the principal discussions explaining them. The reader who encounters a problem because of this arrangement should refer to the index, which indicates the location of the key description.

The information presented in this publication is grouped in 17 chapters and several appendices:

Chapter 1, Introduction, highlights some of the major facilities of systems operating in the 370-XA mode.

Chapter 2, Organization, describes the major groupings within the system -- the central processing unit (CPU), storage, and input/output -- with some attention given to the composition and characteristics of those groupings.

Chapter 3, Storage, explains the information formats, the addressing of storage, and the facilities for storage protection. It also deals with dynamic address translation (DAT), which, coupled with special programming support, makes the use of a virtual storage possible in systems operating in the 370-XA mode. Dynamic address translation eliminates the need to assign a program to a fixed location in real storage and thus reduces the addressing constraints on system and problem programs.

Chapter 4, Control, describes the facilities for the switching of system status, for special externally initiated operations, for debugging, and for timing. It deals specifically with CPU states, control modes, the program-status word (PSW), control registers, program-event recording, timing facilities, resets, store status, and initial program loading.

Chapter 5, Program Execution, explains the role of instructions in program execution, looks in detail at instruction formats, and describes briefly the use of the program-status word (PSW), of branching, and of interruptions. It also details the aspects of program execution on one CPU as observed by other CPUs and by channel programs.

Chapter 6, Interruptions, details the mechanism that permits the CPU to change its state as a result of conditions external to the system, within the system, or within the CPU itself. Six classes of interruptions are identified and described: machine-check interruptions, program interruptions, supervisor-call interruptions, external...
interruptions, input/output interruptions, and restart interruptions.

Chapter 7, General Instructions, contains detailed descriptions of logical and binary-integer data formats and of all unprivileged instructions except the decimal and floating-point instructions.

Chapter 8, Decimal Instructions, describes in detail decimal data formats and the decimal instructions.

Chapter 9, Floating-Point Instructions, contains detailed descriptions of floating-point data formats and the floating-point instructions.

Chapter 10, Control Instructions, contains detailed descriptions of all of the semiprivileged and privileged instructions except for the I/O instructions.

Chapter 11, Machine-Check Handling, describes the mechanism for detecting, correcting, and reporting machine malfunctions.

Chapter 12, Operator Facilities, describes the basic manual functions and controls available for operating and controlling the system.

Chapters 13-17 of this publication provide a detailed definition of the functions performed by the channel subsystem and the logical interface between the CPU and the channel subsystem.

Chapter 13, I/O Overview, provides a brief description of the basic components and operation of the channel subsystem.

Chapter 14, I/O Instructions, contains the description of the 370-XA I/O instructions.

Chapter 15, Basic I/O Functions, describes the basic I/O functions performed by the channel subsystem, including the initiation, control, and conclusion of I/O operations.

Chapter 16, I/O Interruptions, covers I/O interruptions and interruption conditions.

Chapter 17, I/O Support Functions, describes such functions as channel-subsystem usage monitoring, resets, initial-program loading, reconfiguration, and channel-subsystem recovery.

The Appendixes include:

- Lists of the instructions arranged in several sequences
- A summary of the condition-code settings
- A summary of the differences between the System/370 and 370-XA modes
- A table of the powers of 2
- Tabular information helpful in dealing with hexadecimal numbers
- An EBCDIC chart

SIZE NOTATION

In this publication, the letters K, M, and G denote the multipliers $2^{10}$, $2^{20}$, and $2^{30}$, respectively. Although the letters are borrowed from the decimal system and stand for kilo ($10^3$), mega ($10^6$), and giga ($10^9$), they do not have the decimal meaning but instead represent the power of 2 closest to the corresponding power of 10. Their meaning in this publication is as follows:

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>K (kilo)</td>
<td>1,024 = $2^{10}$</td>
</tr>
<tr>
<td>M (mega)</td>
<td>1,048,576 = $2^{20}$</td>
</tr>
<tr>
<td>G (giga)</td>
<td>1,073,741,824 = $2^{30}$</td>
</tr>
</tbody>
</table>

The following are some examples of the use of K, M, and G:

- 2,048 is expressed as 2K.
- 4,096 is expressed as 4K.
- 65,536 is expressed as 64K (not 65K).
- $2^{24}$ is expressed as 16M.
- $2^{31}$ is expressed as 2G.

When the words "thousand" and "million" are used, no special power-of-2 meaning is assigned to them.

BYTES, CHARACTERS, AND CODES

Although the System/360 architecture was originally designed to support the Extended Binary-Coded-Decimal Interchange Code (EBCDIC), the instructions and data formats of the architecture are for the most part independent of the external code which is to be processed by the machine. For most instructions, all 256 possible combinations of bit patterns for a particular byte can be processed, independent of the character which the bit pattern is intended to
represent. For instructions which use the zoned format, and for those few instructions which are dependent on a particular external code, the instruction TRANSLATE may be used to convert data from one code to another code. Thus, a machine operating in the 370-XA mode can process EBCDIC, ASCII, or any other code which can be represented in eight or fewer bits per character.

In this publication, unless otherwise specified, the value given for a byte denotes a binary value. Thus, when a byte is said to contain a zero, the value 00000000 binary, or 00 hex, is meant, and not the value for an EBCDIC character "0," which would be F0 hex.

OTHER PUBLICATIONS

The I/O interface is described in the publication IBM System/360 and System/370 I/O Interface Channel to Control Unit Original Equipment Manufacturers' Information, GA22-6974.

Vector operations are described in the publication IBM System/370 Vector Operations, SA22-7125.

The 370-XA interpretive-execution facility is described in the publication IBM 370-XA Interpretive Execution, SA22-7095.

SUMMARY OF CHANGES

The following changes, additions, and significant clarifications have been made to the description of the CPU:

- The definition for INVALIDATE PAGE TABLE ENTRY is changed to remove the requirement that the update to the byte of the page-table entry be an interlocked update. This makes the definition consistent with the System/370 definition.
- The instruction MOVE INVERSE is included as an optional facility.
- The instructionsCOMPARE AND FORM CODE-WORD and UPDATE TREE are included as part of the basic architecture.
- Several sections of the document have been changed to take the vector facility into account. As a result, this publication now describes:
  - The effect of reset on the vector facility
  - The vector-control bit, control register 0, bit 14

- Two new program interruptions:
  -- Vector operation
  -- Unnormalized operand
- Two new machine-check interruption-code (MCIC) bits:
  -- Vector-facility failure (MCIC bit 6)
  -- Vector-facility source (MCIC bit 13)

The following changes, additions, and significant clarifications have been made to the description of the channel subsystem:

- The channel-subsystem timers are no longer required to be synchronized with the TOD clock.
- The following definitions have been clarified:
  - Channel-subsystem-timer synchronization when multiple channel-subsystem timers exist
  - The conditions causing certain sequence-code values to be stored in the subchannel logout
  - The method of terminating an I/O operation when the interface-control-check condition is recognized as the result of a device-status check
  - The circumstances under which the N condition (which results from a path-not-operational condition) is reset
  - The conditions which cause the N bit to be stored as one in the SC5W
  - The transition of a subchannel from the start-pending or resume-pending state to the subchannel-and-device-active or device-active state
  - The transition of a subchannel from the device-active state to a state in which the device is not active
  - Active allegiance
  - Dedicated allegiance (clarifying that command retry is excluded as a condition for dedicated allegiance)
  - The actions taken by the channel subsystem for a device which is operating in multipath mode when control unit busy is recognized

The definition of working allegiance is expanded to allow the channel subsystem to accept alert status on a path not
specified by the LPM when the device is operating in multipath mode.

The definition of the clear-pending bit now covers the situation in which the channel subsystem may be unable to determine whether the clear signal was issued to the device.

The meaning of the halt-pending, start-pending, and resume-pending bits is changed in situations following the detection of a channel-control-check (CCC) or interface-control-check (IFCC) condition while the halt or start function is being performed.
CHAPTER 1. INTRODUCTION
Highlights of 370-XA
Compatibility
Compatibility among Systems in 370-XA Mode
Compatibility between Systems in System/370 Mode and in 370-XA Mode
Control-Program Compatibility
Problem-State Compatibility
System Program
Availability

CHAPTER 2. ORGANIZATION
Main Storage
CPU
PSW
General Registers
Floating-Point Registers
Control Registers
Vector Facility
I/O
Channel Subsystem
370 Devices and Control Units
Operator Facilities

CHAPTER 3. STORAGE
Storage Addressing
Information Formats
Integral Boundaries
Address Types and Formats
Address Types
Absolute Address
Real Address
Virtual Address
Primary Virtual Address
Secondary Virtual Address
Logical Address
Instruction Address
Effective Address
Address Size and Wraparound
Address Wraparound
Storage Key
Protection
Key-Controlled Protection
Fetch-Protection-Override Control
Page Protection
Low-Address Protection
Reference Recording
Change Recording
Prefixing
Address Spaces
ASN Translation
ASN-Translation Controls
ASN-Translation Tables
ASN-First-Table Entries
ASN-Second-Table Entries
ASN-Translation Process
ASN-First-Table Lookup
ASN-Second-Table Lookup
Recognition of Exceptions during ASN Translation
ASN Authorization
ASN-Authorization Controls
Control Register 4
ASN-Second-Table Entry
Authority-Table Entries

ASN-Authorization Process
Authority-Table Lookup
Recognition of Exceptions during ASN Authorization
Dynamic Address Translation
Translation Control
Translation Modes
Control Register 0
Control Register 1
Control Register 7
Translation Tables
Segment-Table Entries
Page-Table Entries
Summary of Segment-Table and Page-Table Sizes
Translation Process
Effective Segment-Table Designation
Inspection of Control Register 0
Segment-Table Lookup
Page-Table Lookup
Recogntion of the Real Address
Recogntion of Exceptions during Translation
Translation-Lookaside Buffer
Use of the Translation-Lookaside Buffer
Modification of Translation Tables
Address Summary
Addresses Translated
Handling of Addresses
Assigned Storage Locations

CHAPTER 4. CONTROL
Stopped, Operating, Load, and Check-Stop States
Stopped State
Operating State
Load State
Check-Stop State
Program-Status Word
Program-Status-Word Format
Control Registers
Tracing
Control-Register Allocation
Trace Entries
Operation
Program-Event Recording
Control-Register Allocation
Operation
Identification of Cause
Priority of Indication
Storage-Area Designation
PER Events
Successful Branching
Instruction Fetching
Storage Alteration
General-Register Alteration
Indication of PER Events Concurrently with Other Interruption Conditions
Timing
Time-of-Day Clock
Format
States
Changes in Clock State
Multiprocessing

Externally Initiated Functions

RESets

CPU Reset
Initial CPU Reset
Subsystem Reset
Clear Reset
Power-On Reset
Initial Program Loading
Store Status

Multiprocessing
Shared Main Storage
CPU-Address Identification
CPU Signaling and Response
Signal-Processor Orders

CHAPTER 5. PROGRAM EXECUTION

5-1

Instructions

Operands

Instruction Format
Register Operands
Immediate Operands
Storage Operands

Address Generation

Bimodal Addressing
Sequential Instruction-Address Generation
Operand-Address Generation
Formation of the Intermediate Value
Formation of the Address
Branch-Address Generation
Formation of the Branch Address

Instruction Execution and Sequencing

Decision Making
Loop Control
Subroutine Linkage
Interrupt Processing
Types of Instruction Ending
Completion
Suppression
Nullification
Termination

Interruptible Instructions

Point of Interruption
Execution of Interruptible Instructions

Exceptions to Nullification and Suppression

Storage Change and Restoration for DAT-Associated Access
Exceptions
Modification of DAT-Table Entries

Trial Execution for Editing Instructions and TRANSLATE

Interlocked Update for Nullification and Suppression

Authorization Mechanisms

Mode Requirements
PSW-Key Mask
Secondary-Space Control
Subsystem-Linkage Control

ASN-Translation Control
Authorization Index
PC-Number Translation
PC-Number Translation Control
PC-Number Translation Tables
Linkage-Table Entries
Entry-Table Entries
PC-Number-Translation Process
Linkage-Table Lookup
Entry-Table Lookup
Recognition of Exceptions
Sequence of Storage References
Conceptual Sequence
Overlapped Operation of Instruction Execution
Divisible Instruction

Interlocks for Virtual-Storage References
Instruction Fetching
DAT-Table Fetches
Storage-Key Accesses
Storage-Operand References
Storage-Operand Fetch References
Storage-Operand Store References
Storage-Operand Update References
Storage-Operand Consistency
Single-Access References
Multiple-Access References
Block-Concurrent References
Consistency Specification
Relation between Operand Accesses
Other Storage References

Serialization

CPU Serialization
Channel-Program Serialization

CHAPTER 6. INTERRUPTIONS

6-1

Interrupt Action

Interuption Code
Enabling and Disabling
Handling of Floating Interrupt Conditions
Instruction-Length Code
Zero ILC
ILC on Instruction-Fetching Exceptions

Early Exception Recognition
Late Exception Recognition

External Interrupt
Clock Comparator
CPU Timer
Emergency Signal
External Call
Interrupt Key
Malfunction Alert
Service Signal
TOD-Clock Sync Check

I/O Interrupt Entries
Machine-Check Interrupt
Program Interruption

Exception-Extension Code
Program-Interuption Conditions
Addressing Exception
AFX-Translation Exception
ASN-Translation-Specificiation Exception
ASX-Translation Exception . 6-15
Data Exception ............... 6-15
Decimal-Divide Exception ..... 6-16
Decimal-Overflow Exception 6-16
Execute Exception .............. 6-16
Branch Exception ............... 6-17
Exponent-Overflow Exception 6-16
Exponent-Underflow Exception 6-16
EX-Translation Exception ..... 6-17
Fixed-Point-Divide Exception 6-17
Fixed-Point-Overflow Exception 6-17
Floating-Point-Divide Exception 6-17
LX-Translation Exception ..... 6-17
Monitor Event .................. 6-18
Operand Exception .............. 6-18
Operation Exception .......... 6-19
Page-Translation Exception 6-19
PC-Translation-Specification Exception 6-19
PER Event ....................... 6-20
Primary-Authority Exception 6-20
Privileged-Operation Exception 6-21
Protection Exception .......... 6-21
Secondary-Authority Exception 6-21
Segment-Translation Exception 6-21
Significance Exception ......... 6-22
Space-Switch Event ............. 6-22
Special-Operation Exception 6-22
Specification Exception ....6-23
Trace-Table Exception ....6-24
Translation-Specification Exception 6-24
Unnormalized-Operand Exception 6-24
Vector-Operation Exception 6-25
Collective-Program-Interruption Names 6-25
Recognition of Access Exceptions 6-25
Multiple Program-Interruption Conditions 6-27
Access Exceptions ............. 6-29
ASH-Translation Exceptions 6-31
Trace Exceptions .............. 6-31
Restart Interruption .......... 6-31
Supervisor-Call Interruption 6-31
Priority of Interruptions .... 6-32

CHAPTER 7. GENERAL INSTRUCTIONS 7-1
Data Format .................. 7-2
Binary-Integer Representation 7-2
Binary Arithmetic ............. 7-3
Signed Binary Arithmetic .... 7-3
Addition and Subtraction .... 7-3
Fixed-Point Arithmetic ....... 7-3
Unsigned Binary Arithmetic .... 7-3
Signed and Logical Comparison Instructions 7-4
ADD .................................. 7-8
ADD HALFWORD .................. 7-8
ADD LOGICAL .................... 7-9
AND .................................. 7-9
BRANCH AND LINK .............. 7-10
BRANCH AND SAVE .............. 7-11
BRANCH AND SAVE AND SET MODE 7-11
BRANCH AND SET MODE ....... 7-12
BRANCH ON CONDITION ......... 7-12
BRANCH ON COUNTER ......... 7-13
BRANCH ON INDEX HIGH ....... 7-13
BRANCH ON INDEX LOW OR EQUAL 7-14
COMPARE .......................... 7-14
COMPARE AND FORM CODEWORD 7-15
COMPARE AND SWAP ............ 7-19
COMPARE DOUBLE AND SWAP 7-19
COMPARE HALFWORD ............. 7-20
COMPARE LOGICAL .............. 7-21
COMPARE LOGICAL CHARACTERS UNDER MASK 7-21
COMPARE LOGICAL LONG ....... 7-22
CONVERT TO BINARY .......... 7-23
CONVERT TO DECIMAL ........ 7-24
DIVIDE .......................... 7-24
EXCLUSIVE OR .................. 7-26
EXECUTE .......................... 7-26
INSERT CHARACTER .......... 7-27
INSERT CHARACTERS UNDER MASK 7-27
INSERT PROGRAM-MASK ....... 7-27
LOAD .................................. 7-28
LOAD ADDRESS .................. 7-28
LOAD AND TEST .................. 7-28
LOAD COMPLEMENT ............. 7-28
LOAD HALFWORD .............. 7-29
LOAD MULTIPLE ............... 7-29
LOAD NEGATIVE ............... 7-29
LOAD POSITIVE ............... 7-30
MONITOR CALL .................. 7-30
MOVE .................................. 7-31
MOVE INVERSE .................. 7-31
MOVE LONG ....................... 7-32
MOVE NUMERICS .................. 7-35
MOVE WITH OFFSET ............. 7-35
MOVE ZONES ....................... 7-36
MULTIPLY .......................... 7-36
MULTIPLY HALFWORD .......... 7-37
OR .................................. 7-37
PACK ............................... 7-38
SET PROGRAM MASK .......... 7-39
SHIFT LEFT DOUBLE ............ 7-39
SHIFT LEFT DOUBLE LOGICAL ............... 7-40
SHIFT LEFT SINGLE .......... 7-40
SHIFT LEFT SINGLE LOGICAL ............... 7-40
SHIFT RIGHT DOUBLE ........ 7-41
SHIFT RIGHT DOUBLE LOGICAL ............... 7-41
SHIFT RIGHT SINGLE ........ 7-41
SHIFT RIGHT SINGLE LOGICAL ............... 7-42
STORE ............................ 7-42
STORE CHARACTER .......... 7-42
STORE CHARACTERS UNDER MASK 7-42
STORE CLOCK .............. 7-43
STORE HALFWORD ............ 7-44
STORE MULTIPLE ............. 7-44
SUBTRACT ....................... 7-44
SUBTRACT HALFWORD ........ 7-45
SUBTRACT LOGICAL ........ 7-45
SUPERVISOR CALL .......... 7-45
TEST AND SET .................. 7-46
TEST UNDER MASK ............. 7-46
TRANSLATE ....................... 7-47
TRANSLATE AND TEST ....... 7-47
UNPACK .......................... 7-48
UPDATE TREE .................... 7-49

CHAPTER 8. DECIMAL INSTRUCTIONS 8-1
Decimal-Number Formats ........ 8-1
Zoned Format ............... 8-1
Packed Format ............ 8-1
Decimal Codes ............... 8-2
Decimal Operations ........ 8-2
Decimal-Arithmetic Instructions 8-2
Editing Instructions ........ 8-3
Execution of Decimal Instructions 8-3
Other Instructions for Decimal Operands ........ 8-3

Instructions ............. 8-3
ADD DECIMAL .......................... 8-5
COMPARE DECIMAL ............... 8-5
DIVIDE DECIMAL .................. 8-5
EDIT ............................... 8-6
EDIT AND MARK ............... 8-9
MULTIPLY DECIMAL .............. 8-10
Immediate Conclusion of I/O Operations . . . . 15-43
Concluding I/O Operations during Data Transfer . . . . 15-43
Channel-Path-Reset Function . . . . 15-45
Channel-Path-Reset-Function Signaling . . . . 15-45
Function-Completion Signaling . . . . 15-45

CHAPTER 16. I/O INTERRUPTIONS . . . . 16-1

I/O Support Functions . . . . 17-1

APPENDIX A. NUMBER REPRESENTATION AND INSTRUCTION-USE EXAMPLES . . A-1

APPENDIX B. LINKAGE INSTRUCTIONS (BAL, BALR, BAS, BASR, BASM, BSM) . . A-9

APPENDIX C. OTHER BALR AND BASR EXAMPLES . . . . A-10

APPENDIX D. BRANCH ON CONDITION (BC, BCR) . . . . A-10

APPENDIX E. BRANCH ON COUNT (BCT, BCR) . . . . A-11

APPENDIX F. BRANCH ON INDEX (BXH) . . . . A-11

APPENDIX G. BRANCH ON INDEX LOW OR EQUAL (BXLE) . . . A-12

APPENDIX H. COMPARE HALFWORD (CH) . . . . A-13

APPENDIX I. COMPARE LOGICAL (CL, CL, CLI, CLR) . . . A-13

APPENDIX J. CLC EXAMPLE . . . . A-14

APPENDIX K. CLI EXAMPLE . . . . A-14

APPENDIX L. CLR EXAMPLE . . . . A-14
CHAPTER 1. INTRODUCTION

This publication describes the architecture of systems operating in the IBM System/370 extended-architecture (370-XA) mode.

The architecture of a system defines its attributes as seen by the programmer, that is, the conceptual structure and functional behavior of the machine, as distinct from the organization of the data flow, the logical design, the physical design, and the performance of any particular implementation. Several dissimilar machine implementations may conform to a single architecture. When the execution of programs on different machine implementations produces the results that are defined by a single architecture, the implementations are considered to be compatible.

HIGHLIGHTS OF 370-XA

The 370-XA mode has evolved from the System/370 architecture, with special attention paid to the implementation of large systems. It incorporates a number of significant new facilities beyond System/370. Some facilities available in the System/370 mode are changed or not provided in the 370-XA mode. A detailed comparison of the differences in the facilities and functions which are offered in the System/370 mode and in the 370-XA mode appears in Appendix D.

The most significant change from System/370 is in the I/O facilities provided by the channel subsystem. It includes these significant new capabilities:

- Path-independent addressing of I/O devices, which permits the initiation of I/O operations with any device without regard to which CPU is executing the I/O instruction or how the I/O device is attached to the channel subsystem. Any I/O interruption can be handled by any CPU enabled for it.

- Path management, whereby the channel subsystem determines what paths are available for selection, chooses a path, and manages any busy conditions encountered while attempting to initiate I/O processing with the associated devices. These functions are performed without interaction with the program.

- Dynamic reconnection, which permits any I/O device using this capability to reconnect to any available channel path to which it has access in order to continue execution of a chain of commands. This capability complements the path-management capability; together, they permit the channel subsystem and the I/O device to choose the first available path to initiate or continue execution of a chain of operations.

- Programmable interruption subclasses, which permit the programmed assignment of I/O-interruption requests from individual I/O devices to any one of eight maskable interruption queues.

- An additional CCW format for the direct use of 31-bit addresses in channel programs. The new CCW format, called format 1, is provided in addition to the System/370 CCW format, now called format 0. The format of the CCWs is specified when an I/O operation is initiated.

- Address-limit checking, which provides an additional storage-protection facility to prevent data access to storage locations above or below a specified absolute address. The absolute address-limit value can be set by an I/O instruction, and individual sub-channels can be set up by another I/O instruction to allow data accesses to locations only at or
above, or only below, the limit address.

- Monitoring facilities, which can be invoked by the program to cause the channel subsystem to measure and accumulate, in main storage, key I/O-resource usage parameters for individual subchannels. The accumulated date-transfer time for a channel-program execution can be passed to the program with the ending status for that channel program.

- Status-verification facility, which reports inappropriate combinations of device-status bits presented by a device.

- A set of 13 new I/O instructions, with associated control blocks, which are provided for the control of the channel subsystem.

The following is a summary of the other extensions incorporated in the 370-XA mode:

- Bimodal addressing provides two modes of operation: a 24-bit addressing mode for the execution of old programs and a 31-bit addressing mode. The mode is controlled by a bit in the PSW, and unprivileged instructions are provided that examine and set the mode. These instructions conveniently permit combining old programs, which must operate in the 24-bit addressing mode, and new programs, which can take advantage of the 31-bit addressing mode.

- 31-bit logical addressing extends the virtual address space from the 16M bytes addressable with 24-bit addresses to 26 bits (2,147,483,648 bytes). In the 31-bit mode, address arithmetic and all logical addresses specified by instructions, as well as the address appearing in the program-status word (PSW), are expanded to 31 bits. Addresses appearing in control registers and permanently assigned storage locations are 31 bits, independent of the addressing mode.

- 31-bit real and absolute addressing provides addressability for up to 26 bytes of main storage. Associated with this extension, a number of formats are changed to provide for 31-bit address fields. These include the dynamic-address-translation and other table entries, the associated control registers, and the prefix register. The 31-bit-real-and-absolute-addressing facility replaces the extended-real-addressing facility of System/370, where page-table-entry bits 13 and 14 are used to extend the real address to 26 bits.

- The 370-XA protection facilities reflect the adoption of the 4K-byte block as the basic unit of storage allocation. Only one storage key is allocated to a 4K-byte protection block of storage; that is, the System/370 2K-byte block is not provided. Associated with the 4K-byte protection block is a control, called the fetch-protection-override control, that eliminates fetch protection for locations 0-2047 so as to permit access to status and control information located in the first 2K bytes of storage. Page protection, which is controlled by a bit in the page-table entry, replaces segment protection introduced for later models of System/370. The page-protection facility permits establishing read-only pages. As in System/370, low-address protection provides additional protection for the contents of storage locations 0 through 511.

- The tracing facility assists in the determination of system problems by providing an on-going record in storage of significant events. Branch tracing and ASN tracing may implicitly form entries in the trace table, whereas entries may be explicitly formed by the TRACE instruction. Each of the three types of tracing is separately controllable. A separate trace table is associated with each CPU. This facility replaces the 1MB-oriented System/370 dual-address-space tracing.

- The two orders set prefix and store status at address provide additional capability for communication between CPUs by means of the SIGNAL PROCESSOR instruction.

- The DIVIDE (DXR) instruction provides for an extended-precision dividend, divisor, and quotient and thus rounds out the set of extended-precision floating-point instructions.

- The COMPARE AND FORM CODEWORD and UPDATE IREF instructions are provided to facilitate sorting applications.

The following is a summary of the facilities appearing in the System/370 mode but not provided in the 370-XA mode:

- The System/370 I/O instructions and I/O interruptions, including all 10 System/370 I/O instructions, channel masks in control register 2, the block-multiplexing control register 0, and channel-set
switching with the associated two instructions. These facilities are replaced by the 370-XA channel subsystem.

- The System/370 formats containing 24-bit addresses, which have been replaced by formats providing for 31-bit addresses. These include tables and control registers associated with dynamic address translation and the dual-address-space facility.
- The basic-control mode and the associated PSW format, as well as the controls and information formats of the interruption mechanism. In the 370-XA mode, only the functions and format of the System/370 extended-control mode are available.
- The interval timer at storage location 80.
- The 2K-byte block associated with a storage key and the instructions INSERT STORAGE KEY, RESET REFERENCE BIT, and SET STORAGE KEY.
- Direct control, including the instructions READ DIRECT and WRITE DIRECT and the external signals.
- Certain System/370 machine-check and I/O-recovery facilities. In the 370-XA mode, these conditions either are encoded differently or the associated error-recording and recovery functions are performed by the machine without a need for bringing the associated information to the attention of the program. The facilities include the I/O extended logout and the associated control in control registers 14, the machine-check extended logout and the associated controls in control registers 14 and 15, limited-channel-logout extensions, and some machine-check indications.

Additionally, the 370-XA mode differs from the System/370 mode in that (1) the control-register assignment has been changed, (2) storage addresses for channel programs in the 24-bit mode cause an I/O program check instead of wraparound, (3) the extended-key instructions and TEST BLOCK are subject to the 24-bit and 31-bit addressing modes, and (4) it is unpredictable whether prefixing is applied to addressing of dynamic-address-translation tables.

Except for the facilities specifically identified as not provided, the 370-XA mode includes all facilities that are defined in the System/370 Principles of Operation. Most of the facilities that are considered features in the System/370 mode (because they are optional or unavailable on some models) are a standard part of the 370-XA mode.

Specifically, the 370-XA mode incorporates dynamic address translation, including the common-segment bit and the instructions INVALIDATE PAGE TABLE ENTRY and TEST PROTECTION introduced for later models of System/370. The table formats are modified to accommodate 31-bit real addresses, and, in contrast to the facility in the System/370 mode, this facility is available only with 1M-byte segments and 4K-byte pages, reflecting the larger virtual and real storage available on systems operating in the 370-XA mode.

Similarly, the 370-XA mode includes all of the functions (except for DAS tracing) of the System/370 dual-address-space facility. The 370-XA mode thus permits establishing addressability for up to 65,536 address spaces of 2G bytes each. A number of control-register and table formats, however, are changed to accommodate the 31-bit address fields.

The System/370 multiprocessing facilities, which include prefixing, CPU-address identification, CPU signaling and response, and TOD-clock synchronization, are a basic part of the 370-XA facility. Thus, the instructions SET PREFIX, STORE PREFIX, STORE CPU ADDRESS, and SIGNAL PROCESSOR are operative even when no other CPU is in the configuration.

Even though the System/370 I/O facilities have generally been replaced by the channel subsystem in the 370-XA mode, and although a new channel-command-word (CCW) format is introduced to accommodate 31-bit addresses, the System/370 24-bit format, including the command codes and flags, is carried into the 370-XA mode. Similarly, the 370-XA mode incorporates the functions of the suspend-and-resume facility available on the later System/370 models. Compatibility with System/370 is maintained also in the physical attachment of I/O control units via the System/370 I/O interface.

COMPATIBILITY

COMPATIBILITY AMONG SYSTEMS IN 370-XA MODE

Although systems operating in the 370-XA mode may differ in implementation and physical capabilities, logically they are upward and downward compatible. Compatibility provides for simplicity in education, availability of system backup, and ease in system growth.

Chapter 1. Introduction 1-3
Specifically, any program written for the 370-XA mode gives identical results on any system operating in that mode, provided that the program:

1. Is not time-dependent.
2. Does not depend on system facilities (such as storage capacity, I/O equipment, or optional facilities) being present when the facilities are not included in the configuration.
3. Does not depend on system facilities being absent when the facilities are included in the configuration. For example, the program must not depend on inter­ruptions caused by the use of operation codes or command codes that are not installed in some models. Also, it must not use or depend on fields associated with uninstalled facilities. For example, data should not be placed in an area used by another model for logout. Similarly, the program must not use or depend on unas­signed fields in machine formats (control registers, instruction formats, etc.) that are not explic­itly made available for program use.
4. Does not depend on results or func­tions that are defined to be unpre­dictable or model-dependent. This includes the requirement that the program should not depend on the assignment of device numbers and CPU addresses.
5. Does not depend on results or func­tions that are defined in the functional-characteristics publica­tion for a particular model to be deviations from the architecture.
6. Takes into account any changes made to the architecture that are identi­fied as affecting compatibility.

To provide full control-program compat­ibility for the System/370 mode, all models which provide the 370-XA mode also offer manual controls that place the machine in the System/370 mode. When the system is in this mode, the operation of the system is as described in the IBM System/370 Principles of Operation, GA22-7000.

Problem-State Compatibility

A high degree of compatibility exists at the problem-state level in going forward from systems operating in the System/370 mode to systems operating in the 370-XA mode. Because the majority of a user's applications are written for the problem state, this problem-state compatibility is useful in many installations.

A problem-state program written for System/370 operates on a system in the 370-XA mode, provided that the program:

1. Complies with the limitations described in the section "Compatibility among Systems in 370-XA Mode."
2. Is not dependent on control-program facilities which are unavailable on the system.
3. Takes into account other changes made to the System/370 architec­tural definition that affect com­patibility between the System/370 mode and the 370-XA mode. These changes are described in Appendix D.

Programming Note

This publication assigns meanings to various operation codes, to bit posi­tions in instructions, channel-command words, registers, and table entries, and to fixed locations in the low 512 bytes of storage. Unless specifically noted, the remaining operation codes, bit posi­tions, and low-storage locations are reserved for future assignment to new facilities and other extensions of the architecture.

To ensure that existing programs operate if and when such new facilities are installed, programs should not depend on an indication of an exception as a result of invalid values that are currently defined as being checked. If a value must be placed in unassigned positions that are not checked, the program should enter zeros. When the machine provides a code or field, the program should take into account that...
new codes and bits may be assigned in the future. The program should not use unassigned low-storage locations for keeping information since these locations may be assigned in the future in such a way that the machine causes this location to be changed.

SYSTEM PROGRAM

The system is designed to operate with a control program that coordinates the use of system resources and executes all I/O instructions, handles exceptional conditions, and supervises scheduling and execution of multiple programs.

AVAILABILITY

Availability is the capability of a system to accept and successfully process an individual job. Systems operating in the 370-XA mode permit substantial availability by (1) allowing a large number and broad range of jobs to be processed concurrently, thus making the system readily accessible to any particular job, and (2) limiting the effect of an error and identifying more precisely its cause, with the result that the number of jobs affected by errors is minimized and the correction of the errors facilitated.

Several design aspects make this possible.

- A program is checked for the correctness of instructions and data as the program is executed, and program errors are indicated separate from equipment errors. Such checking and reporting assists in locating failures and isolating effects.
- The protection facilities, in conjunction with dynamic address translation, permit the protection of the contents of storage from destruction or misuse caused by erroneous or unauthorized storing or fetching by a program. This provides increased security for the user, thus permitting applications with different security requirements to be processed concurrently with other applications.
- Dynamic address translation allows isolation of one application from another, still permitting them to share common resources. Also, it permits the implementation of virtual machines, which may be used in the design and testing of new versions of operating systems along with the concurrent processing of application programs. Additionally, it provides for the concurrent operation of incompatible operating systems.
- Multiprocessing and the channel subsystem permit better use of storage and processing capabilities, more direct communication between CPUs, and duplication of resources, thus aiding in the continuation of system operation in the event of machine failures.
- MONITOR CALL, program-event recording, and the timing facilities permit the testing and debugging of programs without manual intervention and with little effect on the concurrent processing of other programs.
- On most models, error checking and correction (ECC) in main storage, CPU retry, and command retry provide for circumventing intermittent equipment malfunctions, thus reducing the number of equipment failures.
- An enhanced machine-check handling mechanism provides model-independent fault isolation, which reduces the number of programs impacted by uncorrected errors. Additionally, it provides model-independent recording of machine-status information. This leads to greater machine-check handling compatibility between models and improves the capability for loading and operating a program on a different model when a system failure occurs.
- A small number of manual controls are required for basic system operation, permitting most operator-system interaction to take place via a unit operating as an I/O device and thus reducing the possibility of operator errors.
Logically, a system consists of main storage, one or more central processing units (CPUs), operator facilities, a channel subsystem, and I/O devices. I/O devices are attached to the channel subsystem through control units. The connection between the channel subsystem and a control unit is called a channel path. The physical identity of these functions may vary among implementations, called "models." The figure "Logical Structure of a 370-XA System with Two CPUs" depicts the logical structure of a two-CPU multiprocessing system.

Specific processors may differ in their internal characteristics, the installed facilities, the number of subchannels, channel paths, and control units which can be attached to the channel subsystem, the size of main storage, and the representation of the operator facilities. The differences in internal characteristics are apparent to the observer only as differences in machine performance.
A system viewed without regard to its I/O devices is referred to as a configuration. All of the physical equipment, whether in the configuration or not, is referred to as the installation. Model-dependent reconfiguration controls may be provided to change the amount of main storage and the number of CPUs and channel paths in the configuration. In some instances, the reconfiguration controls may be used to partition a single configuration into multiple configurations. Each of the configurations so reconfigured has the same structure, that is, main storage, one or more CPUs, and one or more subchannels and channel paths in the channel subsystem. Each configuration is isolated in that the main storage in one configuration is not directly addressable by the CPUs and the channel subsystem of another configuration. It is, however, possible for one configuration to communicate with another by means of shared I/O devices or a channel-to-channel adapter. At any one time, the storage, CPUs, subchannels, and channel paths connected together in a system are referred to as being in the configuration. Each CPU, subchannel, channel path, and main-storage location can be in only one configuration at a time.

**MAIN STORAGE**

Main storage, which is directly addressable, provides for high-speed processing of data by the CPUs and the channel subsystem. Both data and programs must be loaded into main storage from input devices before they can be processed. The amount of main storage available on the system depends on the model, and, depending on the model, the amount in the configuration may be under control of model-dependent configuration controls. The storage is available in multiples of 4K-byte blocks. At any instant in time, the channel subsystem and all CPUs in the configuration have access to the same blocks of storage and refer to a particular block of main-storage locations by using the same absolute address.

Main storage may include a faster-access buffer storage, sometimes called a cache. Each CPU may have an associated cache. The effects, except on performance of the physical construction and the use of distinct storage media are not observable by the program.

**CPU**

The central processing unit (CPU) is the controlling center of the system. It contains the sequencing and processing facilities for instruction execution, interruption action, timing functions, initial program loading, and other machine-related functions.

The physical implementation of the CPU may differ among models, but the logical function remains the same. The result of executing an instruction is different for each model, providing that the program complies with the compatibility rules.

The CPU, in executing instructions, can process binary integers and floating-point numbers of fixed length, decimal integers of variable length, and logical information of either fixed or variable length. Processing may be in parallel or in series; the width of the processing elements, the multiplicity of the shifting paths, and the degree of simultaneity in performing the different types of arithmetic differ from one CPU to another without affecting the logical results.

Instructions which the CPU executes fall into five classes: general, decimal, floating-point, control, and I/O instructions. The general instructions are used in performing binary integer arithmetic operations and logical, branching, and other nonarithmetic operations. The decimal instructions operate on data in the decimal format, and the floating-point instructions on data in the floating-point format. The privileged control instructions and the I/O instructions can be executed only when the CPU is in the supervisor state; the semiprivileged control instructions can be executed in the problem state, subject to the appropriate authorization mechanisms.

To perform its functions, the CPU may use a certain amount of internal storage. Although this internal storage may be the same physical storage medium as main storage, it is not considered part of main storage and is not addressable by programs.

The CPU provides registers which are available to programs but do not have addressable representations in main storage. They include the current program-status word (PSW), the general registers, the floating-point registers, the control registers, the prefix register, and the registers for the clock comparator and the CPU timer. Each CPU in an installation provides access to a time-of-day (TOD) clock, which may be local to that CPU or shared with other CPUs in the installation. The instruction operation code determines which type of register is to be used in an operation. See the figure "General, Floating-Point, and Control Registers" later in this chapter for the format of those registers.
The program-status word (PSW) includes the instruction address, condition code, and other information used to control instruction sequencing and to determine the state of the CPU. The active or controlling PSW is called the current PSW. It governs the program currently being executed.

The CPU has an interruption capability, which permits the CPU to switch rapidly to another program in response to exceptional conditions and external stimuli. When an interruption occurs, the CPU places the current PSW in an assigned storage location, called the old-PSW location, for the particular class of interruption. The CPU fetches a new PSW from a second assigned storage location. This new PSW determines the next program to be executed. When it has finished processing the interruption, the interrupting program may reload the old PSW, making it again the current PSW, so that the interrupted program can continue.

There are six classes of interruption: external, I/O, machine check, program, restart, and supervisor call. Each class has a distinct pair of old-PSW and new-PSW locations permanently assigned in real storage.

GENERAL REGISTERS

Instructions may designate information in one or more of 16 general registers. The general registers may be used as base-address registers and index registers in address arithmetic and as accumulators in general arithmetic and logical operations. Each register contains 32 bits. The general registers are identified by the numbers 0-15 and are designated by a four-bit R field in an instruction. Some instructions provide for addressing multiple general registers by having several R fields. For some instructions, the use of a specific general register is implied rather than explicitly designated by an R field of the instruction.

For some operations, two adjacent general registers are coupled, providing a 64-bit format. In these operations, the program must designate an even-numbered register, which contains the leftmost (high-order) 32 bits. The next higher-numbered register contains the rightmost (low-order) 32 bits.

In addition to their use as accumulators in general arithmetic and logical operations, 15 of the 16 general registers are also used as base-address and index registers in address generation. In these cases, the registers are designated by a four-bit B field or X field in an instruction. A value of zero in the B or X field specifies that no base or index is to be applied, and, thus, general register 0 cannot be designated as containing a base address or index.

FLOATING-POINT REGISTERS

Four floating-point registers are available for floating-point operations. They are identified by the numbers 0, 2, 4, and 6 and are designated by a four-bit R field in floating-point instructions. Each floating-point register is 64 bits long and can contain either a short (32-bit) or a long (64-bit) floating-point operand. A short operand occupies the leftmost bit positions of a floating-point register. The rightmost portion of the register is ignored in operations that use short operands and remains unchanged in operations that produce short results. Two pairs of adjacent floating-point registers can be used for extended operands: registers 0 and 2, and registers 4 and 6. Each of these pairs, identified by the numbers 0 and 4, provides for a 128-bit format.

CONTROL REGISTERS

The CPU has 16 control registers, each having 32 bit positions. The bit positions in the registers are assigned to particular facilities in the system, such as program-event recording, and are used either to specify that an operation can take place or to furnish special information required by the facility.

The control registers are identified by the numbers 0-15 and are designated by four-bit R fields in the instructions LOAD CONTROL and STORE CONTROL. Multiple control registers can be addressed by these instructions.
<table>
<thead>
<tr>
<th>R Field</th>
<th>Register Number</th>
<th>Control Registers (32 bits)</th>
<th>General Registers (32 bits)</th>
<th>Floating-Point Registers (64 bits)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0001</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0010</td>
<td>2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0011</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0100</td>
<td>4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0101</td>
<td>5</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0110</td>
<td>6</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0111</td>
<td>7</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1000</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1001</td>
<td>9</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1010</td>
<td>10</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1011</td>
<td>11</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1100</td>
<td>12</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1101</td>
<td>13</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1110</td>
<td>14</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1111</td>
<td>15</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note: The brackets indicate that the two registers may be coupled as a double-register pair, designated by specifying the lower-numbered register in the R field. For example, the general-register pair 14 and 15 is designated by 1110 binary in the R field.

General, Floating-Point, and Control Registers
VECTOR FACILITY

Depending on the model, a vector facility may be provided as an extension of the CPU. When the vector facility is provided on a CPU, it functions as an integral part of that CPU. The functions of the vector facility and its registers are described in the publication IBM System/370 Vector Operations, SA22-7125.

I/O

Input/output (I/O) operations involve the transfer of information between main storage and an I/O device. I/O devices and their control units attach to the channel subsystem, which controls this data transfer.

CHANNEL SUBSYSTEM

The channel subsystem directs the flow of information between I/O devices and main storage. It relieves CPUs of the task of communicating directly with I/O devices and permits data processing to proceed concurrently with I/O processing. The channel subsystem uses one or more channel paths as the communication link in managing the flow of information to or from I/O devices. As part of I/O processing, the channel subsystem also performs the path-management function of testing for channel-path availability, selecting an available channel path, and initiating execution of the operation with the I/O device. Within the channel subsystem are subchannels.

One subchannel is provided for and dedicated to each I/O device accessible to the channel subsystem. Each subchannel contains storage for information concerning the associated I/O device and its attachment to the channel subsystem. The subchannel also provides storage for information concerning I/O operations and other functions involving the associated I/O device. Information contained in the subchannel can be accessed by CPUs using I/O instructions as well as by the channel subsystem and serves as the means of communication between any CPU and the channel subsystem concerning the associated I/O device. The actual number of subchannels provided depends on the model and the configuration; the maximum number of subchannels is 65,536.

I/O devices are attached through control units to the channel subsystem via channel paths. Control units may be attached to the channel subsystem via more than one channel path, and an I/O device may be attached to more than one control unit. In all, an individual I/O device may be accessible to the channel subsystem by as many as eight different channel paths, depending on the model and the configuration. The total number of channel paths provided by a channel subsystem depends on the model and the configuration; the maximum number of channel paths is 256.

I/O DEVICES AND CONTROL UNITS

I/O devices include such equipment as card readers and punches, magnetic-tape units, direct-access storage, displays, keyboards, printers, teleprocessing devices, communications controllers, and sensor-based equipment. Many I/O devices function with an external medium, such as punched cards or magnetic tape. Some I/O devices handle only electrical signals, such as those found in sensor-based networks. In either case, I/O-device operation is regulated by a control unit. In all cases, the control-unit function provides the logical and buffering capabilities necessary to operate the associated I/O device. From the programming point of view, most control-unit functions merge with I/O-device functions. The control-unit function may be housed with the I/O device or in the CPU, or a separate control unit may be used.

OPERATOR FACILITIES

The operator facilities provide the functions necessary for operator control of the machine. Associated with the operator facilities may be an operator-console device, which may also be used as an I/O device for communicating with the program.

The main functions provided by the operator facilities include resetting, clearing, initial program loading, start, stop, alter, and display.
This chapter discusses the representation of information in main storage, as well as addressing, protection, and reference and change recording. The aspects of addressing which are covered include the format of addresses, the concept of address spaces, the various types of addresses, and the manner in which one type of address is translated to another type of address. A list of permanently assigned storage locations appears at the end of the chapter.

Main storage provides the system with directly addressable fast-access storage of data. Both data and programs must be loaded into main storage (from input devices) before they can be processed.

Main storage may include one or more smaller faster-access buffer storages, sometimes called caches. A cache is usually physically associated with a CPU or an I/O processor. The effects, except on performance, of the physical construction and use of distinct storage media are not observable by the program.

Fetching and storing of data by a CPU are not affected by any concurrent channel-subsystem activity or by a concurrent reference to the same storage location by another CPU. When concurrent requests to a main-storage location occur, access normally is granted in a sequence that assigns highest priority to references by the channel subsystem, the priority being rotated among CPUs. If a reference changes the contents of the location, any subsequent storage fetches obtain the new contents.

Main storage may be volatile or nonvolatile. If it is volatile, the contents of main storage are not preserved when power is turned off. If it is nonvolatile, turning power off and then back on does not affect the contents of main storage, provided all CPUs are in the stopped state and no references are made to main storage when power is being turned off. In both types of main storage, the contents of the storage key are not necessarily preserved when the power for main storage is turned off.

Note: Because most references in this publication apply to virtual storage, the abbreviated term "storage" is often used in place of "virtual storage." The term "storage" may also be used in place of "main storage," "absolute storage," or "real storage" when the meaning is clear. The terms "main storage" and "absolute storage" are used to describe storage which is addressable by means of an absolute address. The terms describe fast-access storage, as opposed to auxiliary storage, such as provided by direct-access storage devices. "Real storage" is synonymous with "absolute storage" except for the effects of prefixing.

Storage Addressing

Storage is viewed as a long horizontal string of bits. For most operations, accesses to storage proceed in a left-to-right sequence. The string of bits is subdivided into units of eight bits. An eight-bit unit is called a byte, which is the basic building block of all information formats.

Each byte location in storage is identified by a unique nonnegative integer, which is the address of that byte location or, simply, the byte address. Adjacent byte locations have consecutive addresses, starting with 0 on the left and proceeding in a left-to-right sequence. Addresses are either 24-bit or 31-bit unsigned binary integers and are described in the section "Address Size and Wraparound" in this chapter.

Information Formats

Information is transmitted between storage and a CPU or the channel subsystem one byte, or a group of bytes, at a time. Unless otherwise specified, a group of bytes in storage is addressed by the leftmost byte of the group. The number of bytes in the group is either implied or explicitly specified by the operation to be performed. When used in a CPU operation, a group of bytes is called a field.

Within each group of bytes, bits are numbered in a left-to-right sequence. The leftmost bits are sometimes referred to as the "high-order" bits and the rightmost bits as the "low-order" bits. Bit numbers are not storage addresses, however. Only bytes can be addressed. To operate on individual bits of a byte in storage, it is necessary to access the entire byte.

The bits in a byte are numbered 0 through 7, from left to right.

The bits in an address are numbered 8 through 31 for 24-bit addresses and 1 through 31 for 31-bit addresses. Within any other fixed-length format of multiple bytes, the bits making up the format are consecutively numbered starting from 0.

For purposes of error detection, and in some models for correction, one or more check bits may be transmitted with each byte or with a group of bytes. If check bits are generated automatically by the machine and cannot be directly controlled by the program. References in this publication to the length of

3-2 370-XA Principles of Operation
data fields and registers exclude mention of the associated check bits. All storage capacities are expressed in number of bytes.

When the length of a storage-operand field is implied by the operation code of an instruction, the field is said to have a fixed length, which can be one, two, four, or eight bytes. Larger fields may be implied for some instructions.

When the length of a storage-operand field is not implied but is stated explicitly, the field is said to have a variable length. Variable-length operands can vary in length by increments of one byte.

When information is placed in storage, the contents of only those byte locations are replaced that are included in the designated field, even though the width of the physical path to storage may be greater than the length of the field being stored.

**INTEGRAL BOUNDARIES**

Certain units of information must be on an integral boundary in storage. A boundary is called integral for a unit of information when its storage address is a multiple of the length of the unit in bytes. Special names are given to fields of two, four, and eight bytes on an integral boundary. A halfword is a group of two consecutive bytes on a two-byte boundary and is the basic building block of instructions. A word is a group of four consecutive bytes on a four-byte boundary. A doubleword is a group of eight consecutive bytes on an eight-byte boundary. (See the figure "Integral Boundaries with Storage Addresses.")

When storage addresses designate halfwords, words, and doublewords, the binary representation of the address contains one, two, or three rightmost zero bits, respectively.

Instructions must be on two-byte integral boundaries, and CCWs, IDAWs, and the storage operands of certain instructions must be on other integral boundaries. The storage operands of most instructions do not have boundary-alignment requirements.

Chapter 3. Storage 3-3
Storage Addresses

<table>
<thead>
<tr>
<th>Bytes</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Halfwords</td>
<td>0</td>
<td>2</td>
<td>4</td>
<td>6</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Words</td>
<td>0</td>
<td>4</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Doublewords</td>
<td>0</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Integral Boundaries with Storage Addresses

**Programing Note**

For fixed-field-length operations with field lengths that are a power of 2, significant performance degradation is possible when storage operands are not positioned at addresses that are integral multiples of the operand length. To improve performance, frequently used storage operands should be aligned on integral boundaries.

**Address Types and Formats**

**Address Types**

For purposes of addressing main storage, three basic types of addresses are recognized: absolute, real, and virtual. The addresses are distinguished on the basis of the transformations that are applied to the address during a storage access. Address translation converts virtual to real, and prefixing converts real to absolute. In addition to the three basic address types, additional types are defined which are treated as one or another of the three basic types, depending on the instruction and the current mode.

**Absolute Address**

An absolute address is the address assigned to a main-storage location. An absolute address is used for a storage access without any transformations performed on it.

The channel subsystem and all CPUs in the configuration refer to a shared main-storage location by using the same absolute address. Available main storage is usually assigned contiguous absolute addresses starting at 0, and the addresses are always assigned in complete 4K-byte blocks on integral boundaries. An exception is recognized when an attempt is made to use an absolute address in a block which has not been assigned to physical locations. On some models, storage-reconfiguration controls may be provided which permit the operator to change the correspondence between absolute addresses and physical locations. However, at any one time, a physical location is not associated with more than one absolute address.

Storage consisting of byte locations sequenced according to their absolute addresses is referred to as absolute storage.

**Real Address**

A real address identifies a location in real storage. When a real address is used for an access to main storage, it is converted, by means of prefixing, to an absolute address.

At any instant there is one real-address to absolute-address mapping for each CPU in the configuration. When a real address is used by a CPU to access main
storage, it is converted to an absolute address by prefixing. The particular transformation is defined by the value in the prefix register for the CPU.

Storage consisting of byte locations sequenced according to their real addresses is referred to as real storage.

Virtual Address

A virtual address identifies a location in virtual storage. When a virtual address is used for an access to main storage, it is translated by means of dynamic address translation to a real address, which is then further converted by prefixing to an absolute address.

Primary Virtual Address

A primary virtual address is a virtual address which is to be translated by means of the primary segment-table designation. Logical addresses and instruction addresses are treated as primary virtual addresses when in the primary-space mode. The first-operand address of MOVE TO PRIMARY and the second-operand address of MOVE TO SECONDARY are always treated as primary virtual addresses.

Secondary Virtual Address

A secondary virtual address is a virtual address which is to be translated by means of the secondary segment-table designation. Logical addresses are treated as secondary virtual addresses when in the secondary-space mode. The second-operand address of MOVE TO PRIMARY and the first-operand address of MOVE TO SECONDARY are always treated as secondary virtual addresses.

Logical Address

Except where otherwise specified, the storage-operand addresses for most instructions are logical addresses. Logical addresses are treated as real addresses in the real mode, treated as primary virtual addresses in the primary-space mode, and treated as secondary virtual addresses in the secondary-space mode. Some instructions have storage-operand addresses or storage accesses associated with the instruction which do not follow the rules for logical addresses. In all such cases, the instruction definition contains a definition of the type of address.

Instruction Address

Addresses used to fetch instructions from storage are called instruction addresses. Instruction addresses are treated as real addresses in the real mode, treated as primary virtual addresses in the primary-space mode, and treated as either primary virtual addresses or secondary virtual addresses in the secondary-space mode. The instruction address in the current PSW and the target address of EXECUTE are instruction addresses.

Note: When the CPU is in the secondary-space mode, it is unpredictable whether instructions, including the target of EXECUTE, are fetched from the primary address space or the secondary address space. For details, see the section "Translation Modes" and the associated programming notes under the section "Dynamic Address Translation" in this chapter.

Effective Address

In some situations, it is convenient to use the term "effective address." An effective address is the address which results from address arithmetic, before address translation, if any, is performed. Address arithmetic is the addition of the base and displacement or of the base, index, and displacement.

ADDRESS SIZE AND WRAPAROUND

Two sizes of addresses are provided: 24-bit and 31-bit. A 24-bit address can accommodate a maximum of 16,777,216 (16M) bytes; with a 31-bit address, 2,147,483,648 (2G) bytes of storage can be addressed.

The bits of the address are numbered 8-31 and 1-31, respectively, corresponding to the numbering of base-address and index bits in a general register:

```
24-bit Address
0 8 31

31-Bit Address
0 1 31
```
A 24-bit virtual address is expanded to 31 bits by appending seven zeros on the left before it is translated by means of the DAT process, and a 24-bit real address is similarly expanded to 31 bits before it is transformed by prefixing. A 24-bit absolute address is expanded to 31 bits before main storage is accessed. Thus, the 24-bit address always designates the first 16M-byte block of the 2G-byte storage addressable by a 31-bit address.

Unless specifically stated to the contrary, the following definition applies in this publication: whenever the machine generates and provides to the program an address, a 31-bit value imbedded in a 32-bit field is made available (placed in storage or loaded into a register). For 24-bit addresses, bits 0-7 are set to zeros, and the address appears in bit positions 8-31; for 31-bit addresses, bit 0 is set to zero, and the address appears in bit positions 1-31.

The size of effective addresses is controlled by bit 32 of the PSW, the addressing-mode bit. When the bit is zero, the CPU is in the 24-bit addressing mode, and 24-bit operand and instruction effective addresses are specified. When the bit is one, the CPU is in the 31-bit addressing mode, and 31-bit operand and instruction effective addresses are specified (see the section "Address Generation" in Chapter 5, "Program Execution").

The size of the real addresses yielded by the ASN-translation, PC-number-translation ASN-authorization, and tracing processes, and the real (or absolute) addresses yielded by the DAT process, is always 31 bits.

The size of the data address in a CCW is under control of the format-control bit in the operation-request block designated by a START SUBCHANNEL instruction. The CCWs with 24-bit and 31-bit addresses are called format-0 and format-1 CCWs, respectively. Format-0 and format-1 CCWs are described in Chapter 15, "Basic I/O Functions."

Address Wraparound

The CPU performs address generation when it forms an operand or instruction address or when it generates the address of a table entry from the appropriate table origin and index. It also performs address generation when it increments an address to access successive bytes of a field. Similarly, the channel subsystem performs address generation when it increments an address (1) to fetch a CCW, (2) to fetch an IDAW, or (3) to transfer data.

When, during the generation of the address, an address is obtained that exceeds the value allowed for the address size (2^24 - 1 or 2^31 - 1), one of the following two actions is taken:

1. The carry out of the high-order bit position of the address is ignored. This handling of an address of excessive size is called wraparound.

2. An interruption condition is recognized.

The effect of wraparound is to make an address space appear circular; that is, address 0 appears to follow the maximum allowable address. Address arithmetic and wraparound occur before transformation, if any, of the address by DAT or prefixing.

Addresses generated by the CPU always wrap, except for addresses generated for DAT-table entries. For DAT-table entries, it is unpredictable whether the address wraps or whether an addressing exception is recognized.

For channel-program execution, when the generated address exceeds the value for the address size (or, for the read-backward command is decremented below 0), an I/O program-check condition is recognized.

The figure "Address-Space Wraparound" identifies what limit values apply to the generation of different addresses and how addresses are handled when they exceed the allowed value.
<table>
<thead>
<tr>
<th>Address Generation for</th>
<th>Address Type</th>
<th>Handling When Address Would Wrap</th>
</tr>
</thead>
<tbody>
<tr>
<td>Instructions and operands when AM is zero</td>
<td>L,I,R,V</td>
<td>W24</td>
</tr>
<tr>
<td>Successive bytes of instructions and operands when AM is zero</td>
<td>I,L,V¹</td>
<td>W24</td>
</tr>
<tr>
<td>Instructions and operands when AM is one</td>
<td>L,I,R,V</td>
<td>W31</td>
</tr>
<tr>
<td>Successive bytes of instructions and operands when AM is one</td>
<td>I,L,V¹</td>
<td>W31</td>
</tr>
<tr>
<td>DAT-table entries when used for implicit translation</td>
<td>A or R²</td>
<td>X31</td>
</tr>
<tr>
<td>DAT-table entries when used for LRA</td>
<td>A or R²</td>
<td>X31</td>
</tr>
<tr>
<td>ASN-first-table, ASN-second-table, authorization-table, linkage-table, and entry-table entries</td>
<td>R</td>
<td>W31</td>
</tr>
<tr>
<td>I/O measurement block</td>
<td>A</td>
<td>P31</td>
</tr>
</tbody>
</table>

For a channel program with format-0 CCWs:

- Channel-program address in ORB                                    | A            | P24                              |
- Successive CCWs                                                    | A            | P24                              |
- Successive IDAWs                                                   | A            | P24                              |
- Successive bytes of I/O data (without IDAWs)                       | A            | P24                              |
- Successive bytes of I/O data (with IDAWs)                          | A            | P31                              |

For a channel program with format-1 CCWs:

- Channel-program address in ORB                                    | A            | P31                              |
- Successive CCWs                                                    | A            | P31                              |
- Successive IDAWs                                                   | A            | P31                              |
- Successive bytes of I/O data (without IDAWs)                       | A            | P31                              |
- Successive bytes of I/O data (with IDAWs)                          | A            | P31                              |

Address Wraparound (Part 1 of 2)
Explanation:

1 Real addresses do not apply in this case since the instructions which designate operands by means of real addresses cannot designate operands that cross boundaries \(2^{24}\) and \(2^{31}\).

2 It is unpredictable whether the address is absolute or real.

A Absolute address.

AM Addressing mode bit in the PSW.

I Instruction address.

L Logical address.

P24 An I/O program-check condition is recognized when the address exceeds \(2^{24} - 1\) or is decremented below zero.

P31 An I/O program-check condition is recognized when the address exceeds \(2^{31} - 1\) or is decremented below zero.

R Real address.

V Virtual address.

W24 Wrap to location 0 after location \(2^{24} - 1\) and vice versa.

W31 Wrap to location 0 after location \(2^{31} - 1\) and vice versa.

X31 When the address exceeds \(2^{31} - 1\), it is model-dependent whether the address wraps to location 0 after location \(2^{31} - 1\) or whether an addressing exception is recognized.

Address Wraparound (Part 2 of 2)

STORAGE KEY

A storage key is associated with each 4K-byte block of storage that is available in the configuration. The storage key has the following format:

```
  ACC  F  R  C
```

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Access-Control Bits (ACC)</td>
</tr>
<tr>
<td>1</td>
<td>Fetch-Protection Bit (F)</td>
</tr>
<tr>
<td>2</td>
<td>Reference Bit (R)</td>
</tr>
<tr>
<td>3</td>
<td>Change Bit (~)</td>
</tr>
</tbody>
</table>

The bit positions in the storage key are allocated as follows:

Access-Control Bits (ACC): If a reference is subject to key-controlled protection, the four access-control bits, bits 0-3, are matched with the four-bit access key when information is stored, or when information is fetched from a location that is protected against fetching.

Fetch-Protection Bit (F): If a reference is subject to key-controlled protection, the fetch-protection bit, bit 4, controls whether key-controlled protection applies to fetch-type references: a zero indicates that only store-type references are monitored and that fetching with any access key is permitted; a one indicates that key-controlled protection applies to both fetching and storing. No distinction is made between the fetching of instructions and of operands.

Reference Bit (R): The reference bit, bit 5, normally is set to one each time a location in the corresponding storage block is referred to either for storing or for fetching of information.

Change Bit (~): The change bit, bit 6, is set to one each time information is stored at a location in the corresponding storage block.

Storage keys are not part of addressable storage. The entire storage key is set by SET STORAGE KEY EXTENDED and inspected by INSERT STORAGE KEY EXTENDED. Additionally, the instruction RESET REFERENCE BIT EXTENDED provides a means of inspecting the reference and change bits and of setting the reference bit to zero. Bits 0-4 of the storage key are inspected by the INSERT VIRTUAL STORAGE KEY instruction. The contents of the storage key are unpredictable during and after the execution of the usability test of the TEST BLOCK instruction.

PROTECTION

Three protection facilities are provided to protect the contents of main storage from destruction or misuse by programs that contain errors or are unauthorized: key-controlled protection, page protection, and low-address protection. The protection facilities are applied independently; access to main storage is only permitted when none of the facilities prohibit the access.

Key-controlled protection affords protection against improper storing or against both improper storing and fetching, but not against improper fetching alone.
KEY-CONTROLLED PROTECTION

When key-controlled protection applies to a storage access, a store is permitted only when the storage key matches the access key associated with the request for storage access; a fetch is permitted when the keys match or when the fetch-protection bit of the storage key is zero.

The keys are said to match when the four access-control bits of the storage key are equal to the access key, or when the access key is zero.

The protection action is summarized in the figure "Summary of Protection Action."

<table>
<thead>
<tr>
<th>Fetch-Protection Bit of Storage Key</th>
<th>Key Relation</th>
<th>Is Access to Storage Permitted?</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Fetch</td>
</tr>
<tr>
<td>0</td>
<td>Match</td>
<td>Yes</td>
</tr>
<tr>
<td>0</td>
<td>Mismatch</td>
<td>Yes</td>
</tr>
<tr>
<td>1</td>
<td>Match</td>
<td>Yes</td>
</tr>
<tr>
<td>1</td>
<td>Mismatch</td>
<td>No</td>
</tr>
</tbody>
</table>

Explanation:

- Match: The four access-control bits of the storage key are equal to the access key, or the access key is zero. Access is permitted.
- Yes: Access is permitted. On fetching, the information is not made available to the program; on storing, the contents of the storage location are not changed.
- No: Access is not permitted.

Summary of Protection Action
When the access to storage is initiated by the CPU and key-controlled protection applies, the PSW key is the access key, except that, for the second operand of MOVE WITH KEY and MOVE TO PRIMARY and the first operand of MOVE TO SECONDARY, the access key is specified in a general register. The PSW key occupies bit positions 8-11 of the current PSW.

When the access to storage is for the purpose of channel-program execution, the subchannel key associated with that channel program is the access key. The subchannel key for a channel program is specified in the operation-request block (ORB). When, for purposes of channel-subsystem monitoring, an access to the measurement-block is made, the measurement-block key is the access key. The measurement-block key is specified by the SET CHANNEL MONITOR instruction.

When a CPU access is prohibited because of key-controlled protection, the unit of operation is suppressed, or the instruction is terminated, and a program interruption for a protection exception takes place. When a channel-program access is prohibited, the start function is ended, and the protection-check condition is indicated in the associated interruption-response block (IRB). When a measurement-block access is prohibited, the I/O measurement-block protection-check condition is indicated.

When a store access is prohibited because of key-controlled protection, the contents of the protected location remain unchanged. When a fetch access is prohibited, the protected information is not loaded into a register, moved to another storage location, or provided to an I/O device. For a prohibited instruction fetch, the instruction is suppressed, and an arbitrary instruction-length code is indicated.

Key-controlled protection is independent of whether the CPU is in the problem or the supervisor state and, except as described below, does not depend on the type of CPU instruction or channel-command word being executed.

Except where otherwise specified, all accesses to storage locations that are explicitly designated by the program and that are used by the CPU to store or fetch information are subject to key-controlled protection.

Accesses to the second operand of TEST BLOCK are not subject to key-controlled protection.

All storage accesses by the channel subsystem to access the I/O measurement block, or by a channel program to fetch a CCW or IDAW or to access a data area designated during the execution of a CCW, are subject to key-controlled protection. However, if a CCW, an IDAW, or output data is prefetched, a protection check is not indicated until the CCW or IDAW is due to take control or until the data is due to be written.

Key-controlled protection is not applied to accesses that are implicitly made for any of such sequences as:

- An interruption
- CPU logout
- Fetching of table entries for dynamic-address translation, PC-number translation, ASN translation, or ASN authorization
- Tracing
- A store-status function
- Storing in real locations 184-191 when TEST PENDING INTERRUPTION has an operand address of zero
- Initial program loading

Similarly, protection does not apply to accesses initiated via the operator facilities for altering or displaying information. However, when the program explicitly designates these locations, they are subject to protection.

Fetch-Protection-Override Control

Bit 6 of control register 0 is the fetch-protection-override control. When the bit is one, fetch protection is ignored for locations at effective addresses 0-2047. Fetch-protection override applies to instruction fetch and to the fetch accesses of instructions whose operand addresses are logical, virtual, or real. It does not apply to fetch accesses made for the purpose of channel-program execution or for the purpose of channel-subsystem monitoring. When this bit is set to zero, fetch protection of locations at effective addresses 0-2047 is determined by the state of the fetch-protection bit of the storage key associated with those locations.

Fetch-protection override has no effect on accesses which are not subject to key-controlled protection.

PAGE PROTECTION

The page-protection facility controls access to virtual storage by using the page-protection bit in each page-table entry. It provides protection against improper storing.
The page-protection bit, bit 22 of the page-table entry, controls whether storing is allowed into the corresponding 4K-byte page. When the bit is zero, both fetching and storing are permitted; when the bit is one, only fetching is permitted. When an attempt is made to store into a protected page, a program interruption for protection takes place. The contents of the protected location remain unchanged.

Page protection applies to all store-type references that use a virtual address.

LOW-ADDRESS PROTECTION

The low-address-protection facility provides protection against the destruction of main-storage information used by the CPU during interruption processing. This is accomplished by prohibiting instructions from storing with effective addresses in the range 0 through 511. The range criterion is applied before address transformation, if any, of the address by dynamic address translation or prefixing.

Low-address protection is under control of bit 3 of control register 0, the low-address-protection-control bit. When the bit is zero, low-address protection is off; when the bit is one, low-address protection is on.

If an access is prohibited because of low-address protection, the contents of the protected location remain unchanged, a program interruption for a protection exception takes place, and the unit of operation is suppressed or the instruction terminated.

Any attempt by the program to store by using effective addresses in the range 0 through 511 are subject to low-address protection. Low-address protection is applied to the store accesses of instructions whose operand addresses are logical, virtual, or real. Low-address protection is also applied to the trace table.

Low-address protection is not applied to accesses made by the CPU or the channel subsystem for such sequences as interruptions, the storing of the I/O-interruption code in real locations 184-191 by TEST PENDING INTERRUPTION, and the initial-program-loading and store-status functions, nor is it applied to data stores during I/O data transfer. However, explicit stores by a program at any of these locations are subject to low-address protection.

Programming Note

Low-address protection and key-controlled protection apply to the same store accesses, except that:

- Low-address protection does not apply to storing performed by the channel subsystem, whereas key-controlled protection does.
- Key-controlled protection does not apply to tracing or the second operand of TEST BLOCK, whereas low-address protection does.

REFERENCE RECORDING

Reference recording provides information for use in selecting pages for replacement. Reference recording uses the reference bit, bit 5 of the storage key. The reference bit is set to one each time a location in the corresponding storage block is referred to either for fetching or storing information, regardless of whether DAT is on or off.

Reference recording is always active and takes place for all storage accesses, including those made by any CPU, any operator facility, or the channel subsystem. It takes place for explicit accesses made by the machine, such as those which are part of interruptions and I/O-instruction execution.

Reference recording does not occur for operand accesses of the following instructions since they directly refer to a storage key without accessing a storage location:

- INSERT STORAGE KEY EXTENDED
- INSERT VIRTUAL STORAGE KEY
- RESET REFERENCE BIT EXTENDED (reference bit is set to zero)
- SET STORAGE KEY EXTENDED (reference bit is set to a specified value)

The record provided by the reference bit is substantially accurate. The reference bit may be set to one by fetching data or instructions that are neither designated nor used by the program, and, under certain conditions, a reference may be made without the reference bit being set to one. Under certain unusual circumstances, a reference bit may be set to zero by other than explicit program action.

CHANGE RECORDING

Change recording provides information as to which pages have to be saved in Chapter 3. Storage 3-11
auxiliary storage when they are replaced in main storage. Change recording uses the change bit, bit 6 of the storage key.

The change bit is set to one each time a store access causes the contents in the corresponding storage block to be changed. A store access that does not change the contents of storage may or may not set the change bit to one.

The change bit is not set to one for an attempt to store if the access is prohibited. In particular:

1. For the CPU, a store access is prohibited whenever an access exception exists for that access, or whenever an exception exists which is of higher priority than the priority of an access exception for that access.

2. For the channel subsystem, a store access is prohibited whenever a key-controlled-protection violation exists for that access.

Change recording is always active and takes place for all store accesses to storage, including those made by any CPU, any operator facility, or the channel subsystem. It takes place for implicit references made by the machine, such as those which are part of interruptions.

Change recording does not take place for the operands of the following instructions since they directly modify a storage key without modifying a storage location:

- **RESET**
- **REFERENCE**
- **BIT EXTENDED**
- **SET STORAGE KEY EXTENDED** (change bit is set to a specified value)

Change bits which have been changed from zeros to ones are not necessarily restored to zeros on CPU retry (see the section "CPU Retry" in Chapter 11, "Machine-Check Handling"). See the section "Exceptions to Nullification and Suppression" in Chapter 5, "Program Execution," for a description of the handling of the change bit in certain unusual situations.

**PREFIXING**

Prefixing provides the ability to assign the range of real addresses 0-4095 (the prefix area) to a different block in absolute storage for each CPU, thus permitting more than one CPU sharing main storage to operate concurrently with a minimum of interference, especially in the processing of interruptions.

Prefixing causes real addresses in the range 0-4095 to correspond to the block of 4K absolute addresses identified by the value in the prefix register for the CPU, and the block of real addresses identified by the value in the prefix register to correspond to absolute addresses 0-4095. The remaining real addresses are the same as the corresponding absolute addresses. This transformation allows each CPU to access all of main storage, including the first 4K bytes and the locations designated by the prefix registers of other CPUs.

The relationship between real and absolute addresses is graphically depicted in the figure "Relationship between Real and Absolute Addresses."

The prefix is a 19-bit quantity contained in bit positions 1-19 of the prefix register. The register has the following format:

```
+-----------------
|         Prefix  |
+-----------------
| 0 1 20 31      |
```

The contents of the register can be set and inspected by the privileged instructions **SET PREFIX** and **STORE PREFIX**, respectively. On setting, bits corresponding to bit positions 0 and 20-31 of the prefix register are ignored. On storing, zeros are provided for these bit positions. When the contents of the prefix register are changed, the change is effective for the next sequential instruction.

When prefixing is applied, the real address is transformed into an absolute address by using one of the following rules, depending on bits 1-19 of the real address:

1. **Bits 1-19 of the address, if all zeros, are replaced with bits 1-19 of the prefix.**
2. **Bits 1-19 of the address, if equal to bits 1-19 of the prefix, are replaced with zeros.**
3. **Bits 1-19 of the address, if not all zeros and not equal to bits 1-19 of the prefix, remain unchanged.**

In all cases, bits 20-31 of the address remain unchanged.
(1) Real addresses in which bits 1-19 are equal to the prefix for this CPU (A or B).

(2) Absolute addresses of the block that contains for this CPU (A or B) the real locations 0-4095.

Relationship between Real and Absolute Addresses

Only the address presented to storage is translated by prefixing. The contents of the source of the address remain unchanged.

The distinction between real and absolute addresses is made even when the prefix register contains all zeros, in which case a real address and its corresponding absolute address are identical.

ADDRESS SPACES

An address space is a consecutive sequence of integer numbers (virtual addresses), together with the specific transformation parameters which allow each number to be associated with a byte location in storage. The sequence starts at zero and proceeds left to right.

When a virtual address is used by a CPU to access main storage, it is first converted, by means of dynamic address translation (DAT), to a real address, and then, by means of prefixing, to an absolute address. DAT uses two levels of tables (segment tables and page tables) as transformation parameters. The designation (origin and length) of a segment table is found for use by DAT in a control register.

At any instant the CPU can translate virtual addresses of two address spaces -- the primary address space, consisting of primary virtual addresses, and the secondary address space, consisting of secondary virtual addresses. The segment table defining the primary address space is specified by control register 1 and that defining the secondary address space by control register 7.

Each address space is assigned an address-space number (ASN). An ASN-translation mechanism is provided which, given an ASN, can locate (by using a two-level table lookup) the designation...
of the segment table which defines the address space. Certain instructions use ASN translation and load the resulting segment-table designation into the appropriate control register.

By using the ASN-translation mechanism, any one of up to 64K address spaces can be selected to become the primary or secondary address space.

The ASNs for the primary and secondary address spaces are assigned positions in control registers. The ASN for the primary address space, called the primary ASN, is assigned bits 16-31 of control register 4, and that for the secondary address space, called the secondary ASN, is assigned bits 16-31 of control register 3. The registers have the following formats:

Control Register 4

<table>
<thead>
<tr>
<th>PASN</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
</tr>
<tr>
<td>31</td>
</tr>
</tbody>
</table>

Control Register 3

<table>
<thead>
<tr>
<th>SASN</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
</tr>
<tr>
<td>31</td>
</tr>
</tbody>
</table>

An instruction that uses ASN translation and loads the primary or secondary segment-table designation into the appropriate control register also loads the corresponding ASN into the appropriate control register.

Note: Virtual storage consisting of byte locations ordered according to their virtual addresses in an address space is usually referred to as "storage."

ASN TRANSLATION

ASN translation is the process of translating the 16-bit ASN to locate the address-space-control parameters. ASN translation is performed as part of PROGRAM CALL with space switching (PC-ss), PROGRAM TRANSFER with space switching (PT-ss), and SET SECONDARY ASN with space switching (SSAR-ss). ASN translation is also performed as part of LOAD ADDRESS SPACE PARAMETERS. For PC-ss and PT-ss, the ASN which is translated replaces the primary ASN in control register 4. For SSAR-ss, the ASN which is translated replaces the secondary ASN in control register 3. These two translation processes are called primary ASN translation and secondary ASN translation, respectively, and both can occur for LOAD ADDRESS SPACE PARAMETERS. The ASN-translation process is the same for both primary and secondary ASN translation; only the uses of the results of the process are different.

The ASN-translation process uses two tables, the ASN first table and the ASN second table. They are used to locate the address-space-control parameters and a third table, the authority table, which is used when ASN authorization is performed.

For the purposes of this translation, the 16-bit ASN is considered to consist of two parts: the ASN-first-table index (AFX) is the leftmost 10 bits of the ASN, and the ASN-second-table index (ASX) is the six rightmost bits. The ASN has the following format:

ASN

<table>
<thead>
<tr>
<th>AFX</th>
<th>ASX</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>10</td>
</tr>
<tr>
<td>15</td>
<td></td>
</tr>
</tbody>
</table>

The AFX is used to select an entry from the ASN first table. The origin of the ASN first table is designated by the ASN-first-table origin in control register 14. The ASN-first-table entry contains the origin of the ASN second table. The ASX is used to select an entry from the ASN second table. This entry contains the address-space-control parameters.

ASN-TRANSLATION CONTROLS

ASN translation is controlled by the ASN-translation-control bit and the ASN-first-table origin, both of which reside in control register 14. The register has the following format:

Control Register 14

<table>
<thead>
<tr>
<th>T</th>
<th>AFTO</th>
</tr>
</thead>
<tbody>
<tr>
<td>12</td>
<td>31</td>
</tr>
</tbody>
</table>

ASN-Translation Control (T): Bit 12 of control register 14 is the ASN-translation-control bit. This bit provides a mechanism whereby the control program can indicate whether ASN translation can occur while a particular program is being executed. Bit 12 must be one to allow completion of these instructions:

LOAD ADDRESS SPACE PARAMETERS
SET SECONDARY ASN
PROGRAM CALL with space switching
PROGRAM TRANSFER with space switching
Otherwise, a special-operation exception is recognized. The ASH-translation-control bit is examined in both the problem and the supervisor states.

ASH-First-Table Origin (AFTO): Bits 13-31 of control register 14, with 12 zeros appended on the right, form a 31-bit real address that designates the beginning of the ASH first table.

ASH-First-Table Entries

<table>
<thead>
<tr>
<th>I</th>
<th>ASTO</th>
<th>0000</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>28</td>
</tr>
</tbody>
</table>

The fields in the entry are allocated as follows:

ASTX-Invalid Bit (I): Bit 0 controls whether the ASH second table associated with the ASH-first-table entry is available. When bit 0 is zero, ASH translation proceeds by using the designated ASH second table. When the bit is one, the ASH translation cannot continue.

ASH-Second-Table Origin (ASTO): Bits 1-27, with four zeros appended on the right, are used to form a 31-bit real address that designates the beginning of the ASH second table.

Bits 28-31 of the AFT entry must be zeros; otherwise, an ASH-translation-specification exception is recognized as part of the execution of the instruction using that entry for ASH translation.

ASH-Second-Table Entries

<table>
<thead>
<tr>
<th>I</th>
<th>AX</th>
<th>ATL</th>
<th>0000</th>
</tr>
</thead>
<tbody>
<tr>
<td>32</td>
<td>48</td>
<td>60</td>
<td>63</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>I</th>
<th>STD</th>
<th>00</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>STO</td>
<td>/ /</td>
</tr>
<tr>
<td>64</td>
<td>84</td>
<td>89</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>I</th>
<th>LTD</th>
<th>00</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>LTO</td>
<td>/ /</td>
</tr>
<tr>
<td>96</td>
<td>121</td>
<td>127</td>
</tr>
</tbody>
</table>

The fields in the entry are allocated as follows:

ASTX-Invalid Bit (I): Bit 0 controls whether the address space associated with the ASH-second-table entry is available. When bit 0 is zero, ASH translation proceeds. When the bit is one, the ASH translation cannot continue.

Authority-Table Origin (ATO): Bits 1-29, with two zeros appended on the right, are used to form a 31-bit real address that designates the beginning of the authority table.

Authorization Index (AX): Bits 32-47 are used as a result of primary ASH translation by PROGRAM CALL and PROGRAM TRANSFER and may be used by LOAD ADDRESS SPACE PARAMETERS. The AX field is ignored for secondary ASH translation.

Authority-Table Length (ATL): Bits 48-59 specify the length of the authority table in units of four bytes, thus making the authority table variable in multiples of 16 entries. The length of the authority table, in units of four bytes, is one more than the ATL value. The contents of the ATL field are used to establish whether the entry designated by a particular AX falls within the authority table.

Segment-Table Designation (STD): Bits 64-95 are used as a result of ASH translation to replace the primary-segment-table designation (PSTD) or the secondary-segment-table designation (SSTD). For SET SECONDARY ASH, the STD field is placed in the SSTD, bits 0-31 of control register 7. For PROGRAM CALL, the STD field is placed in the PSTD, bits 0-31 of control register 1. Each of these actions may occur independently for LOAD ADDRESS SPACE PARAMETERS. For PROGRAM TRANSFER, the STD field is placed in both the PSTD and SSTD, bits 0-31 of control registers 1 and 7, respectively. The contents of

Chapter 3. Storage 3-15
the entire STD field are placed in the appropriate control registers without being inspected for validity.

Space-Switch-Event Control (~): Bit 0 of the segment-table designation is the space-switch-event-control bit. When, in PC-ss or PT-ss, this bit is one in control register 1 either before or after the execution of the PC-ss or PT-ss, a program interruption for a space-switch event occurs after the execution of the instruction is completed. When, in LOAD ADDRESS SPACE PARAMETERS, this bit is one during primary ASN translation, this fact is indicated by the condition code.

Linkage-Table Designation (LTD): Bits 96-127 are used as a result of primary ASN translation. The linkage-table-designation field contains the subsystem-linkage-control bit (V) (bit 96), the linkage-table origin (LTO) (bits 97-120), and the linkage-table length (LTL) (bits 121-127). The contents of the LTD field are placed in control register 5 as a result of primary ASN translation.

Bits 30, 31, and 60-63 of the AST entry must be zeros; otherwise, an ASN-translation-specification exception is recognized as part of the execution of the instruction using that entry for ASN translation.

Programming Note

The unused portion of the STD field, bits 84-88 of the AST entry, which corresponds to bits 20-24 of the PSTD and SSTD, should be set to zeros. These bits are reserved for future expansion, and programs which place nonzero values in these bit positions may not operate compatibly on future machines.

ASN-TRANSLATION PROCESS

This section describes the ASN-translation process as it is performed during the execution of PROGRAM CALL with space switching, PROGRAM TRANSFER with space switching, and SET SECONDARY ASN with space switching. ASN translation for LOAD ADDRESS SPACE PARAMETERS is the same, except that AFX-translation and ASX-translation exceptions do not occur; such situations are instead indicated by the condition code. Translation of an ASN is performed by means of two tables, an ASN first table and an ASN second table, both of which reside in main storage.

The ASN first index is used to select an entry from the ASN first table. This entry designates the ASN second table to be used.

The ASN second index is used to select an entry from the ASN second table. This entry contains the address-space-control parameters.

If the I bit is one in either the ASN-first-table entry or ASN-second-table entry, the entry is invalid, and the ASN-translation process cannot be completed. An AFX-translation exception or ASX-translation exception is recognized.

Whenever access to main storage is made during the ASN translation process for the purpose of fetching an entry from an ASN first table or ASN second table, key-controlled protection does not apply.

The ASN translation process is shown in the figure "ASN Translation."
ASH Translation

**ASH-First-Table Lookup**

The AFX portion of the ASH, in conjunction with the ASH-first-table origin, is used to select an entry from the ASN second table.

The 31-bit real address of the ASN-first-table entry is obtained by appending 12 zeros on the right to the AFT origin contained in bit positions 13-31 of control register 14 and adding the AFX portion with two rightmost and 19 leftmost zeros appended. This addition cannot cause a carry into bit position 0. All 31 bits of the address are used, regardless of whether the current PSW specifies the 24-bit or 31-bit addressing mode.

All four bytes of the ASN-first-table entry appear to be fetched concurrently as observed by other CPUs. The fetch access is not subject to protection. When the storage address which is generated for fetching the ASN-first-table entry designates a location which is not available in the configuration, an addressing exception is recognized, and the operation is suppressed.

Bit 0 of the four-byte AFT entry specifies whether the corresponding AST is available. If this bit is one, an AFX-translation exception is recognized. If bit positions 28-31 of the AFT entry do not contain zeros, an ASN-translation-specification exception is recognized. When no exceptions are recognized, the entry fetched from the AFT is used to access the AST.

**ASH-Second-Table Lookup**

The ASX portion of the ASN, in conjunction with the ASN-second-table origin contained in the ASH-first-table entry, is used to select an entry from the ASN second table.

The 31-bit real address of the ASN-second-table entry is obtained by...
appending four zeros on the right to
bits 1-27 of the ASN-first-table entry
and adding the ASX with four rightmost
and 21 leftmost zeros appended. A
carry, if any, into bit position 0 is
ignored. All 31 bits of the address are
used, regardless of whether the current
PSW specifies the 24-bit or 31-bit
addressing mode.

The 16 bytes of the ASN-second-table
entry appear to be fetched word-
concurrent as observed by other CPUs,
with the leftmost word fetched first.
The order in which the remaining three
words are fetched is unpredictable. The
fetch access is not subject to
protection. When the storage address
which is generated for fetching the
ASN-second-table entry designates a
location which is not available in the
configuration, an addressing exception
is recognized, and the operation is
suppressed.

Bit 0 of the 16-byte ASN-second-table
entry specifies whether the address
space is accessible. If this bit is
one, an ASX-translation exception is
recognized. If bit positions 30, 31,
and 60-63 of the ASN-second-table entry
do not contain zeros, an ASN-
translation-specification exception is
recognized.

Recognition of Exceptions during ASN
Translation

The exceptions which can be encountered
during the ASN-translation process are
collectively referred to as ASN
translation exceptions. A list of these
exceptions and their priorities is given
in Chapter 6, "Interruptions."

ASN AUTHORIZATION

ASN authorization is the process of
testing whether the program associated
with the current authorization index is
permitted to establish a particular
address space. The ASN authorization is
performed as part of PROGRAM TRANSFER
with space switching (PT-ss) and SET
SECONDARY ASH with space switching
(SSAR-ss) and may be performed as part
of LOAD ADDRESS SPACE PARAMETERS. ASN
authorization is performed after the
ASN-translation process for these
instructions.

When performed as part of PT-ss, the ASN
authorization tests whether the ASN can
be established as the primary ASN and is
called primary-ASN authorization. When
performed as part of LOAD ADDRESS SPACE
PARAMETERS or SSAR-ss, the ASN authori-

Authority-Table Length (ATL): Bits 48-59 specify the length of the authority table in units of four bytes, thus making the authority table variable in multiples of 16 entries. The length of the authority table, in units of four bytes, is equal to one more than the ATL value. The contents of the length field are used to establish whether the entry designated by the authorization index falls within the authority table.

Authority-Table Entries

The authority table consists of entries of two bits each; accordingly, each byte of the authority table contains four entries in the following format:

<table>
<thead>
<tr>
<th>PS</th>
<th>PS</th>
<th>PS</th>
<th>PS</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>7</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The fields are allocated as follows:

Primary Authority (P): The left bit of an authority-table entry controls whether the program with the authorization index corresponding to the entry is permitted to establish the address space as a primary address space. If the P bit is one, the access is permitted. If the P bit is zero, the access is not permitted.

Secondary Authority ($): The right bit of an authority-table entry controls whether the program with the corresponding authorization index is permitted to establish the address space as a secondary address space. If the S bit is one, the access is permitted. If the S bit is zero, the access is not permitted.

ASN-AUTHORIZATION PROCESS

This section describes the ASN-authorization process as it is performed during the execution of PROGRAM TRANSFER with space switching and SET SECONDARY ASN with space switching. For these two instructions, the ASN-authorization process is performed by using the authorization index currently in control register 4. Secondary authorization for LOAD ADDRESS SPACE PARAMETERS is the same, except that the value which will become the new contents of control register 4 is used for the authorization index, and a secondary-authority exception does not occur. Instead, such a situation is indicated by the condition code.

The ASN-authorization process is performed by using the authorization index, in conjunction with the authority-table origin and length from the AST entry, to select an authority-table entry. The entry is fetched, and either the primary- or secondary-authority bit is examined, depending on whether the primary- or secondary-ASN-authorization process is being performed. The ASN-authorization process is shown in the figure "ASN Authorization."
For primary ASN authorization (PT-ss only):
Primary-authority exception if P bit zero or table length exceeded.

For secondary ASN authorization (SSAR-ss only):
Secondary-authority exception if S bit zero or table length exceeded.

For secondary ASN authorization (LASP only):
Set condition code 2 if S bit zero or table length exceeded.

R: Address is real

ASN Authorization

Authority-Table Lookup

The authorization index, in conjunction with the authority-table origin contained in the ASN-second-table entry, is used to select an entry from the authority table.

The authorization index is contained in bit positions 0-15 of control register 4.

Bit positions 1-31 of the AST entry contain the 31-bit real address of the authority table (ATO), and bit positions 48-59 contain the length of the authority table (ATL).

The 31-bit real address of a byte in the authority table is obtained by appending two zeros on the right to the authority-table origin and adding the 14 leftmost bits of the authorization index with 17 zeros appended on the left. A carry, if any, into bit position 0 is ignored. All 31 bits of the address are used, regardless of whether the current PSW specifies the 24-bit or 31-bit addressing mode.

As part of the authority-table-entry lookup process, bits 0-11 of the authorization index are compared against the authority-table length. If the compared portion is greater than the authority-table length, a primary-authority exception or secondary-authority exception is recognized for PT-ss or SSAR-ss, respectively. For LOAD ADDRESS SPACE PARAMETERS, when the authority-table length is exceeded, condition code 2 is set.
The fetch access to the byte in the authority table is not subject to protection. When the storage address which is generated for fetching the byte designates a location which is not available in the configuration, an addressing exception is recognized, and the operation is suppressed.

The byte contains four authority-table entries of two bits each. The rightmost two bits of the authorization index, bits 14 and 15 of control register 4, are used to select one of the four entries. The left or right bit of the entry is then tested, depending on whether the authorization test is for a primary ASN or a secondary ASN. The following table shows the bit which is selected from the byte as a function of bits 14 and 15 of the authorization index and the instruction PT-ss, SSAR-ss, or LOAD ADDRESS SPACE PARAMETERS.

<table>
<thead>
<tr>
<th>Authorization-Index Bits</th>
<th>Bit Selected from Authority-Table Byte for Test</th>
<th>S Bit (SSAR-ss or LASP)</th>
</tr>
</thead>
<tbody>
<tr>
<td>14 15</td>
<td>P Bit (PT-ss)</td>
<td></td>
</tr>
<tr>
<td>0 0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0 1</td>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td>1 0</td>
<td>4</td>
<td>5</td>
</tr>
<tr>
<td>1 1</td>
<td>6</td>
<td>7</td>
</tr>
</tbody>
</table>

If the selected bit is one, the ASN is authorized, and the appropriate address-space-control parameters from the AST entry are loaded into the appropriate control registers. If the selected bit is zero, the ASN is not authorized, and a primary-authority exception or secondary-authority exception is recognized for PT-ss or SSAR-ss, respectively. For LOAD ADDRESS SPACE PARAMETERS, when the ASN is not authorized, condition code 2 is set.

**Recognition of Exceptions during ASN Authorization**

The exceptions which can be encountered during the primary- and secondary-ASN-authorization processes and their priorities are described in the definitions of the instructions in which ASN authorization is performed.

**Programming Note**

The primary- and secondary-authority exceptions cause nullification in order to permit dynamic modification of the authority table. Thus, when an address space is created or "swapped in," the authority table can first be set to all zeros and the appropriate authority bits set to one only when required.

**DYNAMIC ADDRESS TRANSLATION**

Dynamic address translation (DAT) provides the ability to interrupt the execution of a program at an arbitrary moment, record it and its data in auxiliary storage, to occupy a data-access storage device, and at a later time return the program and the data to different main-storage locations for resumption of execution. The transfer of the program and its data between main and auxiliary storage may be performed piecemeal, and the return of the information to main storage may take place in response to an attempt by the CPU to access it at the time it is needed for execution. These functions may be performed without change or inspection of the program and its data, do not require any explicit programming convention for the relocated program, and do not disturb the execution of the program except for the time delay involved.

With appropriate support by an operating system, the dynamic-address-translation facility may be used to provide to a user a system wherein storage appears to be larger than the main storage which is available in the configuration. This apparent main storage is referred to as virtual storage, and the addresses used to designate locations in the virtual storage are referred to as virtual addresses. The virtual storage of a user may far exceed the size of the main storage which is available in the configuration and normally is maintained in auxiliary storage. The virtual storage occurs in blocks of addresses, called pages. Only the most recently referred-to pages of the virtual storage are assigned to occupy blocks of physical main storage. As the user refers to pages of virtual storage that do not appear in main storage, they are brought in to replace pages in main storage that are less likely to be needed. The swapping of pages of storage may be performed by the operating system without the user's knowledge.

The sequence of virtual addresses associated with a virtual storage is called an address space. With appropriate support by an operating system, the dynamic-address-translation facility may be used to provide a number of address
spaces. These address spaces may be used to provide degrees of isolation between users. Such support can consist of a completely different address space for each user, thus providing complete isolation or a shared area may be provided by mapping a portion of each address space to a single common storage area. Also, instructions are provided which permit a semiprivilged program to access more than one such address space. Dynamic address translation provides for the translation of virtual addresses from two different address spaces without requiring that the translation parameters in the control registers be changed. These two address spaces are called the primary address space and the secondary address space.

In the process of replacing blocks of main storage by new information from an external medium, it must be determined which block to replace and whether the block being replaced should be recorded and preserved in auxiliary storage. To aid in this decision process, a reference bit and a change bit are associated with the storage key.

Dynamic address translation may be specified for instruction and data addresses generated by the CPU, but it is not available for the addressing of data and of CCWs and IDAWs in I/O operations. The CCW-indirect-data-addressing facility is provided to aid I/O operations in a virtual-storage environment.

Address computation can be carried out in either the 24-bit or 31-bit addressing mode. When address computation is performed in the 24-bit addressing mode, seven zeros are appended on the left to form a 31-bit address. Therefore, the resultant logical address is always 31 bits in length. All real and absolute addresses are 31 bits in length.

Dynamic address translation is the process of translating a virtual address during a storage reference into the corresponding real address. When DAT is off, the logical address is treated as a real address. When DAT is on, the virtual address may be either a primary virtual address or a secondary virtual address. Primary virtual addresses are translated by means of the primary segment-table designation and secondary virtual addresses by means of the secondary segment-table designation. After selection of the appropriate segment-table designation, the translation process is the same for both types of virtual address.

In the process of translation, two types of units of information are recognized—segments and pages. A segment is a block of sequential virtual addresses spanning 1M bytes and beginning at a 1M-byte boundary. A page is a block of sequential virtual addresses spanning 4K bytes and beginning at a 4K-byte boundary.

The virtual address, accordingly, is divided into three fields. Bits 1-11 are called the segment index (SX), bits 12-19 are called the page index (PX), and bits 20-31 are called the byte index (BX). The virtual address has the following format:

<table>
<thead>
<tr>
<th>SX</th>
<th>PX</th>
<th>BX</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>12</td>
</tr>
<tr>
<td>20</td>
<td>31</td>
<td></td>
</tr>
</tbody>
</table>

Virtual addresses are translated into real addresses by means of two translation tables: a segment table and a page table. These reflect the current assignment of real storage. The assignment of real storage occurs in units of pages, the real locations being assigned contiguously within a page. The pages need not be adjacent in real storage even though assigned to a set of sequential virtual addresses.

TRANSLATION CONTROL

Address translation is controlled by two bits in the PSW and by a set of bits, referred to as the translation parameters, in control registers 0, 1, and 7. Additional controls are located in the translation tables.

Translation Modes

The two bits in the PSW that control dynamic address translation are bit 5, the DAT-mode bit, and bit 16, the address-space-control bit. When the DAT-mode bit is zero, DAT is off, the CPU is said to be in the real mode, and instruction and logical addresses are treated as real addresses. When the DAT-mode bit is one (DAT is on) and the address-space-control bit is zero, the CPU is said to be in the primary-space mode, and instruction and logical addresses are treated as primary virtual addresses. When DAT is on and the address-space-control bit is one, the CPU is said to be in the secondary-space mode, and logical addresses are treated as secondary virtual addresses. The various modes are shown in the figure "Translation Modes."
Handling of Addresses

<table>
<thead>
<tr>
<th>PSW Bit</th>
<th>DAT Mode</th>
<th>Logical Addresses</th>
<th>Instruction Addresses</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 Off</td>
<td>Real mode</td>
<td>Real</td>
<td>Real</td>
</tr>
<tr>
<td>1 1 On</td>
<td>Primary-space mode</td>
<td>Primary virtual</td>
<td>Primary virtual</td>
</tr>
<tr>
<td>1 1 On</td>
<td>Secondary-space mode</td>
<td>Secondary virtual</td>
<td>See note</td>
</tr>
</tbody>
</table>

Translation Modes

Note: When the CPU is in the secondary-space mode, it is unpredictable whether instruction addresses are treated as primary virtual or secondary virtual addresses. However, all copies of an instruction used in a single execution are fetched from a single space, and the machine can change the interpretation of instruction addresses as primary virtual or secondary virtual only between instructions and only by performing a checkpoint-synchronizing function.

Programming Notes

1. Predictable program operation is ensured in the secondary-space mode only when the instructions are fetched from virtual-address locations which translate to the same real address by means of both the primary and secondary segment tables. Thus, a program should not enter the secondary-space mode unless the aforementioned conditions exist.

2. The requirement limiting when the CPU can change the address space used for fetching instructions eliminates problems with CPU retry, DAT pretesting, and trial execution of instructions for the purposes of determining PER events.

Control Register 0

Six bits are provided in control register 0 which are used in controlling dynamic address translation. The bits are assigned as follows:

<table>
<thead>
<tr>
<th>D</th>
<th>TF</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>8</td>
</tr>
</tbody>
</table>

Secondary-Space Control (D): Bit 5 of control register 0 is the secondary-space-control bit. When this bit is zero and execution of MOVE TO PRIMARY, MOVE TO SECONDARY, or SET ADDRESS SPACE CONTROL is attempted, a special-operation exception is recognized. When this bit is one, it indicates that the secondary segment table is attached when the CPU is in the primary-space mode.

Translation Format (TF): Bits 8-12 of control register 0 specify the translation format, with only one combination of the five control bits valid; all other combinations are invalid.

The control bits are encoded as follows:

<table>
<thead>
<tr>
<th>Bits of Control Register 0</th>
<th>Valid</th>
</tr>
</thead>
<tbody>
<tr>
<td>8 9 10 11 12</td>
<td></td>
</tr>
<tr>
<td>1 0 1 1 0</td>
<td>Yes</td>
</tr>
<tr>
<td>All others</td>
<td>No</td>
</tr>
</tbody>
</table>

When an invalid bit combination is detected in bit positions 8-12, a translation-specification exception is recognized as part of the execution of an instruction using address translation.

Control Register 1

Control register 1 contains the primary segment-table designation (PSTD). The register has the following format:

<table>
<thead>
<tr>
<th>X</th>
<th>Primary Segment-Table Origin</th>
<th>PSTL</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0 1</td>
<td>20 25 31</td>
</tr>
</tbody>
</table>

Space-Switch-Event-Control Bit (X): When bit 0 of control register 1 is one and execution of PROGRAM CALL with space switching (PC-ss) or PROGRAM TRANSFER with space switching (PT-ss) is completed, a space-switch-event program interruption occurs. The space-switch-event-control bit is also examined by

Chapter 3. Storage 3-23
LOAD ADDRESS SPACE PARAMETERS, and, if it is one, condition code 3 is set.

**Primary Segment-Table Origin (PSTO):**
Bits 1-19 of control register 1, with 12 zeros appended on the right, form an address that designates the beginning of the primary segment table. It is unpredictable whether the address is real or absolute. This table is called the primary segment table since it is used to translate virtual addresses in the primary address space.

**Primary Segment-Table Length (PSTL):**
Bits 25-31 of control register 1 specify the length of the primary segment table in units of 64 bytes, thus making the length of the segment table variable in multiples of 16 entries. The length of the primary segment table, in units of 64 bytes, is one more than the PSTL value. The contents of the length field are used to establish whether the entry designated by the segment-index portion of a primary virtual address falls within the primary segment table.

Bits 20-24 of control register 1 are not assigned and are ignored.

**Control Register 7**
Control register 7 contains the secondary segment-table designation (SSSTD). The register has the following format:

<table>
<thead>
<tr>
<th>Secondary Segment-Table Origin</th>
<th>SSTL</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 20 25 31</td>
<td></td>
</tr>
</tbody>
</table>

**Secondary Segment-Table Origin (SSSTD):**
Bits 1-19 of control register 7, with 12 zeros appended on the right, form an address that designates the beginning of the secondary segment table. It is unpredictable whether the address is real or absolute. This table is called the secondary segment table since it is used to translate virtual addresses in the secondary address space.

**Secondary Segment-Table Length (SSTL):**
Bits 25-31 of control register 7 specify the length of the secondary segment table in units of 64 bytes, thus making the length of the segment table variable in multiples of 16 entries. The length of the secondary segment table, in units of 64 bytes, is one more than the SSTL value. The contents of the length field are used to establish whether the entry designated by the segment-index portion of a secondary virtual address falls within the secondary segment table.

**Bits 0 and 20-24 of control register 7 are not assigned and are ignored.**

**Programming Notes**

1. The validity of the information loaded into a control register, including that pertaining to dynamic address translation, is not checked at the time the register is loaded. This information is checked and the program exception, if any, is indicated at the time the information is used.

2. The information pertaining to dynamic address translation is considered to be used when an instruction is executed with DAT on or when INVALIDATE PAGE TABLE ENTRY or LOAD REAL ADDRESS is executed. The information is not considered to be used when the PSW specifies translation but an I/O, external, restart, or machine-check interruption occurs before an instruction is executed, or when the PSW specifies the wait state.

**TRANSLATION TABLES**
The translation process consists in a two-level lookup using two tables: a segment table and a page table. These tables reside in real or absolute storage.

**Segment-Table Entries**
The entry fetched from the segment table has the following format:

<table>
<thead>
<tr>
<th>0</th>
<th>Page-Table Origin</th>
<th>I</th>
<th>C</th>
<th>PTL</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1</td>
<td>26 28 31</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The fields in the segment-table entry are allocated as follows:

**Page-Table Origin (PTO):** Bits 1-25, with six zeros appended on the right, form the address that designates the beginning of a page table. It is unpredictable whether the address is real or absolute.

**Segment-Invalid Bit (I):** Bit 26 controls whether the segment associated with the segment-table entry is available. When the bit is zero, address translation proceeds by using the segment-table entry. When the bit is one, the segment-table entry cannot be used for translation.
Common-Segment Bit (C): Bit 27 controls the use of the translation-lookaside-buffer (TLB) copies of the segment-table entry and of the page table which it designates. A zero identifies a private segment; in this case, the segment-table entry and the page table it designates may be used only in association with the segment-table origin that designates the segment table in which the segment-table entry resides. A one identifies a common segment; in this case, the segment-table entry and the page table it designates may continue to be used for translating addresses corresponding to the segment index, even though a different segment table is specified.

Page-Table Length (PTL): Bits 28-31 specify the length of the page table in units of 64 bytes (16 entries). The length of the page table, in units of 64 bytes, is one more than the PTL value. The contents of the length field are used to establish whether the entry designated by the page-index portion of the virtual address falls within the page table.

Bit 0 of the segment-table entry must be zero; if it is not zero, a translation-specification exception is recognized as part of the execution of an instruction using that entry for address translation.

Page-Table Entries

The entry fetched from the page table entry has the following format:

<table>
<thead>
<tr>
<th></th>
<th>PFRA</th>
<th>I</th>
<th>P</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>20</td>
<td>24</td>
<td>31</td>
</tr>
</tbody>
</table>

The fields in the page-table entry are allocated as follows:

Page-Frame Real Address (PFRA): Bits 1-19 provide the leftmost bits of a real storage address. When these bits are concatenated with the 12-bit byte-index field of the virtual address on the right, a 31-bit real address is obtained.

Page-Invalid Bit (I): Bit 21 controls whether the page associated with the page-table entry is available. When the bit is zero, address translation proceeds by using the page-table entry. When the bit is one, the page-table entry cannot be used for translation.

Page-Protection Bit (P): Bit 22 controls whether store accesses can be made in the page. This protection mechanism is in addition to the key-controlled-protection and low-address-protection mechanisms. The bit has no effect on fetch accesses. If the bit is zero, stores are permitted to the page, subject to the other protection mechanisms. If the bit is one, stores are disallowed. An attempt to store when the page-protection bit is one causes a protection exception to be recognized.

Bit positions 0, 20, and 23 of the entry must contain zeros; otherwise, a translation-specification exception is recognized as part of the execution of an instruction using that entry for address translation. Bit positions 24-31 are unassigned and are not checked for zeros; thus, they are available for programming use.

Summary of Segment-Table and Page-Table Sizes

The sizes of segment tables and page tables are summarized in the figure "Sizes of Segment Tables and Page Tables."
Segment-Table Parameters

<table>
<thead>
<tr>
<th>Virtual Address Size (Bits)</th>
<th>Number of Addressable Segments</th>
<th>Corresponding Segment Table</th>
<th>Segment-Table Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>24</td>
<td>16</td>
<td>64</td>
<td>0</td>
</tr>
<tr>
<td>31</td>
<td>2,048</td>
<td>8,192</td>
<td>127</td>
</tr>
</tbody>
</table>

Page-Table Parameters

<table>
<thead>
<tr>
<th>Number of Pages in Segment</th>
<th>Corresponding Page Table</th>
<th>Page-Table Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>256</td>
<td>1,024</td>
<td>15</td>
</tr>
</tbody>
</table>

Explaination:

1. A virtual address specified by the program in the 24-bit addressing mode consists of a 24-bit value embedded in a 31-bit address.

2. The page-table size is independent of the virtual address size.

Sizes of Segment Tables and Page Tables

TRANSLATION PROCESS

This section describes the translation process as it is performed implicitly before a virtual address is used to access main storage. The process of translating the operand address of LOAD REAL ADDRESS and TEST PROTECTION is the same, except that segment-translation and page-translation exceptions do not occur; such situations are instead indicated in the condition code. Translation of the operand address of LOAD REAL ADDRESS also differs in that the CPU may be in the real mode and the translation-lookaside buffer is not used.

Translation of a virtual address is performed by means of a segment table and a page table both of which reside in real or absolute storage. It is controlled by the DAT-mode bit and the address-space-control bit, both in the PSW. The translation tables are specified by the translation parameters in control registers 1 and 7.

Effective Segment-Table Designation

The segment-table designation used for a particular address translation is called the effective segment-table designation. Accordingly, when a primary virtual address is translated, control register 1 is used as the effective segment-table designation, and when a secondary virtual address is translated, control register 7 is used as the effective segment-table designation.

The segment-index portion of the virtual address is used to select an entry from the segment table, the starting address and length of which are specified by the effective segment-table designation. This entry designates the page table to be used.

The page-index portion of the virtual address is used to select an entry from the page table. This entry contains the leftmost bits of the real address that represents the translation of the virtual address and provides the page-protection bit.

The byte-index field of the virtual address is used unchanged as the rightmost bit positions of the real address.
If the I bit is one in either the segment-table entry or the page-table entry, the entry is invalid, and the translation process cannot be completed for this virtual address. A segment-translation or a page-translation exception is recognized.

In order to eliminate the delay associated with references to translation tables in real or absolute storage, the information fetched from the tables normally is also placed in a special buffer, the translation-lookaside buffer (TLB), and subsequent translations involving the same table entries may be performed by using the information recorded in the TLB. The operation of the TLB is described in the section "Translation-Lookaside Buffer" in this chapter.

Whenever access to real or absolute storage is made during the address-translation process for the purpose of fetching an entry from a segment table or page table, key-controlled protection does not apply.

The translation process, including the effect of the TLB, is shown graphically in the figure "Translation Process."
Control Register 1

1

Control Register 7

SSTD

Virtual Address

SX PX BX

(x4) (x4)

Effective STD

STO STL (x4096)

Segment Table

R/A

PTO PTL (x64)

Page Table

R/A PFRA

Translation Lookaside Buffer (TLB)

PFRA

Real Address

R/A: Address is either real or absolute

Translation Process (Part 1 of 2)
Control register 1 provides the primary segment-table designation for translation of a primary virtual address, and control register 7 provides the secondary segment-table designation for translation of a secondary virtual address.

Information, which may include portions of the virtual address and the effective segment-table origin, is used to search the TLB.

If a match exists, the page-frame real address from the TLB is used in forming the real address.

If no match exists, table entries in real or absolute storage are fetched. The resulting fetched entries, in conjunction with the search information, are used to translate the address and may be used to form an entry in the TLB.

Translation Process (Part 2 of 2)

Inspection of Control Register 0

The interpretation of the virtual address for translation purposes requires that there be a valid translation format specified by bits 8-12 of control register 0. If bits 8-12 contain an invalid code, a translation-specification exception is recognized.

Segment-Table Lookup

The segment-index portion of the virtual address, in conjunction with the segment-table origin contained in the effective segment-table designation, is used to select an entry from the segment table.

The 31-bit address of the segment-table entry in real or absolute storage is obtained by appending 12 zeros to the right of bits 1-19 of the effective segment-table designation and adding the segment index with two rightmost and 18 leftmost zeros appended. When a carry into bit position 0 occurs during the addition, an addressing exception may be recognized or the carry may be ignored, causing the table to wrap from $2^{31}$ - 1 to zero. All 31 bits of the address are used, regardless of whether the current PSW specifies the 24-bit or 31-bit addressing mode.

As part of the segment-table-lookup process, bits 1-7 of the virtual address are compared against the segment-table length, bit positions 25-31 of the effective segment-table designation, to establish whether the addressed entry is within the segment table. If the value in the segment-table-length field is less than the value in the corresponding bit positions of the virtual address, a segment-translation exception is recognized.

All four bytes of the segment-table entry appear to be fetched concurrently as observed by other CPUs. The fetch access is not subject to protection. When the storage address generated for fetching the segment-table entry designates a location which is not available in the configuration, an addressing exception is recognized, and the unit of operation is suppressed.

Bit 26 of the entry fetched from the segment table specifies whether the corresponding segment is available. This bit is inspected, and, if it is one, a segment-translation exception is recognized. If bit 0 of the entry is one, a translation-specification exception is recognized.

When no exceptions are recognized in the process of segment-table lookup, the entry fetched from the segment table designates the beginning and specifies the length of the corresponding page table.

The common-segment bit, bit 27 of an entry fetched from the segment table, is used only for the purpose of forming a TLB entry (see the section "Use of the Translation-Lookaside Buffer" later in this chapter).

Page-Table Lookup

The page-index portion of the virtual address, in conjunction with the page-table origin contained in the segment-table entry, is used to select an entry from the page table.

The 31-bit address of the page-table entry in real or absolute storage is
obtained by appending six zeros to the right of the page-table origin and adding the page index, with two rightmost and 21 leftmost zeros appended. A carry into bit position 0 may cause an addressing exception to be recognized, or the carry may be ignored, causing the page table to wrap from \(2^{31} - 1\) to zero. All 31 bits of the address are used, regardless of whether the current PSW specifies the 24-bit or 31-bit addressing mode.

As part of the page-table-lookup process, the four leftmost bits of the page index are compared against the page-table length, bits 28-31 of the segment-table entry, to establish whether the addressed entry is within the table. If the value in the page-table-length field is less than the value in the four leftmost bit positions of the page-index field, a page-translation exception is recognized.

All four bytes of the page-table entry appear to be fetched concurrently as observed by other CPUs. The fetch access is not subject to protection. When the storage address generated for fetching the page-table entry designates a location which is not available in the configuration, an addressing exception is recognized, and the unit of operation is suppressed.

The entry fetched from the page table indicates the availability of the page and contains the leftmost bits of the page-frame real address. The page-invalid bit is inspected to establish whether the corresponding page is available. If this bit is one, a page-translation exception is recognized. If bit position 0, 20, or 23 contains a one, a translation-specification exception is recognized.

**Formation of the Real Address**

When no exceptions in the translation process are encountered, the page-frame real address obtained from the page-table entry and the byte-index portion of the virtual address are concatenated, with the page-frame real address forming the leftmost part. The result is the real storage address which corresponds to the virtual address. All 31 bits of the address are used, regardless of whether the current PSW specifies the 24-bit or 31-bit addressing mode.

**Recognition of Exceptions during Translation**

Invalid addresses and invalid formats can cause exceptions to be recognized during the translation process. Exceptions are recognized when information contained in control registers or table entries is used for translation and is found to be incorrect.

The information pertaining to DAT is considered to be used when an instruction is executed with DAT on or when INVALIDATE PAGE TABLE ENTRY or LOAD REAL ADDRESS is executed. The information is not considered to be used when the PSW specifies DAT on but an I/O, external, restart, or machine-check interruption occurs before an instruction is executed, or when the PSW specifies the wait state. Only that information required in order to translate a virtual address is considered to be in use during the translation of that address, and, in particular, addressing exceptions that would be caused by the use of the PSTD or the SSTD are not recognized when the translation of an address uses only the SSTD or only the PSTD, respectively.

A list of translation exceptions, with the action taken for each exception and the priority in which the exceptions are recognized when more than one is applicable, is provided in the section "Recognition of Access Exceptions" in Chapter 6, "Interruptions."

**TRANSLATION-LOOKASIDE BUFFER**

To enhance performance, the dynamic-address-translation mechanism normally is implemented such that some of the information specified in the segment and page tables is maintained in a special buffer, referred to as the translation-lookaside buffer (TLB). The CPU necessarily refers to a DAT-table entry in real or absolute storage only for the initial access to that entry. This information may be placed in the TLB, and subsequent translations may be performed by using the information in the TLB. The presence of the TLB affects the translation process to the extent that a modification of the contents of a table entry in real or absolute storage does not necessarily have an immediate effect, if any, on the translation.

The size and the structure of the TLB depend on the model. For instance, the TLB may be implemented in such a way as to contain only a few entries pertaining to the currently designated segment table, each entry consisting of the leftmost portion of a virtual address and its corresponding page-frame real address and page-protection bit; or it may contain arrays of values where the page-frame real address and page-protection bit are selected on the basis...
of the effective segment-table origin and the leftmost bits of the virtual address. Entries within the TLB are not explicitly addressable by the program.

In a multiple-CPU configuration, each CPU has its own TLB.

The description of the logical structure of the TLB covers the implementation by all systems operating in the 370-XA mode. The TLB entries are considered as being of two types: TLB segment-table entries and TLB page-table entries. A TLB entry is considered as containing within it both the information obtained from the table entry in real or absolute storage and the attributes used to fetch the entry from storage. Thus, a TLB segment-table entry would contain the following fields:

<table>
<thead>
<tr>
<th>STO</th>
<th>SX</th>
<th>PTO</th>
<th>PTL</th>
<th>C</th>
</tr>
</thead>
</table>

STO The segment-table origin in effect when the entry was formed
SX The segment index used to select the entry
PTO The page-table origin fetched from the segment-table entry in real or absolute storage
PTL The page-table length fetched from the segment-table entry in real or absolute storage
C The common-segment bit fetched from the segment-table entry in real or absolute storage

A TLB page-table entry would contain the following fields:

<table>
<thead>
<tr>
<th>PTO</th>
<th>PX</th>
<th>PFRA</th>
<th>P</th>
</tr>
</thead>
</table>

PTO The page-table origin in effect when the entry was formed
PX The page index used to select the entry
PFRA The page-frame real address fetched from the page-table entry in real or absolute storage
P The page-protection bit fetched from the page-table entry in real or absolute storage

Depending on the implementation, not all of the above items are required in the TLB. For example, if the implementation combines into a single TLB entry (1) the information obtained from a page-table entry and (2) the attributes of both the page-table entry and the segment-table entry, then the page-table-origin and page-table-length fields are not required.

Note: The following sections describe the conditions under which information may be placed in the TLB and information from the TLB may be used for address translation, and they describe how changes to the translation tables affect the translation process. Information is not necessarily retained in the TLB under all conditions for which such retention is permissible. Furthermore, information in the TLB may be cleared under conditions additional to those for which clearing is mandatory.

Use of the Translation-Lookaside Buffer

The formation of TLB entries and the effect of any manipulation of the contents of a table entry in real or absolute storage by the program depend on whether the entry is valid, on whether the entry is attached to a particular CPU, on whether a copy of the entry can be placed in the TLB of a particular CPU, and on whether a copy in the TLB of the entry is usable.

The valid state of a table entry denotes that the segment or page associated with the table entry is available. An entry is valid when the segment-invalid bit or page-invalid bit in the entry is zero.

The attached state of a table entry denotes that the CPU to which it is attached can attempt to use the table entry for implicit address translation. The table entry may be attached to more than one CPU at a time. When a table entry is described as attached, the term "to a CPU" is implied.

The usable state of a TLB entry denotes that the CPU can attempt to use the TLB entry for implicit address translation. Also, the usable state of a TLB segment-table entry is a factor in determining whether a page-table entry is attached.

A segment-table entry or a page-table entry may be placed in the TLB only when the entry is attached and valid and would not cause a translation-specification exception if used for translation. Except for these restrictions, the entry may be placed in the TLB at any time.

A segment-table entry is attached when all of the following conditions are met:

1. The current PSW specifies DAT on.
2. The current PSW contains no errors which would cause an early exception to be recognized.
3. The current translation format, bits 8-12 in control register 0, is valid.

4. The entry meets the requirements in a or b below.

a. The entry is within the segment table designated by the primary segment-table designation in control register 1.

b. The entry is within the segment table designated by the secondary segment-table designation in control register 7 and either of the following requirements is met:
   * The CPU is in the secondary-space mode.
   * The secondary-space control, bit 5 of control register 0, is one.

A page-table entry is attached when it is within the page table designated by either a usable TLB segment-table entry or by an attached and valid segment-table entry which would not cause a translation-specification exception if used for translation.

A TLB segment-table entry is in the usable state when all of the following conditions are met:

1. The current PSW specifies DAT on.

2. The current PSW contains no errors which would cause an early exception to be recognized.

3. The current translation format, bits 8-12 in control register 0, is valid.

4. The TLB segment-table entry meets at least one of the following requirements:
   * The common-segment bit is one in the TLB entry.
   * The segment-table-origin field in the TLB entry is the same as the current PSTO.
   * The segment-table-origin field in the TLB entry is the same as the current SSTO, and either PSW bit 16 is one or bit 5 of control register 0 is one.

A TLB page-table entry is in the usable state when all of the following conditions are met:

1. The TLB page-table entry is selected by a usable TLB segment-table entry or by an attached and valid segment-table entry which would not cause a translation-specification exception if used for translation.

2. The page-table-origin field in the TLB page-table entry matches the page-table-origin field in the segment-table entry which selects it.

3. The page-index field in the TLB page-table entry is within the range permitted by the page-table-length field in the segment-table entry which selects it.

A TLB page-table entry may be used for implicit address translation only when the TLB entry is in the usable state as selected by the segment-table entry being used and only when the page index of the TLB page-table entry matches the page index of the virtual address being translated.

The operand address of LOAD REAL ADDRESS is translated without the use of the TLB contents. Translation in this case is performed by the use of the designated tables in real or absolute storage.

Selected page-table entries are cleared from the TLB by means of the INVALIDATE PAGE TABLE ENTRY instruction. All information in the TLB is necessarily cleared only by execution of PURGE TLB, SET PREFIX, or CPU reset.

Programming Notes

1. Although a table entry may be copied into the TLB only when the table entry is both valid and attached, the copy may remain in the TLB even when the table entry itself is no longer valid or attached.

2. No entries can be copied into the TLB when DAT is off because the table entries at this time are not attached. In particular, translation of the operand address of LOAD REAL ADDRESS, with DAT off, does not cause entries to be placed in the TLB.

Conversely, when DAT is on, information may be copied into the TLB from all translation-table entries
that could be used for address translation, given the current translation parameters, the setting of the address-space-control bit, and the setting of the secondary-space-control bit. The loading of the TLB does not depend on whether the entry is used for translation as part of the execution of the current instruction, and such loading can occur when the wait state is specified.

3. More than one copy of a table entry may exist in the TLB. For example, some implementations may cause a copy of a valid table entry to be placed in the TLB for each segment-table origin by which the entry becomes attached.

4. The states and use of the DAT entries in both storage and in the TLB are summarized in the figure "Summary of DAT Entries."

<table>
<thead>
<tr>
<th>State or Function</th>
<th>Conditions to Be Met</th>
</tr>
</thead>
</table>
| STE is attached by means of PSTD (applies only to STE in storage) | • DAT on  
• No early PSW exception  
• TF valid  
• STE in segment table defined by PSTD in CR1 |
| STE is attached by means of SSTD (applies only to STE in storage) | • DAT on  
• No early PSW exception  
• TF valid  
• STE in segment table defined by SSTD in CR7  
• PSW bit 16 one or bit 5 of CR0 one |
| STE in storage is usable for a particular instance of implicit translation | • STE in segment table defined and attached by STD being used for the translation  
• STE selected by SX |
| STE can be placed in TLB | • STE attached  
• STE I bit zero  
• No TS |
| STE in TLB is usable | • DAT on  
• No early PSW exception  
• TF valid  
• STE selectable by an STD:  
- C bit one, or  
- STO matches PSTD, or  
- STO matches SSTD, and PSW bit 16 one or bit 5 of CR0 one |
| STE in TLB is usable for a particular instance of implicit translation | • DAT on  
• No early PSW exception  
• TF valid  
• STE selected by STD being used for the translation:  
- STO matches, or  
- C bit one  
• SX matches |
| PTE is attached (applies only to PTE in storage) | • PTE in page table defined by usable STE in the TLB, or defined by an STE that can be placed in the TLB |
| PTE in storage is usable for a particular instance of implicit translation | • PTE attached by means of STE being used for the translation  
• PTE selected by PX |

Summary of DAT Entries (Part 1 of 2)
State or Function | Conditions to Be Met
---|---
PTE can be placed in TLB | • PTE attached
• PTE I bit zero
• No TS

PTE in TLB is usable | • PTE selectable by a usable STE in the TLB or by an STE that can be placed in the TLB:
- PTO matches and
- PX within PTL

PTE in TLB is usable for a particular instance of implicit translation | • PTE selected by STE being used for the translation:
- PTO matches and
- PX within PTL
• PX matches

Explanation:
C bit Common-segment bit in STE.
I bit Invalid bit in table entry.
PSTD Primary segment-table designation.
PSTO Primary segment-table origin.
PTE Page-table entry.
PTL Page-table length.
PTO Page-table origin.
PX Page index.
SSTD Secondary segment-table designation.
SSTO Secondary segment-table origin.
STD Segment-table designation.
STE Segment-table entry.
STO Segment-table origin.
SX Segment index.
TF Translation format (control register 0, bits 8-12).
TS Translation-specification exception. The condition "No TS" means that attempted use of the associated DAT-table entry would not cause a translation-specification exception.

Summary of DAT Entries (Part 2 of 2)

Modification of Translation Tables

When an attached and invalid table entry is made valid and no usable entry for the associated virtual address is in the TLB, the change takes effect no later than the end of the current unit of operation. Similarly, when an unattached and valid table entry is made attached and no usable entry for the associated virtual address is in the TLB, the change takes effect no later than the end of the current unit of operation.

When a valid and attached table entry is changed, and when, before the TLB is cleared of entries which qualify for substitution for that entry, an attempt is made to refer to storage by using a virtual address requiring that entry for translation, unpredictable results may occur, to the following extent. The use of the new value may begin between instructions or during the execution of an instruction, including the instruction that caused the change. Moreover, until the TLB is cleared of entries which qualify for substitution for that entry, the TLB may contain both the old and the new values, and it is unpredictable whether the old or new value is selected for a particular access. If both old and new values of a segment-table entry are present in the TLB, a page-table entry may be fetched by using one value and placed in the TLB associated with the other value. If the new value of the entry is a value which would cause an exception, the exception may or may not cause an interruption to occur. If an interruption does occur, the result fields of the instruction may be changed even though the exception would normally cause suppression or nullification.

Entries are cleared from the TLB in accordance with the following rules:

1. All entries are cleared from the TLB by the execution of PURGE TLB and SET PREFIX and by CPU reset.
2. Selected entries are cleared from all TLBs in the configuration by the execution of INVALIDATE PAGE TABLE ENTRY by any of the CPUs in the configuration.

3. Some or all TLB entries may be cleared at times other than those required by PURGE TLB, SET PREFIX, CPU reset, and INVALIDATE PAGE TABLE ENTRY.

Programming Notes

1. Entries in the TLB may continue to be used for translation after the table entries from which they have been formed have become unattached or invalid. These TLB entries are not necessarily removed unless explicitly cleared from the TLB.

A change made to an attached and valid entry or a change made to a table entry that causes the entry to become attached and valid is reflected in the translation process for the next instruction, or earlier than the next instruction, unless a TLB entry qualifies for substitution for that table entry. However, a change made to a table entry that causes the entry to become unattached or invalid is not necessarily reflected in the translation process until the TLB is cleared of entries which qualify for substitution for that table entry.

2. Exceptions associated with dynamic address translation may be established by a pretest for operand accessibility that is performed as part of the initiation of instruction execution. Consequently, a segment-translation or a page-translation exception may be indicated when a table entry is invalid at the start of execution even if the instruction would have validated the table entry it uses and the table entry would have appeared valid if the instruction was considered to process the operands one byte at a time.

3. A change made to an attached table entry, except to set the I bit to zero or to alter the rightmost byte of a page-table entry, may produce unpredictable results if that entry is used for translation before the TLB is cleared of all copies of that entry. The entry of the new value may begin between instructions or during the execution of an instruction, including the instruction that caused the change. When an instruction, such as MOVE (MVC), makes a change to an attached table entry, including a change that makes the entry invalid, and subsequently uses the entry for translation, a changed entry is being used without a prior clearing of the entry from the TLB, and the associated unpredictability of result values and of exception recognition applies.

Manipulation of attached table entries may cause spurious table-entry values to be recorded in a TLB. For example, if changes are made piecemeal, modification of a valid attached entry may cause a partially updated entry to be recorded, or, if an intermediate value is introduced in the process of the change, a supposedly invalid entry may temporarily appear valid and may be recorded in the TLB. Such an intermediate value may be introduced if the change is made by an I/O operation that is retried, or if an intermediate value is introduced during the execution of a single instruction.

As another example, if a segment-table entry is changed to designate a different page table and used without clearing the TLB, then the new page-table entries may be fetched and associated with the old page-table origin. In such a case, execution of INVALIDATE PAGE TABLE ENTRY designating the new page-table origin will not necessarily clear the page-table entries fetched from the new page table.

4. To facilitate the manipulation of translation tables, INVALIDATE PAGE TABLE ENTRY is provided, which sets the I bit in a page-table entry to one and clears all TLBs in the configuration of entries formed from that table entry.

INVALIDATE PAGE TABLE ENTRY is useful for setting the I bit to one in a page-table entry and causing TLB copies of the entry to be cleared from the TLB of each CPU in the configuration. The following aspects of the TLB operation should be considered when using INVALIDATE PAGE TABLE ENTRY. (See also the programming notes following INVALIDATE PAGE TABLE ENTRY.)

a. INVALIDATE PAGE TABLE ENTRY should be executed before making any change to a page-table other than changing the rightmost byte; otherwise, the selective clearing portion of INVALIDATE PAGE TABLE ENTRY may not clear the TLB copies of the entry.
b. Invalidation of all the page-table entries within a page table by means of INVALIDATE PAGE TABLE ENTRY does not necessarily clear the TLB of the copies, if any, of the segment-table entry designating the page table. When it is desired to invalidate and clear the TLB of a segment-table entry, the rules in note 5 below must be followed.

c. When a large number of page-table entries are to be invalidated at a single time, the overhead involved in using PURGE TLB and in following the rules in note 5 below may be less than in issuing INVALIDATE PAGE TABLE ENTRY for each page-table entry.

5. Manipulation of table entries should be in accord with the following rules. If these rules are complied with, translation is performed as if the table entries from real storage were always used in the translation process.

a. A valid table entry must not be changed while it is attached to any CPU except either to invalidate the entry, by using INVALIDATE PAGE TABLE ENTRY or to alter bits 24-31 of a page-table entry.

b. When any change is made to a table entry other than a change to bits 24-31 of a page-table entry, each CPU which may have a TLB entry formed from that entry must execute PURGE TLB or SET PREFIX or perform CPU reset, after the change occurs and prior to the use of that entry for implicit translation by that CPU, except that the purge is unnecessary if the change was made by using INVALIDATE PAGE TABLE ENTRY.

c. When any change is made to an invalid table entry in such a way as to allow intermediate valid values to appear in the entry, each CPU to which the entry is attached must execute PURGE TLB or SET PREFIX or perform CPU reset, after the change occurs and prior to the use of the entry for implicit address translation by that CPU.

d. When any change is made to a segment-table or page-table length, each CPU to which that table has been attached must execute PTLB after the length has been changed but before that table becomes attached again to the CPU.

Note that when an invalid page-table entry is made valid without introducing intermediate valid values, the TLB need not be cleared in a CPU which does not have any usable TLB copies for that entry. Similarly, when an invalid segment-table entry is made valid without introducing intermediate valid values, the TLB need not be cleared in a CPU which does not have any usable TLB copies for that segment-table entry and which does not have any usable TLB copies for the page-table entries attached by it.

The execution of PURGE TLB and SET PREFIX may have an adverse effect on the performance of some models. Use of these instructions should, therefore, be minimized in conformity with the above rules.

ADDRESS SUMMARY

ADDRESSES TRANSLATED

Most addresses that are explicitly specified by the program and are used by the CPU to refer to storage for an instruction or an operand are logical addresses and are subject to implicit translation when DAT is on. Analogously, the corresponding addresses indicated to the program on an interruption or as the result of executing an instruction are logical. The operand address of LOAD REAL ADDRESS is explicitly translated, regardless of whether the PSW specifies DAT on or off.

Translation is not applied to quantities that are formed from the values specified in the B and D fields of an instruction but that are not used to address storage. This includes operand addresses in LOAD ADDRESS, MONITOR CALL, and the shifting instructions. This also includes the addresses in control registers 10 and 11 designating the starting and ending locations for PER.

With the exception of INSERT VIRTUAL STORAGE KEY and TEST PROTECTION, the addresses explicitly designating storage keys (operand addresses in SET STORAGE KEY EXTENDED, INSERT STORAGE KEY EXTENDED, and RESET REFERENCE BIT EXTENDED) are real addresses. Similarly, the addresses implicitly used by the CPU for such sequences as interruptions are real addresses.
The addresses used by channel programs to transfer data and to refer to CCWs or IDAWs are absolute addresses.

The handling of storage addresses associated with Diagnose is model-dependent.

The processing of addresses, including dynamic address translation and prefixing, is discussed in the section "Address Types" in this chapter. Prefixing, when provided, is applied after the address has been translated by means of the dynamic-address-translation facility. For a description of prefixing, see the section "Prefixing" in this chapter.

HANDLING OF ADDRESSES

The handling of addresses is summarized in the figure "Handling of Addresses." This figure lists all addresses that are encountered by the program and specifies the address type.

### Virtual Addresses
- Address of storage operand for INSERT VIRTUAL STORAGE KEY
- Operand address in LOAD REAL ADDRESS
- Addresses of storage operands for MOVE TO PRIMARY and MOVE TO SECONDARY
- Address stored in the word at real location 144 on a program interruption for page-translation or segment-translation exception

### Instruction Addresses
- Instruction address in PSW
- Branch address
- Target of EXECUTE
- Address stored in the word at real location 152 on a program interruption for page-translation or segment-translation exception
- Address placed in general register by BRANCH AND LINK, BRANCH AND SAVE, BRANCH AND SAVE AND SET MODE, and PROGRAM CALL

### Logical Addresses
- Addresses of storage operands for instructions not otherwise specified
- Address placed in general register 1 by EDIT AND MARK and TRANSLATE AND TEST
- Addresses in general registers updated by MOVE LONG and COMPARE LOGICAL LONG
- Addresses in general registers updated by COMPARE AND FORM CODEWORD and UPDATE TREE
- Address for TEST PENDING INTERRUPTION when the second-operand address is nonzero

### Real Addresses
- Address of storage key for INSERT STORAGE KEY EXTENDED, RESET REFERENCE BIT EXTENDED, and SET STORAGE KEY EXTENDED
- Address of storage operand for TEST BLOCK
- Page-table origin in INVALIDATE PAGE TABLE ENTRY
- Page-frame real address in page-table entry
- Trace-entry address in control register 12
- ASN-first-table origin in control register 14
- ASN-second-table origin in ASN-first-table entry
- Authority-table origin in ASN-second-table entry
- Linkage-table origin in control register 5
- Entry-table origin in linkage-table entry
- The translated address generated by LOAD REAL ADDRESS

Handling of Addresses (Part 1 of 2)
Permanently Assigned Real Addresses
- Address of the doubleword into which TEST PENDING INTERRUPTION stores when the second-operand address is zero
- Addresses of PSWs, interruption codes, and the associated information used during interruption
- Addresses used for machine-check logout and save areas

Addresses Which Are Unpredictably Real or Absolute
- Segment-table origin in control registers 1 and 7
- Page-table origin in segment-table entry
- Address of segment-table entry or page-table entry provided by LOAD REAL ADDRESS

Absolute Addresses
- Prefix value
- Channel-program address in ORB
- Data address in CCW
- IDAW address in a CCW specifying indirect data addressing
- CCW address in a CCW specifying transfer in channel
- Data address in IDAW
- Measurement-block origin specified in SET CHANNEL MONITOR
- Address limit specified in SET ADDRESS LIMIT
- Addresses used by the store-status-at-address SIGNAL PROCESSOR order
- Failing-storage address stored in the word at real location 248
- CCW address in SCSW

Permanently Assigned Absolute Addresses
- Addresses used for the store-status function
- Addresses of PSW and first two CCWs used for initial program loading

Addresses Not Used to Reference Storage
- PER starting address in control register 10
- PER ending address in control register 11
- Address stored in the word at real location 156 for a monitor event
- Address in shift instructions and other instructions specified not to use the address to reference storage

Handling of Addresses (Part 2 of 2)

ASSIGNED STORAGE LOCATIONS

The figure "Assigned Storage Locations" shows the format and extent of the assigned locations in storage. The locations are used as follows.

0-7 (Absolute Address)

Initial-Program-Loading PSW: The first eight bytes read during the initial-program-loading (IPL) initial-read operation are stored at locations 0-7. The contents of these locations are used as the new PSW at the completion of the IPL operation. These locations may also be used for temporary storage at the initiation of the IPL operation.

8-15 (Real Address)

Restart New PSW: The new PSW is fetched from locations 0-7 during a restart interruption.

Initial-Program-Loading CCW: Bytes 8-15 read during the initial-program-loading (IPL) initial-read operation are stored at locations 8-15. The contents of these locations are ordinarily used as the next CCW in an IPL CCW chain after completion of the IPL initial-read operation.
Restart Old PSW: The current PSW is stored as the old PSW at locations 8-15 during a restart interruption.

Initial-Program-Loading CCW2: Bytes 16-23 read during the initial-program loading (IPL) initial-read operation are stored at locations 16-23. The contents of these locations may be used as another CCW in the IPL CCW chain to follow IPL CCW1.

External Old PSW: The current PSW is stored as the old PSW at locations 24-31 during an external interruption.

Supervisor-Call Old PSW: The current PSW is stored as the old PSW at locations 32-39 during a supervisor-call interruption.

Program Old PSW: The current PSW is stored as the old PSW at locations 40-47 during a program interruption.

Machine-Check Old PSW: The current PSW is stored as the old PSW at locations 48-55 during a machine-check interruption.

Input/Output Old PSW: The current PSW is stored as the old PSW at locations 56-63 during an I/O interruption.

External New PSW: The new PSW is fetched from locations 88-95 during an external interruption.

Supervisor-Call New PSW: The new PSW is fetched from locations 96-103 during a supervisor-call interruption.

Program New PSW: The new PSW is fetched from locations 104-111 during a program interruption.

Machine-Check New PSW: The new PSW is fetched from locations 112-119 during a machine-check interruption.

Input/Output New PSW: The new PSW is fetched from locations 120-127 during an I/O interruption.

External-Interruption Parameter: During an external interruption due to service signal, the parameter associated with the interruption is stored at locations 128-131.

CPU Address: During an external interruption due to malfunction alert, emergency signal, or external call, the CPU address associated with the source of the interruption is stored at locations 132-133. For all other external-interruption conditions, zeros are stored at locations 132-133.

External-Interruption Code: During an external interruption, the interruption code is stored at locations 134-135.

Supervisor-Call-Interruption Identification: During a supervisor-call interruption, the instruction-length code is stored in bit positions 5 and 6 of location 137, and the interruption code is stored at locations 138-139. Zeros are stored at location 136 and in the remaining bit positions of location 137.

Program-Interruption Identification: During a program interruption, the instruction-length code is stored in bit positions 5 and 6 of location 141, and the interruption code is stored at locations 142-143. Zeros are stored at location 140 and in the remaining bit positions of location 141.
Translation-Exception Identification: During a program interruption due to a segment-translation exception or a page-translation exception, the segment-index and page-index portion of the virtual address causing the exception is stored at locations 144-147. This address is sometimes referred to as the translation-exception address. The rightmost 12 bits of the address are unpredictable. Bit 0 of location 144 is set to zero if the translation was relative to the primary segment table designated by control register 1, or it is set to one if the translation was relative to the secondary segment table designated by control register 7.

During a program interruption due to an AFX-translation, ASX-translation, primary-authority, or secondary-authority exception, the ASN being translated is stored at locations 146-147. Zeros are stored at locations 144-145.

During a program interruption for a space-switch event, the old PASN, which is in bits 16-31 of control register 4 before the execution of a space-switching PROGRAM CALL or PROGRAM TRANSFER instruction, is stored at locations 146-147. The old space-switch-event-control bit is stored in bit position 0, and zeros are stored in bit positions 1-15 of locations 144-145.

During a program interruption due to an LX-translation or EX-translation exception, the PC number is stored in bit positions 12-31 of the word at locations 144-147. Bits 0-11 are set to zeros.

Monitor-Class Number: During a program interruption due to a monitor event, the monitor-class number is stored at location 149, and zeros are stored at location 148.

PER Code: During a program interruption due to a PER event, the PER code is stored in bit positions 0-3 of location 150. Zeros are stored in bit positions 4-7 of location 150 and bit positions 0-7 of location 151.

PER Address: During a program interruption due to a program event, the PER address is stored at locations 152-155. Bit 0 of location 152 is set to zero.

Monitor Code: During a program interruption due to a monitor event, the monitor code is stored at locations 156-159.

Subsystem-Identification Word: During an I/O interruption, the subsystem-identification word is stored at locations 184-187.

I/O-Interruption Parameter: During an I/O interruption, the interruption parameter from the associated subchannel is stored at locations 188-191.

Store-Status CPU-Timer Save Area: During the execution of the store-status operation, the contents of the CPU timer are stored at locations 216-223.

Machine-Check CPU-Timer Save Area: During a machine-check interruption, the contents of the CPU timer are stored at locations 216-223.

Store-Status Clock-Comparator Save Area: During the execution of the store-status operation, the contents of the clock comparator are stored at locations 224-231.

Machine-Check Clock-Comparator Save Area: During a machine-check interruption, the contents of the clock comparator are stored at locations 224-231.

Machine-Check-Interruption Code: During a machine-check interruption, the machine-check-interruption code is stored at locations 232-239.
244-247 (Real Address)

**External-Damage Code:** During a machine-check interruption due to certain external-damage conditions, depending on the model, an external-damage code may be stored at locations 244-247.

248-251 (Real Address)

**Failing-Storage Address:** During a machine-check interruption, a failing-storage address may be stored at locations 248-251. Bit 0 of location 248 is set to zero.

256-263 (Absolute Address)

**Store-Status PSW Save Area:** During the execution of the store-status operation, the contents of the current PSW are stored at locations 256-263.

256-271 (Real Address)

**Fixed-Logout Area:** Depending on the model, logout information may be stored at locations 256-271 during a machine-check interruption.

264-267 (Absolute Address)

**Store-Status Prefix Save Area:** During the execution of the store-status operation, the contents of the prefix register are stored at locations 264-267.

352-383 (Real Address)

**Store-Status Floating-Point-Register Save Area:** During the execution of the store-status operation, the contents of the floating-point registers are stored at locations 352-383.

352-383 (Real Address)

**Machine-Check Floating-Point-Register Save Area:** During a machine-check interruption, the contents of the floating-point registers are stored at locations 352-383.

384-447 (Absolute Address)

**Store-Status General-Register Save Area:** During the execution of the store-status operation, the contents of the general registers are stored at locations 384-447.

384-447 (Real Address)

**Machine-Check General-Register Save Area:** During a machine-check interruption, the contents of the general registers are stored at locations 384-447.

448-511 (Absolute Address)

**Store-Status Control-Register Save Area:** During the execution of the store-status operation, the contents of the control registers are stored at locations 448-511.

448-511 (Real Address)

**Machine-Check Control-Register Save Area:** During a machine-check interruption, the contents of the control registers are stored at locations 448-511.
<table>
<thead>
<tr>
<th>Hex</th>
<th>Dec</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Initial-Program-Loading PSW; or Restart New PSW</td>
</tr>
<tr>
<td>4</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>8</td>
<td>Initial-Program-Loading CCW1; or Restart Old PSW</td>
</tr>
<tr>
<td>C</td>
<td>12</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>16</td>
<td>Initial-Program Loading CCW2</td>
</tr>
<tr>
<td>14</td>
<td>20</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>24</td>
<td>External Old PSW</td>
</tr>
<tr>
<td>1C</td>
<td>28</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>32</td>
<td>Supervisor-Call Old PSW</td>
</tr>
<tr>
<td>24</td>
<td>36</td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>40</td>
<td>Program Old PSW</td>
</tr>
<tr>
<td>2C</td>
<td>44</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>48</td>
<td>Machine-Check Old PSW</td>
</tr>
<tr>
<td>34</td>
<td>52</td>
<td></td>
</tr>
<tr>
<td>38</td>
<td>56</td>
<td>Input/Output Old PSW</td>
</tr>
<tr>
<td>3C</td>
<td>60</td>
<td></td>
</tr>
<tr>
<td>40</td>
<td>64</td>
<td></td>
</tr>
<tr>
<td>44</td>
<td>68</td>
<td></td>
</tr>
<tr>
<td>48</td>
<td>72</td>
<td></td>
</tr>
<tr>
<td>4C</td>
<td>76</td>
<td></td>
</tr>
<tr>
<td>50</td>
<td>80</td>
<td></td>
</tr>
<tr>
<td>54</td>
<td>84</td>
<td></td>
</tr>
<tr>
<td>58</td>
<td>88</td>
<td>External New PSW</td>
</tr>
<tr>
<td>5C</td>
<td>92</td>
<td></td>
</tr>
<tr>
<td>60</td>
<td>96</td>
<td>Supervisor-Call New PSW</td>
</tr>
<tr>
<td>64</td>
<td>100</td>
<td></td>
</tr>
<tr>
<td>68</td>
<td>104</td>
<td>Program New PSW</td>
</tr>
<tr>
<td>6C</td>
<td>108</td>
<td></td>
</tr>
<tr>
<td>70</td>
<td>112</td>
<td>Machine-Check New PSW</td>
</tr>
<tr>
<td>74</td>
<td>116</td>
<td></td>
</tr>
<tr>
<td>78</td>
<td>120</td>
<td>Input/Output New PSW</td>
</tr>
<tr>
<td>7C</td>
<td>124</td>
<td></td>
</tr>
</tbody>
</table>

Assigned Storage Locations (Part 1 of 3)
<table>
<thead>
<tr>
<th>Hex Dec</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>80 128</td>
<td>External-Interruption Parameter</td>
</tr>
<tr>
<td>84 132</td>
<td>CPU Address</td>
</tr>
<tr>
<td>88 136</td>
<td>External-Interruption Code</td>
</tr>
<tr>
<td>8C 140</td>
<td>SVC-Interruption Code</td>
</tr>
<tr>
<td>90 144</td>
<td>Translation-Exception Identification</td>
</tr>
<tr>
<td>94 148</td>
<td>Monitor-Class Number PER Code</td>
</tr>
<tr>
<td>98 152</td>
<td>PER Address</td>
</tr>
<tr>
<td>A0 160</td>
<td>Monitor Code</td>
</tr>
<tr>
<td>A4 164</td>
<td></td>
</tr>
<tr>
<td>A8 168</td>
<td></td>
</tr>
<tr>
<td>AC 172</td>
<td></td>
</tr>
<tr>
<td>B0 176</td>
<td></td>
</tr>
<tr>
<td>B4 180</td>
<td></td>
</tr>
<tr>
<td>B8 184</td>
<td>Subsystem-Identification Word</td>
</tr>
<tr>
<td>BC 188</td>
<td>I/O-Interruption Parameter</td>
</tr>
<tr>
<td>C0 192</td>
<td></td>
</tr>
<tr>
<td>C4 196</td>
<td></td>
</tr>
<tr>
<td>C8 200</td>
<td></td>
</tr>
<tr>
<td>CC 204</td>
<td></td>
</tr>
<tr>
<td>D0 208</td>
<td></td>
</tr>
<tr>
<td>D4 212</td>
<td></td>
</tr>
<tr>
<td>D8 216</td>
<td>Store-Status CPU-Timer Save Area; or Machine-Check CPU-Timer Save Area</td>
</tr>
<tr>
<td>DC 220</td>
<td></td>
</tr>
<tr>
<td>E0 224</td>
<td>Store-Status Clock-Comparator Save Area; or Machine-Check Clock-Comparator Save Area</td>
</tr>
<tr>
<td>E4 228</td>
<td></td>
</tr>
<tr>
<td>E8 232</td>
<td>Machine-Check Interruption Code</td>
</tr>
<tr>
<td>EC 236</td>
<td></td>
</tr>
<tr>
<td>F0 240</td>
<td></td>
</tr>
<tr>
<td>F4 244</td>
<td>External-Damage Code</td>
</tr>
<tr>
<td>F8 248</td>
<td>Failing-Storage Address</td>
</tr>
<tr>
<td>FC 252</td>
<td></td>
</tr>
</tbody>
</table>

Assigned Storage Locations (Part 2 of 3)
<table>
<thead>
<tr>
<th>Hex</th>
<th>Dec</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>256</td>
<td>Store-Status PSW Save Area; or Fixed-Logout Area (Part 1)</td>
</tr>
<tr>
<td>104</td>
<td>260</td>
<td></td>
</tr>
<tr>
<td>108</td>
<td>264</td>
<td>Store-Status Prefix Save Area; or Fixed-Logout Area (Part 2)</td>
</tr>
<tr>
<td>10C</td>
<td>268</td>
<td>Fixed-Logout Area (Part 3)</td>
</tr>
<tr>
<td>110</td>
<td>272</td>
<td></td>
</tr>
<tr>
<td>158</td>
<td>344</td>
<td></td>
</tr>
<tr>
<td>15C</td>
<td>348</td>
<td></td>
</tr>
<tr>
<td>160</td>
<td>352</td>
<td>Store-Status Floating-Point-Register Save Area; or Machine-Check Floating-Point-Register Save Area</td>
</tr>
<tr>
<td>164</td>
<td>356</td>
<td></td>
</tr>
<tr>
<td>168</td>
<td>360</td>
<td></td>
</tr>
<tr>
<td>16C</td>
<td>364</td>
<td></td>
</tr>
<tr>
<td>170</td>
<td>368</td>
<td></td>
</tr>
<tr>
<td>174</td>
<td>372</td>
<td></td>
</tr>
<tr>
<td>178</td>
<td>376</td>
<td></td>
</tr>
<tr>
<td>17C</td>
<td>380</td>
<td></td>
</tr>
<tr>
<td>180</td>
<td>384</td>
<td>Store-Status General-Register Save Area; or Machine-Check General-Register Save Area</td>
</tr>
<tr>
<td>184</td>
<td>388</td>
<td></td>
</tr>
<tr>
<td>188</td>
<td>392</td>
<td></td>
</tr>
<tr>
<td>18C</td>
<td>396</td>
<td></td>
</tr>
<tr>
<td>1B4</td>
<td>436</td>
<td></td>
</tr>
<tr>
<td>1B8</td>
<td>440</td>
<td></td>
</tr>
<tr>
<td>1BC</td>
<td>444</td>
<td></td>
</tr>
<tr>
<td>1C0</td>
<td>448</td>
<td>Store-Status Control-Register Save Area; or Machine-Check Control-Register Save Area</td>
</tr>
<tr>
<td>1C4</td>
<td>452</td>
<td></td>
</tr>
<tr>
<td>1C8</td>
<td>456</td>
<td></td>
</tr>
<tr>
<td>1CC</td>
<td>460</td>
<td></td>
</tr>
<tr>
<td>1F4</td>
<td>500</td>
<td></td>
</tr>
<tr>
<td>1F8</td>
<td>504</td>
<td></td>
</tr>
<tr>
<td>1FC</td>
<td>508</td>
<td></td>
</tr>
</tbody>
</table>

Assigned Storage Locations (Part 3 of 3)
<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Stopped, Operating, Load, and Check-Stop States</td>
<td>4-2</td>
</tr>
<tr>
<td>Stopped State</td>
<td>4-2</td>
</tr>
<tr>
<td>Operating State</td>
<td>4-2</td>
</tr>
<tr>
<td>Load State</td>
<td>4-3</td>
</tr>
<tr>
<td>Check-Stop State</td>
<td>4-3</td>
</tr>
<tr>
<td>Program-Status Word</td>
<td>4-3</td>
</tr>
<tr>
<td>Program-Status-Word Format</td>
<td>4-5</td>
</tr>
<tr>
<td>Control Registers</td>
<td>4-6</td>
</tr>
<tr>
<td>Tracing</td>
<td>4-8</td>
</tr>
<tr>
<td>Control-Register Allocation</td>
<td>4-8</td>
</tr>
<tr>
<td>Trace Entries</td>
<td>4-9</td>
</tr>
<tr>
<td>Operation</td>
<td>4-10</td>
</tr>
<tr>
<td>Program-Event Recording</td>
<td>4-11</td>
</tr>
<tr>
<td>Control-Register Allocation</td>
<td>4-11</td>
</tr>
<tr>
<td>Operation</td>
<td>4-12</td>
</tr>
<tr>
<td>Identification of Cause</td>
<td>4-12</td>
</tr>
<tr>
<td>Priority of Indication</td>
<td>4-13</td>
</tr>
<tr>
<td>Storage-Area Designation</td>
<td>4-14</td>
</tr>
<tr>
<td>PER Events</td>
<td>4-14</td>
</tr>
<tr>
<td>Successful Branching</td>
<td>4-14</td>
</tr>
<tr>
<td>Instruction Fetching</td>
<td>4-14</td>
</tr>
<tr>
<td>Storage Alteration</td>
<td>4-15</td>
</tr>
<tr>
<td>General-Register Alteration</td>
<td>4-15</td>
</tr>
<tr>
<td>Indication of PER Events Concurrently with Other</td>
<td>4-16</td>
</tr>
<tr>
<td>Interruption Conditions</td>
<td>4-16</td>
</tr>
<tr>
<td>Timing</td>
<td>4-18</td>
</tr>
<tr>
<td>Time-of-Day Clock</td>
<td>4-18</td>
</tr>
<tr>
<td>Format</td>
<td>4-18</td>
</tr>
<tr>
<td>States</td>
<td>4-19</td>
</tr>
<tr>
<td>Changes in Clock State</td>
<td>4-19</td>
</tr>
<tr>
<td>Setting and Inspecting the Clock</td>
<td>4-20</td>
</tr>
<tr>
<td>TOD-Clock Synchronization</td>
<td>4-21</td>
</tr>
<tr>
<td>Clock Comparator</td>
<td>4-21</td>
</tr>
<tr>
<td>CPU Timer</td>
<td>4-22</td>
</tr>
<tr>
<td>Externally Initiated Functions</td>
<td>4-23</td>
</tr>
<tr>
<td>Resets</td>
<td>4-23</td>
</tr>
<tr>
<td>CPU Reset</td>
<td>4-26</td>
</tr>
<tr>
<td>Initial CPU Reset</td>
<td>4-27</td>
</tr>
<tr>
<td>Subsystem Reset</td>
<td>4-27</td>
</tr>
<tr>
<td>Clear Reset</td>
<td>4-27</td>
</tr>
<tr>
<td>Power-On Reset</td>
<td>4-27</td>
</tr>
<tr>
<td>Initial Program Loading</td>
<td>4-28</td>
</tr>
<tr>
<td>Store Status</td>
<td>4-28</td>
</tr>
<tr>
<td>Multiprocessing</td>
<td>4-29</td>
</tr>
<tr>
<td>Shared Main Storage</td>
<td>4-29</td>
</tr>
<tr>
<td>CPU-Address Identification</td>
<td>4-29</td>
</tr>
<tr>
<td>CPU Signaling and Response</td>
<td>4-30</td>
</tr>
<tr>
<td>Signal-Processor Orders</td>
<td>4-30</td>
</tr>
<tr>
<td>Conditions Determining Response</td>
<td>4-32</td>
</tr>
<tr>
<td>Conditions Precluding Interpretation of the Order Code</td>
<td>4-32</td>
</tr>
<tr>
<td>Status Bits</td>
<td>4-33</td>
</tr>
</tbody>
</table>
This chapter describes in detail the facilities for controlling, measuring, and recording the operation of one or more CPUs.

STOPPED, OPERATING, LOAD, AND CHECK-STOP STATES

The stopped, operating, load, and check-stop states are four mutually exclusive states of the CPU. When the CPU is in the stopped state, instructions and interruptions, other than the restart interruption, are not executed. In the operating state, the CPU executes instructions and takes interruptions, subject to the control of the program-status word (PSW) and control registers, and in the manner specified by the setting of the operator-facility rate control. The CPU is in the load state during the initial-program-loading operation. The CPU enters the check-stop state only as the result of machine malfunctions.

A change between these four CPU states can be effected by use of the operator facilities or by acceptance of certain SIGNAL PROCESSOR orders addressed to that CPU. The states are not controlled or identified by bits in the PSW. The stopped, load, and check-stop states are indicated to the operator by means of the manual indicator, load indicator, and check-stop indicator, respectively. These three indicators are off when the CPU is in the operating state.

The CPU timer is updated when the CPU is in the operating state or the load state. The TOD clock is not affected by the state of any CPU.

STOPPED STATE

The CPU changes from the operating state to the stopped state by means of the stop function. The stop function is performed when:

• The CPU is in the operating state.
• The stop function is performed when:
  • The stop key is activated while the CPU is in the operating state.
  • The CPU accepts a stop or stop-and-store-status order specified by a SIGNAL PROCESSOR instruction addressed to this CPU while it is in the operating state.
  • The CPU has finished the execution of a unit of operation initiated by performing the start function with the rate control set to the instruction-step position.

When the stop function is performed, the transition from the operating to the stopped state occurs at the end of the current unit of operation. When the wait-state bit of the PSW is one, the transition takes place immediately, provided no interruptions are pending for which the CPU is enabled. In the case of interruptible instructions, the amount of data processed in a unit of operation depends on the particular instruction and may depend on the model.

Before entering the stopped state by means of the stop function, all pending allowed interruptions are taken while the CPU is still in the operating state. They cause the old PSW to be stored and the new PSW to be fetched before the stopped state is entered. While the CPU is in the stopped state, interruption conditions remain pending.

The CPU is also placed in the stopped state when:

• The CPU reset is completed. However, when the reset operation is performed as part of initial program loading for this CPU, then the CPU is placed in the load state and does not necessarily enter the stopped state.
• An address comparison indicates equality and stopping on the match is specified.

The execution of resets is described in the section "Resets" in this chapter, and address comparison is described in the section "Address-Compare Controls" in Chapter 12, "Operator Facilities."

If the CPU is in the stopped state when an INVALIDATE PAGE TABLE ENTRY instruction is executed on another CPU in the configuration, the invalidation may be performed immediately or may be delayed until the CPU leaves the stopped state.

OPERATING STATE

The CPU changes from the stopped state to the operating state by means of the start function or when a restart interruption (see Chapter 6) occurs.

The start function is performed if the CPU is in the stopped state and (1) the start key associated with that CPU is activated or (2) that CPU accepts the start order specified by a SIGNAL PROCESSOR instruction addressed to that CPU. The effect of performing the start function is unpredictable when the stopped state has been entered by means of a reset.

When the rate control is set to the process position and the start function is performed, the CPU starts operating at normal speed. When the rate control
is set to the instruction-step position and the wait-state bit is zero, one instruction or, for interruptible instructions, one unit of operation is executed, and all pending allowed interruptions are taken before the CPU returns to the stopped state. When the rate control is set to the instruction-step position and the wait-state bit is one, the start function causes no instruction to be executed, but all pending allowed interruptions are taken before the CPU returns to the stopped state.

LOAD STATE

The CPU enters the load state when the load-normal or load-clear key is activated. (See the section "Initial Program Loading" in this chapter. See also the section "Initial Program Loading" in Chapter 17, "I/O Support Functions.") If the initial-program-loading operation is completed successfully, the CPU changes from the load state to the operating state, provided the rate control is set to the process position; if the rate control is set to the instruction-step position, the CPU changes from the load state to the stopped state.

CHECK-STOP STATE

The check-stop state, which the CPU enters on certain types of machine malfunction, is described in Chapter 11, "Machine-Check Handling." The CPU leaves the check-stop state when CPU reset is performed.

Programming Notes

1. Except for the relationship between execution time and real time, the execution of a program is not affected by stopping the CPU.

2. When, because of a machine malfunction, the CPU is unable to end the execution of an instruction, the stop function is ineffective, and a reset function has to be invoked instead. A similar situation occurs when an unending string of interruptions results from a PSW with a PSW-format error of the type that is recognized early, or from a persistent interruption condition, such as one due to the CPU timer.

3. Pending I/O operations may be initiated, and active I/O operations continue to suspension or completion, after the CPU enters the stopped state. The interruption conditions due to suspension or completion of I/O operations remain pending when the CPU is in the stopped state.

PROGRAM-STATUS WORD

The current program-status word (PSW) in the CPU contains information required for the execution of the currently active program. The PSW is 64 bits in length and includes the instruction address, condition code, and other control fields. In general, the PSW is used to control instruction sequencing and to hold and indicate much of the status of the CPU in relation to the program currently being executed. Additional control and status information is contained in control registers and permanently assigned storage locations.

The status of the CPU can be changed by loading a new PSW or part of a PSW.

Control is switched during an interruption of the CPU by storing the current PSW, so as to preserve the status of the CPU, and then loading a new PSW.

Execution of LOAD PSW, or the successful conclusion of the initial-program-loading sequence, introduces a new PSW. The instruction address is updated by sequential instruction execution and replaced by successful branches. Other instructions are provided which operate on a portion of the PSW. The figure "Operations on PSW Fields" summarizes these instructions.

A new or modified PSW becomes active (that is, the information introduced into the current PSW assumes control over the CPU) when the interruption or the execution of an instruction that changes the PSW is completed. The interruption for PER associated with an instruction that changes the PSW occurs under control of the PER mask that is effective at the beginning of the operation.

Bits 0-7 of the PSW are collectively referred to as the system mask.
### Operations on PSW Fields

<table>
<thead>
<tr>
<th>Instruction</th>
<th>System Mask (PSW Bits 0-7)</th>
<th>PSW Key (PSW Bits 8-11)</th>
<th>Problem State (PSW Bit 15)</th>
<th>Address-Space Control (PSW Bit 16)</th>
<th>Condition Code and Program Mask (PSW Bits 18-23)</th>
<th>Addressing Mode (PSW Bits 32)</th>
</tr>
</thead>
<tbody>
<tr>
<td>BRANCH AND LINK</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>AM</td>
</tr>
<tr>
<td>BRANCH AND SAVE</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>BRANCH AND SAVE AND SET MODE</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>BRANCH AND SET MODE</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>INSERT PROGRAM MASK</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>INSERT PSW KEY</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>INSERT ADDRESS SPACE CONTROL</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>PROGRAM CALL</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>PROGRAM TRANSFER</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>SET ADDRESS SPACE CONTROL</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>SET PROGRAM MASK</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>SET PSW KEY FROM ADDRESS</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>SET SYSTEM MASK</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>STORE THEN AND SYSTEM MASK</td>
<td>Yes</td>
<td>ANDs</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>STORE THEN OR SYSTEM MASK</td>
<td>Yes</td>
<td>ORs</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
</tbody>
</table>

**Explanation:**

1. The action takes place only if the associated R field in the instruction is nonzero.
2. Cannot be changed from one to zero.

**AM**

The action depends on the addressing mode, bit 32 of the current PSW. In the 24-bit addressing mode, the condition code and program mask are saved in the leftmost byte of the general register. In the 31-bit addressing mode, the addressing mode, along with bits 1-7 of the 31-bit address, replace the leftmost byte of the register.

**ANDs**

The logical AND of the immediate field in the instruction and the current system mask replaces the current system mask.

**ORs**

The logical OR of the immediate field in the instruction and the current system mask replaces the current system mask.

### Programming Note

A summary of the operations which save or set the problem state, addressing mode, and instruction address is contained in the section "Subroutine Linkage" in Chapter 5, "Program Execution."
The following is a summary of the functions of the PSW fields. (See the figure "PSW Format.")

**PER Mask (R):** Bit 1 controls whether the CPU is enabled for interruptions associated with program-event recording (PER). When the bit is zero, no PER event can cause an interruption. When the bit is one, interruptions are permitted, subject to the PER-event-mask bits in control register 9.

**DAT Mode (I):** Bit 5 controls whether implicit dynamic address translation of logical and instruction addresses used to access storage takes place. When the bit is zero, DAT is off, and logical and instruction addresses are treated as real addresses. When the bit is one, DAT is on, and the dynamic-address-translation mechanism is invoked.

**I/O Mask (IO):** Bit 6 controls whether the CPU is enabled for I/O interruptions. When the bit is zero, an I/O interruption cannot occur. When the bit is one, I/O interruptions are subject to the I/O-interruption subclass-mask bits in control register 6. When an I/O-interruption subclass-mask bit is zero, an I/O interruption for that I/O-interruption subclass cannot occur; when the I/O-interruption subclass-mask bit is one, an I/O interruption for that I/O-interruption subclass can occur.

**External Mask (EX):** Bit 7 controls whether the CPU is enabled for interruption by conditions included in the external class. When the bit is zero, an external interruption cannot occur. When the bit is one, an external interruption is subject to the corresponding external subclass-mask bits in control register 0; when the subclass-mask bit is zero, conditions associated with the subclass cannot cause an interruption; when the subclass-mask bit is one, an interruption in that subclass can occur.

**PSW Key:** Bits 8-11 form the access key for storage references by the CPU. If the reference is subject to key-controlled protection, the PSW key is matched with a storage key when information is stored or when information is fetched from a location that is protected against fetching. However, for accesses to the second operand of MOVE TO PRIMARY and MOVE WITH KEY, the third operand is used instead of the PSW key. The third operand is also used instead of the PSW key for accesses to the first operand of MOVE TO SECONDARY.

**Machine-Check Mask (M):** Bit 13 controls whether the CPU is enabled for interruption by machine-check conditions. When the bit is zero, a machine-check interruption cannot occur. When the bit is one, machine-check interruptions due to system damage and instruction-processing damage are permitted, but interruptions due to other machine-check-subclass conditions are subject to the subclass-mask bits in control register 14.

**Wait State (W):** When bit 14 is one, the CPU is waiting; that is, no instructions are processed by the CPU, but interruptions may take place. When bit 14 is zero, instruction fetching and execution occur in the normal manner. The wait indicator is on when the bit is one.

**Problem State (P):** When bit 15 is one, the CPU is in the problem state. When bit 15 is zero, the CPU is in the supervisor state. In the supervisor state, all instructions are valid. In the problem state, only those instructions are valid that provide meaningful information to the problem program and that cannot affect system integrity; such instructions are called unprivileged instructions. The instructions that are never valid in the problem state are called privileged instructions. When a CPU in the problem state attempts to execute a privileged instruction, a privileged-operation exception is recognized. Another group of instructions, called semiprivileged instructions, are executed by a CPU in the problem state only if specific authority tests are met; otherwise, a privileged-operation exception occurs.

---

Chapter 4. Control 4-5
exception or a special-operation exception is recognized.

Address-Space Control (S): Bit 16, in conjunction with PSW bit 5, controls the translation mode. See the section "Translation Modes" under "Translation Control" in Chapter 3, "Storage."

Condition Code (CC): Bits 18 and 19 are the two bits of the condition code. The condition code is set to 0, 1, 2, or 3, depending on the result obtained in executing certain instructions. Most arithmetic and logical operations, as well as some other operations, set the condition code. The instruction BRANCH ON CONDITION can specify any selection of the condition-code values as a criterion for branching. A table in Appendix C summarizes the condition-code values that may be set for all instructions which set the condition code of the PSW.

Program Mask: Bits 20-23 are the four program-mask bits. Each bit is associated with a program exception, as follows:

<table>
<thead>
<tr>
<th>Program-Mask Bit</th>
<th>Program Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>20</td>
<td>Fixed-point overflow</td>
</tr>
<tr>
<td>21</td>
<td>Decimal overflow</td>
</tr>
<tr>
<td>22</td>
<td>Exponent underflow</td>
</tr>
<tr>
<td>23</td>
<td>Significance</td>
</tr>
</tbody>
</table>

When the mask bit is one, the exception results in an interruption. When the mask bit is zero, no interruption occurs. The setting of the exponent-underflow-mask bit or the significance-mask bit also determines the manner in which the operation is completed when the corresponding exception occurs.

Addressing Mode (A): Bit 32 controls the size of effective addresses and effective-address generation. When the bit is zero, 24-bit addressing is specified. When the bit is one, 31-bit addressing is specified. The addressing mode does not control the size of PER addresses or of addresses used to access DAT, ASN, linkage, entry, and trace tables. See the section "Address Generation" in Chapter 5, "Program Execution," and the section "Address Size and Wraparound" in Chapter 3, "Storage."

Instruction Address: Bits 33-63 form the instruction address. This address designates the location of the leftmost byte of the next instruction to be executed, unless the CPU is in the wait state (bit 16 of the PSW is one).

Bit positions 0, 2-4, 17, and 24-31 are unassigned and must contain zeros. A specification exception is recognized when these bit positions do not contain zeros. When bit 32 of the PSW specifies the 24-bit addressing mode, bits 33-39 of the instruction address must be zeros; otherwise, a specification exception is recognized. A specification exception is also recognized when bit position 12 does not contain a one.

CONTROL REGISTERS

The control registers provide for maintaining and manipulating control information outside the PSW. There are sixteen 32-bit control registers.

All control-register bit positions in all 16 control registers are installed, regardless of whether the bit position is assigned to a facility. One or more specific bit positions in control registers are assigned to each facility requiring such register space.

The LOAD CONTROL instruction causes all control-register positions, within those registers designated by the instruction to be loaded from storage. The instructions LOAD ADDRESS SPACE PARAMETERS, SET SECONDARY ASN, PROGRAM CALL, and PROGRAM TRANSFER provide specialized functions to place information into certain control-register positions.

Information loaded into the control registers becomes active (that is, assumes control over the system) at the completion of the instruction causing the information to be loaded.

At the time the registers are loaded, the information is not checked for exceptions, such as invalid translation-format code or an address designating an unavailable or a protected location. The validity of the information is checked and the exceptions, if any, are indicated at the time the information is used.

The STORE CONTROL instruction causes all control-register positions, within those registers designated by the instruction, to be placed in storage. The instructions EXTRACT PRIMARY ASN, EXTRACT SECONDARY ASN, and PROGRAM CALL provide specialized functions to obtain information from certain control-register positions.

Only the general structure of the control registers is described here; the definition of a particular control-register position appears in the description of the facility with which the register position is associated. The figure "Assignment of Control-Register Fields" shows the control-register positions which are assigned and the initial value of the field upon execution of initial CPU reset. All...
control-register positions not listed in the figure are initialized to zero.

**Programming Notes**

1. The detailed definition of a particular control-register bit position can be located by referring to the entry "control-register assignment" in the Index.

2. To ensure that existing programs operate correctly if and when new facilities using additional control-register positions are installed, the program should load zeros in unassigned control-register positions.

<table>
<thead>
<tr>
<th>Ctrl Reg</th>
<th>Bits</th>
<th>Name of Field</th>
<th>Associated with</th>
<th>Initial Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>SSM-suppression control</td>
<td>SET SYSTEM MASK</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>2</td>
<td>TOD-clock-sync control</td>
<td>TOD clock</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>3</td>
<td>Low-address-protection control</td>
<td>Low-address protection</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>4</td>
<td>Extraction-authority control</td>
<td>Dual-address-space control</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>5</td>
<td>Secondary-space control</td>
<td>Dual-address-space control</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>6</td>
<td>Fetch-protection override</td>
<td>Key-controlled protection</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>8-12</td>
<td>Translation format</td>
<td>Dynamic address translation</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Vector control1</td>
<td>Vector operations</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>16</td>
<td>Malfunction-alert subclass mask</td>
<td>Interruptions</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>17</td>
<td>Emergency-signal subclass mask</td>
<td>Interruptions</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>18</td>
<td>External-call subclass mask</td>
<td>Interruptions</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>19</td>
<td>TOD-clock sync-check subclass mask</td>
<td>Interruptions</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>20</td>
<td>Clock-comparator subclass mask</td>
<td>Clock comparator</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>21</td>
<td>CPU-timer subclass mask</td>
<td>CPU timer</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>22</td>
<td>Service-signal subclass mask</td>
<td>Service signal</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>24</td>
<td>Unused2</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>25</td>
<td>Interrupt-key subclass mask</td>
<td>External interruptions</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>26</td>
<td>Unused2</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Space-switch-event control</td>
<td>Dual-address-space control</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1-19</td>
<td>Primary segment-table origin</td>
<td>Dynamic address translation</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>25-31</td>
<td>Primary segment-table length</td>
<td>Dynamic address translation</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>0-19</td>
<td>PSW-key mask</td>
<td>Dual-address-space control</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>16-31</td>
<td>Secondary ASN</td>
<td>Dual-address-space control</td>
<td>0</td>
</tr>
<tr>
<td>4</td>
<td>0-15</td>
<td>Authorization index</td>
<td>Dual-address-space control</td>
<td>0</td>
</tr>
<tr>
<td>4</td>
<td>16-31</td>
<td>Primary ASN</td>
<td>Dual-address-space control</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>Subsystem-linkage control</td>
<td>Dual-address-space control</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>1-24</td>
<td>Linkage-table origin</td>
<td>PC-number translation</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>25-31</td>
<td>Linkage-table length</td>
<td>PC-number translation</td>
<td>0</td>
</tr>
<tr>
<td>6</td>
<td>0-7</td>
<td>I/O-interruption subclass mask</td>
<td>I/O</td>
<td>0</td>
</tr>
<tr>
<td>7</td>
<td>1-19</td>
<td>Secondary segment-table origin</td>
<td>Dynamic address translation</td>
<td>0</td>
</tr>
<tr>
<td>7</td>
<td>25-31</td>
<td>Secondary segment-table length</td>
<td>Dynamic address translation</td>
<td>0</td>
</tr>
<tr>
<td>8</td>
<td>16-31</td>
<td>Monitor masks</td>
<td>MONITOR CALL</td>
<td>0</td>
</tr>
<tr>
<td>9</td>
<td>0</td>
<td>Successful-branching-event mask</td>
<td>Program-event recording</td>
<td>0</td>
</tr>
<tr>
<td>9</td>
<td>1</td>
<td>Instruction-fetching-event mask</td>
<td>Program-event recording</td>
<td>0</td>
</tr>
<tr>
<td>9</td>
<td>2</td>
<td>Storage-alteration-event mask</td>
<td>Program-event recording</td>
<td>0</td>
</tr>
<tr>
<td>9</td>
<td>3</td>
<td>GR-alteration-event mask</td>
<td>Program-event recording</td>
<td>0</td>
</tr>
<tr>
<td>9</td>
<td>16-31</td>
<td>PER general-register masks</td>
<td>Program-event recording</td>
<td>0</td>
</tr>
<tr>
<td>10</td>
<td>1-31</td>
<td>PER starting address</td>
<td>Program-event recording</td>
<td>0</td>
</tr>
<tr>
<td>11</td>
<td>1-31</td>
<td>PER ending address</td>
<td>Program-event recording</td>
<td>0</td>
</tr>
</tbody>
</table>

Assignment of Control-Register Fields (Part 1 of 2)
TRACING

Tracing assists in the determination of system problems by providing an ongoing record in storage of significant events. Tracing consists of three separately controllable functions which cause entries to be made in a trace table: branch tracing, ASH tracing, and explicit tracing. Branch tracing and ASH tracing together are referred to as implicit tracing.

When branch tracing is on, an entry is made in the trace table for each execution of certain branch instructions when they cause branching. The branch address is placed in the trace entry. The trace entry also indicates the addressing mode in effect after branching. The branch instructions that are traced are:

- **BRANCH AND LINK** (BALT only) when the R2 field is not zero
- **BRANCH AND SAVE** (BASR only) when the R2 field is not zero
- **BRANCH AND SAVE AND SET MODE** when the R2 field is not zero

When ASH tracing is on, an entry is made in the trace table for each execution of the following instructions:

- **PROGRAM CALL**
- **PROGRAM TRANSFER**
- **SET SECONDARY ASH**

When explicit tracing is on, execution of **TRACE** causes an entry to be made in the trace table. This entry includes bits 16-63 from the TOD clock, the second operand of the **TRACE** instruction, and the contents of a range of general registers.

CONTROL-REGISTER ALLOCATION

The information to control tracing is contained in control register 12 and has the following format:

<table>
<thead>
<tr>
<th>B</th>
<th>Trace-Entry Address</th>
<th>A</th>
<th>E</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>30</td>
<td>31</td>
</tr>
</tbody>
</table>

Branch-Trace-Control Bit (B): Bit 0 of control register 12 controls whether branch tracing is turned on or off. If the bit is zero, branch tracing is off; if the bit is one, branch tracing is on.

Trace-Entry Address: Bits 1-29 of control register 12, with two zero bits appended on the right, form the real address of the next trace entry to be made.

ASH-Trace-Control Bit (A): Bit 30 of control register 12 controls whether ASH
tracing is turned on or off. If the bit is zero, ASN tracing is off; if the bit is one, ASN tracing is on.

**Explicit-Trace-Control Bit (E):** Bit 31 of control register 12 controls whether explicit tracing is turned on or off. If the bit is zero, explicit tracing is off; which causes the TRACE instruction to be executed as a no-operation; if the bit is one, the execution of the TRACE instruction creates an entry in the trace table, except that no entry is made when bit 0 of the second operand of the TRACE instruction is one.

**TRACE ENTRIES**

Trace entries are of six types, as shown in the figure "Trace-Entry Formats."

### 31-Bit Branch

<table>
<thead>
<tr>
<th>Branch Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1</td>
</tr>
<tr>
<td>31</td>
</tr>
</tbody>
</table>

### 24-Bit Branch

<table>
<thead>
<tr>
<th>Branch Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 8 31</td>
</tr>
</tbody>
</table>

### SET SECONDARY ASN

<table>
<thead>
<tr>
<th>New ASN</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 8 16 31</td>
</tr>
</tbody>
</table>

### PROGRAM CALL

<table>
<thead>
<tr>
<th>PSW Key</th>
<th>PC Number</th>
<th>GR 14 After</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 8 12 32</td>
<td>63</td>
<td></td>
</tr>
</tbody>
</table>

### PROGRAM TRANSFER

<table>
<thead>
<tr>
<th>PSW Key</th>
<th>New PASH</th>
<th>R₂ Before</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 8 12 16 32</td>
<td>63</td>
<td></td>
</tr>
</tbody>
</table>

### TRACE

<table>
<thead>
<tr>
<th>TOD-Clock Bits 16-63</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 4 8 16 63</td>
</tr>
</tbody>
</table>

Trace-Entry Formats
Branch Address: The branch address is the address of the next instruction to be executed when the branch is taken. When the 31-bit addressing mode is in effect after branching, bit positions 1-31 of the trace entry for a branch instruction contain the branch address. When the 24-bit addressing mode is in effect after branching, bit positions 8-31 contain the branch address.

New SASH: Bit positions 16-31 of the trace entry for SET SECONDARY ASN contain the ASN value loaded into control register 3 by the instruction.

PSW Key: Bit positions 8-11 of the trace entries made on execution of PROGRAM CALL and PROGRAM TRANSFER contain the PSW key from the current PSW.

PC Number: Bit positions 12-31 of the trace entry made on execution of PROGRAM CALL contain the value of the rightmost 20 bits of the second-operand address.

GR14 After: Bit positions 32-63 of the trace entry made on execution of PROGRAM CALL contain the information which is placed in general register 14: the addressing bit, the return address, and the problem-state bit.

New PASN: Bit positions 16-31 of the trace entry made on execution of PROGRAM TRANSFER contain the new PASN (which may be zero) specified by the instruction.

R2 Before: Bit positions 32-63 of the trace entry made on execution of PROGRAM TRANSFER contain the contents of the general register designated by the R2 field of the instruction. Bits 0-30 of the general register designated by the R2 field replace bits 32-62 of the PSW. Bit 31 of the same general register replaces the problem-state bit of the PSW.

Number of Registers (N): Bits 4-7 of the trace entry for TRACE contain a value which is one less than the number of general registers which have been provided in the trace entry. The value of N ranges from zero, meaning the contents of one general register are provided in the trace entry, to 15, meaning the contents of all 16 general registers are provided.

TOD-Clock Bits 16-63: Bits 16-63 of the trace entry for TRACE are obtained from bit positions 16-63 of the TOD clock, as would be provided by a STORE CLOCK instruction executed at the time the TRACE instruction was executed.

TRACE Operand: Bits 64-95 of the trace entry for TRACE contain a copy of the 32 bits of the second operand of the TRACE instruction for which the entry is made.

(R1)-(R3): The four-byte fields starting with bit 96 of the trace entry for TRACE contain the contents of the general registers whose range is specified by the R1 and R2 fields of the TRACE instruction. The general registers are stored in ascending order of register numbers, starting with general register R1 and continuing up to and including general register R3, with general register 0 following general register 15.

Programming Note

The size of the trace entry for TRACE in units of words is \(3 + (N + 1)\). The maximum size of an entry is 19 words, or 76 bytes.

OPERATION

When an instruction which is subject to tracing is executed, and the corresponding tracing function is turned on, a trace entry of the appropriate format is made. The real address of the trace entry is formed by appending two zero bits on the right to the value in bit positions 1-29 of control register 12. The address in control register 12 is subsequently increased by the size of the entry created.

No trace entry is stored if the incrementing of the address in control register 12 would cause a carry to be propagated into bit position 19 (that is, the trace-entry address would be in the next 4K-byte block). If this would be the case for the entry to be made, a trace-table exception is recognized. For the purpose of recognizing the trace-table exception in the case of a TRACE instruction, the maximum length of 76 bytes is used instead of the actual length.

The storing of a trace entry is not subject to key-controlled protection (nor, since the trace-entry address is real, is it subject to page protection), but it is subject to low-address protection; that is, if the address of the trace entry due to be created is in the range 0-511 and bit 3 of control register 0 is one, a protection exception is recognized, and instruction execution is suppressed. If the address of a trace entry is invalid, an addressing exception is recognized, and instruction execution is suppressed.

The three exceptions associated with storing a trace entry (addressing, protection, and trace table) are collectively referred to as trace exceptions.
If a program interruption takes place for a condition which is not a trace-exception condition and for which execution of an instruction is not completed, it is unpredictable whether part or all of any trace entry due to be made for such an interrupted instruction is stored in the trace table. Thus, for a condition which would ordinarily cause nullification or suppression of instruction execution, storage locations may have been altered beginning at the location designated by control register 12 and extending up to the length of the entry that would have been created.

The order in which information is placed in a trace entry is unpredictable. Furthermore, as observed by other CPUs and by channel programs, the contents of a byte of a trace entry may appear to change more than once before completion of the instruction for which the entry is made.

The trace-entry address in control register 12 is updated only on completion of execution of an instruction for which a trace entry is made.

A serialization and checkpoint-synchronization function is performed before the operation begins and again after the operation is completed.

PROGRAM-EVENT RECORDING

The program-event-recording (PER) facility is provided to assist in debugging programs. It permits the program to be alerted to the following types of events:

- Execution of a successful branching instruction.
- Fetching of an instruction from the designated storage area.
- Alteration of the contents of the designated storage area.
- Alteration of the contents of designated general registers.

The program can selectively specify that one or more of the above types of events be recognized. The information concerning a PER event is provided to the program by means of a program interruption, with the cause of the interruption being identified in the interruption code.

CONTROL-REGISTER ALLOCATION

The information for controlling PER resides in control registers 9, 10, and 11 and has the following format:

Control Register 9

<table>
<thead>
<tr>
<th>EM</th>
<th>Gen.-Reg. Masks</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>4 16 31</td>
</tr>
</tbody>
</table>

Control Register 10

<table>
<thead>
<tr>
<th>Starting Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 31</td>
</tr>
</tbody>
</table>

Control Register 11

<table>
<thead>
<tr>
<th>Ending Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 31</td>
</tr>
</tbody>
</table>

PER-Event Masks (EM): Bits 0-3 of control register 9 specify which types of events are recognized. The bits are assigned as follows:

- Bit 0: Successful-branching event
- Bit 1: Instruction-fetching event
- Bit 2: Storage-alteration event
- Bit 3: General-register-alteration event

Bits 0-3, when ones, specify that the corresponding types of events be recognized. When a bit is zero, the corresponding type of event is not recognized.

PER General-Register Masks: Bits 16-31 of control register 9 specify which general registers are designated for recognition of the alteration of their contents. The 16 bits, in the sequence of ascending bit numbers, correspond one for one with the 16 registers, in the sequence of ascending register numbers. When a bit is one, the alteration of the associated register is recognized; when it is zero, the alteration of the register is not recognized.

PER Starting Address: Bits 1-31 of control register 10 are the address of the beginning of the designated storage area.

PER Ending Address: Bits 1-31 of control register 11 are the address of the end of the designated storage area.

Programming Notes

1. Models may operate at reduced performance while the CPU is enabled for PER events. In order to ensure that CPU performance is

Chapter 4. Control 4-11
not degraded because of the operation of the PER facility, programs that do not use its should disable the CPU for PER events by setting either the PER mask in the PSW to zero or the PER-event masks in control register 9 to zero, or both. No degradation due to PER occurs when either of these fields is zero.

2. Some degradation may be experienced on some models every time control registers 9, 10, and 11 are loaded, even when the CPU is disabled for PER events (see the programming note under "Storage-Area Designation").

OPERATION

PER is under control of bit 1 of the PSW, the PER mask. When the PER mask, a particular PER-event-alteration mask bit, and, for general-register-alteration events, a particular general-register mask bit are all ones, the CPU is enabled for the corresponding type of event; otherwise, it is disabled.

An interruption due to a PER event normally occurs after the execution of the instruction responsible for the event. The occurrence of the event does not affect the execution of the instruction, which may be either completed, partially completed, terminated, suppressed, or nullified.

When the CPU is disabled for a particular PER event at the time it occurs, either by the PER mask in the PSW or by the masks in control register 9, the event is not recognized.

A change to the PER mask in the PSW or to the PER control fields in control registers 9, 10, and 11 affects PER starting with the execution of the immediately following instruction. If a PER event occurs during the execution of an instruction which changes the CPU from being enabled to being disabled for that type of event, that PER event is recognized.

PER events may be recognized in a trial execution of an instruction, and subsequently the instruction, FAT-table entries, and operands may be refetched for the actual execution. If any refetched field was modified by another CPU or by a channel program between the trial execution and the actual execution, it is unpredictable whether the PER events indicated are for the trial or the actual execution.

For special-purpose instructions that are not described in this publication, the operation of PER may not be exactly as described in this section.

Identification of Cause

A program interruption for PER sets bit 8 of the interruption code to one and places identifying information in real storage locations 150-155. The information stored has the following format:

Locations 150-151:

| PERC | 0000000000000000 |
| 0 | 4 | 15 |

Locations 152-155:

| PER Address |
| 0 | 1 | 31 |

PER Code (PERC): The occurrence of PER events is indicated by ones in bit positions 0-3 of real location 150, the PER code. The bit position in the PER code for a particular type of event is the same as the bit position for that event in the PER-event-mask field in control register 9. When a program interruption occurs, more than one type of PER event can be concurrently indicated. Additionally, if another program-interruption condition exists, the interruption code for the program interruption may indicate both the PER events and the other condition. Zeros are stored in bit positions 4-7 of location 150 and in bit positions 0-7 of location 151.

PER Address: The PER address at locations 152-155 contains the instruction address used to fetch the instruction in execution when one or more PER events were recognized. When the instruction is the target of EXECUTE, the instruction address used to fetch the EXECUTE instruction is placed in the PER-address field. A zero is stored in bit position 0 of real location 152.

Instruction Address: The instruction address in the program old PSW is the address of the instruction which would have been executed next, unless another program condition is also indicated, in which case the instruction address is that determined by the instruction ending due to that condition.

ILC: The ILC indicates the length of the instruction designated by the PER address, except when a concurrent specification exception for the PSW intro-
When a program interruption occurs and more than one PER event has been recognized, all recognized PER events are concurrently indicated in the PER code. Additionally, if another program-interruption condition concurrently exists, the interruption code for the program interruption indicates both the PER condition and the other condition.

In the case of an instruction-fetching event for SUPERVISOR CALL, the program interruption occurs immediately after the supervisor-call interruption.

If a PER event is recognized during the execution of an instruction which also introduces a new PSW with the type of PSW-format error which is recognized early (see the section "Exceptions Associated with the PSW" in Chapter 6, "Interruptions"), both the specification exception and PER are indicated concurrently in the interruption code of the program interruption. However, for a PSW-format error of the type which is recognized late, only PER is indicated in the interruption code. In both cases, the invalid PSW is stored as the program old PSW.

Recognition of a PER event does not normally affect the ending of instruction execution. However, in the following cases, execution of an interruptible instruction is not completed normally:

1. When the instruction is due to be interrupted for an asynchronous condition (I/O, external, restart, or repressible machine-check condition), a program interruption for the PER event occurs first, and the other interruptions occur subsequently (subject to the mask bits in the new PSW) in the normal priority order.
2. When the stop function is performed, a program interruption indicating the PER event occurs before the CPU enters the stopped state.
3. When any program exception is recognized, PER events recognized for that instruction execution are indicated concurrently.
4. Depending on the model, in certain situations, recognition of a PER event may appear to cause the instruction to be interrupted prematurely without concurrent indication of a program exception, without an interruption for any asynchronous condition, or without the CPU entering the stopped state.

Programming Notes

1. In the following cases, an instruction can both cause a program interruption for a PER event and change the value of masks controlling an interruption for PER events. The original mask values determine whether a program interruption takes place for the PER event.
   a. The instructions LOAD PSW, SET SYSTEM MASK, STORE THEN AND SYSTEM MASK, and SUPERVISOR CALL can cause an instruction-fetching event and disable the CPU for PER interruptions. Additionally, STORE THEN AND SYSTEM MASK can cause a storage-alteration event to be indicated. In all these cases, the program old PSW associated with the program interruption for the PER event may indicate that the CPU was disabled for PER events.
   b. An instruction-fetching event may be recognized during execution of a LOAD CONTROL instruction that changes the value of the PER-event masks in control register 9 or the addresses in control registers 10 and 11 controlling indication of instruction-fetching events.
2. No instruction can both change the values of general-register-alteration masks and cause a general-register-alteration event to be recognized.
3. When a PER interruption occurs during the execution of an interruptible instruction, the ILC indicates the length of that instruction or EXECUTE, as appropriate. When a PER interruption occurs as a result of LOAD PSW or SUPERVISOR CALL, the ILC indicates the length of these instructions or EXECUTE, as appropriate, unless a concurrent specification exception on LOAD PSW calls for an ILC of 0.
4. When a PER interruption is caused by branching, the PER address identifies the branch instruction (or EXECUTE, as appropriate), whereas the old PSW points to the next instruction to be executed. When the interruption occurs during the execution of an interruptible instruction, the PER address and
the instruction address in the old PSW are the same.

STORAGE-AREA DESIGNATION

Two types of PER events -- instruction fetching and storage alteration -- involve the designation of an area in storage. The storage area starts at the location designated by the starting address in control register 10 and extends up to and including the location designated by the ending address in control register 11. The area extends to the right of the starting address.

An instruction-fetching event occurs whenever the first byte of an instruction or the first byte of the target of an EXECUTE instruction is fetched from the designated area. A storage-alteration event occurs when a store access is made to the designated area by using an operand address that is defined to be a logical or a virtual address. A storage-alteration event does not occur for a store access made with an operand address defined to be a real address.

The set of addresses designated for instruction-fetching and storage-alteration events wraps around at address 2,147,483,647; that is, address 0 is considered to follow address 2,147,483,647. When the starting address is less than the ending address, the area is contiguous. When the starting address is greater than the ending address, the set of locations designated includes the area from the starting address to address 2,147,483,647 and the area from address 0 to, and including, the ending address. When the starting address is equal to the ending address, only that one location is designated.

Address comparison for instruction-fetching and storage-alteration events is always performed using 31-bit addresses. This is accomplished in the 24-bit addressing mode by extending the virtual, logical, or instruction address on the left with seven zero bits before comparing it with the starting and ending addresses.

Programming Note

In some models, performance of address-range checking is assisted by means of an extension to each page-table entry in the TLB. In such an implementation, changing the contents of control registers 10 and 11 when the instruction-fetching or storage-alteration-event mask is one, or setting either of these PER-event masks to one, may cause the TLB to be cleared of entries. This degradation may be experienced even when the CPU is disabled for PER events. Thus, when possible, the program should avoid loading control registers 9, 10, or 11.

PER EVENTS

Successful Branching

A successful-branching event occurs whenever one of the following instructions causes branching:

- `BRANCH AND LINK (BAL, BALR)`
- `BRANCH AND SAVE (BAS, BASR)`
- `BRANCH AND SAVE AND SET MODE (BASSM)`
- `BRANCH AND SET MODE (BSM)`
- `BRANCH ON CONDITION (BC, BCR)`
- `BRANCH ON COUNT (BCT, BCTR)`
- `BRANCH ON INDEX HIGH (BXH)`
- `BRANCH ON INDEX LOW OR EQUAL (BXLE)`

A successful-branching event also occurs whenever one of the following instructions is completed:

- `PROGRAM CALL (PC)`
- `PROGRAM TRANSFER (PT)`

A successful-branching event causes a PER successful-branching event to be recognized if bit 0 of the PER-event masks is one and the PER mask in the PSW is one.

A PER successful-branching event is indicated by setting bit 0 of the PER code to one.

Instruction Fetching

A successful-branching event causes a PER instruction-fetching event to be recognized if bit 1 of the PER-event masks is one and the PER mask in the PSW is one.

An instruction-fetching event is indicated by setting bit 1 of the PER code to one.
Storage Alteration

A storage-alteration event occurs whenever a CPU, by using a logical or virtual address, makes a store access without an access exception to the storage area designated by control registers 10 and 11.

The contents of storage are considered to have been altered whenever the CPU executes an instruction that causes all or part of an operand to be stored within the designated storage area. Alteration is considered to take place whenever storing is considered to take place for purposes of indicating protection exceptions, except that recognition does not occur for the storing of data by a channel program. (See the section "Recognition of Access Exceptions" in Chapter 6, "Interruptions.") Storing constitutes alteration for PER purposes even if the value stored is the same as the original value.

Implied locations that are referred to by the CPU in the process of performing an interruption are not monitored. Such locations include PSW and interruption-code locations. These locations, however, are monitored when information is stored there explicitly by an instruction. Similarly, monitoring does not apply to the storing of data by a channel program.

The I/O instructions are considered to alter the second-operand location only when storing actually occurs.

When an interruptible vector instruction which performs storing is interrupted, and PER storage alteration applies to storage locations corresponding to elements due to be changed beyond the point of interruption, PER storage alteration is indicated if any such store actually occurred and may be indicated even if such a store did not occur. PER storage alteration is reported for such locations only if no access exception exists at the time that the instruction is executed.

Storage alteration does not apply to instructions whose operands are specified to be real addresses. Thus, storage alteration does not apply to INVALIDATE PAGE TABLE ENTRY, RESET REFERENCE BIT EXTENDED, SET STORAGE KEY EXTENDED, TEST BLOCK, and TEST PENDING INTERRUPTION (when the effective address is zero).

A storage-alteration event causes a PER storage-alteration event to be recognized if bit 2 of the PER-event masks is one and the PER mask in the PSW is one.

A PER storage-alteration event is indicated by setting bit 2 of the PER code to one.

General-Register Alteration

A general-register-alteration event occurs whenever the contents of a general register are replaced.

The contents of a general register are considered to have been altered whenever a new value is placed in the register. Recognition of the event is not contingent on the new value being different from the previous one. The execution of an RR-format arithmetic, logical, or movement instruction is considered to fetch the contents of the register, perform the indicated operation, if any, and then replace the value in the register. A register can be designated by an RR, RRE, RS, or RX instruction or implicitly, such as in TRANSLATE AND TEST and EDIT AND MARK.

The instructions MOVE LONG and COMPARE LOGICAL LONG are always considered to alter the contents of the four registers specifying the two operands, including the cases where the padding byte is used, when both operands have zero length. However, when condition code 3 is set for MOVE LONG, the general registers containing the operand lengths may or may not be considered as having been altered.

The instruction INSERT CHARACTERS UNDER MASK is not considered to alter the general register when the mask is zero.

The instructions COMPARE AND SWAP and COMPARE DOUBLE AND SWAP are considered to alter the general register, or general-register pair, designated by R, only when the contents are actually replaced, that is, when the first and second operands are not equal.

It is unpredictable whether general-register-alteration events are indicated for instructions of the vector facility.

A general-register-alteration event causes a PER general-register-alteration event to be recognized if bit 3 of the PER-event masks is one, the PER mask in the PSW is one, and the corresponding bit in the PER general-register mask is one.

The PER general-register-alteration event is indicated by setting bit 3 of the PER code to one.
Programming Note

The following are some examples of general-register alteration:

1. Register-to-register load instructions are considered to alter the register contents even when both operand addresses designate the same register.

2. Addition or subtraction of zero and multiplication or division by one are considered to constitute alteration.

3. Logical and fixed-point shift operations are considered to alter the register contents even for shift amounts of zero.

4. The branching instructions `BRANCH ON INDEX HIGH` and `BRANCH ON INDEX LOW OR EQUAL` are considered to alter the first operand even when zero is added to its value.

INDICATION OF PER EVENTS CONCURRENTLY WITH OTHER INTERRUPTION CONDITIONS

The following rules govern the indication of PER events caused by an instruction that also causes a program exception, a space-switch event, or a supervisor-call interruption.

1. The indication of an instruction-fetching event does not depend on whether the execution of the instruction was completed, terminated, suppressed, or nullified. The event, however, is not indicated when an access exception prohibits access to the first halfword of the instruction. When the first halfword of the instruction is accessible but an access exception applies to the second or third halfword of the instruction, it is unpredictable whether the instruction-fetching event is indicated. Similarly, when an access exception prohibits access to all or a portion of the target of `EXECUTE`, it is unpredictable whether the instruction-fetching events for `EXECUTE` and the target are indicated.

2. When the operation is completed or partially completed, the event is indicated, regardless of whether any program exception, space-switch event, or monitor event is also recognized.

3. Successful branching, storage alteration, and general-register alteration are not indicated for an operation or, in case the instruction is interruptible, for a unit of operation that is suppressed or nullified.

4. When the execution of the instruction is terminated, general-register or storage alteration is indicated whenever the event has occurred, and a model may indicate the event if the event would have occurred had the execution of the instruction been completed, even if altering the contents of the result field is contingent on operand values.

5. When `LOAD PSW`, `SET SYSTEM MASK`, `STORE THEN OR SYSTEM MASK`, or `SUPERVISOR CALL` causes a PER condition and at the same time introduces a new PSW with the type of PSW-format error that is recognized immediately after the PSW becomes active, the interruption code identifies both the PER condition and the specification exception. When `LOAD PSW` or `SUPERVISOR CALL` introduces a PSW-format error of the type that is recognized as part of the execution of the following instruction, the PSW is stored as the old PSW without the specification exception being recognized.

The indication of PER events concurrently with other program-interruption conditions is summarized in the figure "Indication of PER Events with Other Concurrent Conditions."
### Explanation:

1. Although PER events of this type are not indicated for the current unit of operation of an interruptible instruction, PER events of this type that were recognized on completed units of operation of the interruptible instruction are indicated.

2. This event may be indicated, depending on the model, if the event has not occurred but would have been indicated if execution had been completed.

C  The operation or, in the case of the interruptible instructions, the unit of operation is completed.

N  The operation or, in the case of the interruptible instructions, the unit of operation is nullified.

S  The operation or, in the case of the interruptible instructions, the unit of operation is suppressed.

T  The execution of the instruction is terminated.

Yes  The PER event is indicated with the other program-interruption condition if the event has occurred; that is, the contents of the designated storage location or general register were altered, or an attempt was made to execute an instruction whose first byte is located in the designated storage area.

No  The PER event is not indicated.

U  It is unpredictable whether the PER event is indicated.

### Indication of PER Events with Other Concurrent Conditions

#### Programming Notes

1. The execution of the interruptible instructions MOVE LONG, TEST BLOCK, and COMPARE LOGICAL LONG can cause events for general-register alteration and instruction fetching. Additionally, MOVE LONG can cause the storage-alteration event.

   Interruption of such an instruction may cause a PER event to be indicated more than once. It may be necessary, therefore, for a program to remove the redundant event indications from the PER data. The following rules govern the indication of the applicable events during execution of these instructions:

   a. The instruction-fetching event is indicated whenever the instruction is fetched for execution, regardless of whether it is the initial execution or a resumption.
b. The general-register-alteration event is indicated on the initial execution and on each resumption and does not depend on whether or not the register actually is changed.

c. The storage-alteration event is indicated only when data has been stored in the designated storage area by the portion of the operation starting with the last initiation and ending with the last byte transferred before the interruption. No special indication is provided on premature interruptions as to whether the event will occur again upon the resumption of the operation. When the designated storage area is a single byte location, a storage-alteration event can be recognized only on C9 in the execution of MOVE LONC.

2. The following is an outline of the general action a program must take to delete multiple entries in the PER data for an interruptible instruction so that only one entry for each complete execution of the instruction is obtained:

a. Check to see if the PER address is equal to the instruction address in the old PSW and if the last instruction executed was interruptible.

b. If both conditions are met, delete instruction-fetching and register-alteration events.

c. If both conditions are met and the event is storage alteration, delete the event if some part of the remaining destination operand is within the designated storage area.

TIME-OF-DAY CLOCK

The time-of-day (TOD) clock provides a high-resolution measure of real time suitable for the indication of date and time of day. The cycle of the clock is approximately 143 years.

In an installation with more than one CPU, each CPU may have a separate TOD clock, or more than one CPU may share a clock, depending on the model. In all cases, each CPU has access to a single clock.

Format

The TOD clock is a binary counter with the format shown in the following illustration. The bit positions of the clock are numbered 0 to 63, corresponding to the bit positions of a 64-bit unsigned binary integer.

<table>
<thead>
<tr>
<th>1 microsecond</th>
<th>51</th>
<th>63</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

In the basic form, the TOD clock is incremented by adding a one in bit position 51 every microsecond. In models having a higher or lower resolution, a different bit position is incremented at such a frequency that the rate of advancing the clock is the same as if a one were added in bit position 51 every microsecond. The resolution of the TOD clock is such that the incrementing rate is comparable to the instruction-execution rate of the model.

A TOD clock is said to be in a particular multiprocessing configuration if at least one of the CPUs which shares that clock is in the configuration. Thus, it is possible for a single TOD clock to be in more than one configuration. Conversely, if all CPUs having access to a particular TOD clock have been removed from a particular configuration, then the TOD clock is no longer considered to be in that configuration.

When more than one TOD clock exists in the configuration, the stepping rates are synchronized such that all TOD clocks in the configuration are incremented at exactly the same rate.

When incrementing of the clock causes a carry to be propagated out of bit position 0, the carry is ignored, and counting continues from zero. The program is not alerted, and no interruption condition is generated as a result of the overflow.
The operation of the clock is not affected by any normal activity or event in the system. Incrementing of the clock does not depend on whether the wait-state bit of the PSW is one or whether the CPU is in the operating, load, stopped, or check-stop state. Its operation is not affected by CPU, initial-CPU, or clear resets or by initial microprogram loading. Operation of the clock is also not affected by the setting of the rate control or by an initial-microprogram-loading operation. Depending on the model and the configuration, a TOD clock may or may not be powered independent of a CPU that accesses it.

**States**

The following states are distinguished for the TOD clock: set, not set, stopped, error, and not operational. The state determines the condition code set by execution of STORE CLOCK. The clock is incremented, and is said to be running, when it is in either the set state or the not-set state.

**Not-Set State:** When the power for the clock is turned on, the clock is set to zero, and the clock enters the not-set state. The clock is incremented when in the not-set state.

When the clock is in the not-set state, execution of STORE CLOCK causes condition code 1 to be set and the current value of the running clock to be stored.

**Stopped State:** The clock enters the stopped state when SET CLOCK is executed on a CPU accessing that clock and the clock is set. This occurs when SET CLOCK is executed without encountering any exceptions and any manual TOD-clock control in the configuration is set to the enable-set position. The clock can be placed in the stopped state from the set, not-set, and error states. The clock is not incremented while in the stopped state.

When the clock is in the stopped state, execution of STORE CLOCK on a CPU accessing that clock causes condition code 3 to be set and the value of the stopped clock to be stored.

**Set State:** The clock enters the set state only from the stopped state. The change of state is under control of the TOD-clock-sync-control bit, bit 2 of control register 0, in the CPU which most recently caused that clock to enter the stopped state. If the bit is zero, the clock enters the set state at the completion of execution of SET CLOCK. If the bit is one, the clock remains in the stopped state until the bit is set to zero on that CPU, until another CPU executes a SET CLOCK instruction affecting the clock, or until any other clock in the configuration is incremented to a value of all zeros in bit positions 32-63. If any clock is set to a value of all zeros in bit positions 32-63 and enters the set state as the result of a signal from another clock, the updating of bits 32-63 of the two clocks is in synchronism.

Incrementing of the clock begins with the first stopping pulse after the clock enters the set state.

When the clock is in the set state, execution of STORE CLOCK causes condition code 0 to be set and the current value of the running clock to be stored.

**Error State:** The clock enters the error state when a malfunction is detected that is likely to have affected the validity of the clock value. A timing-facility-damage machine-check-interruption condition is generated on each CPU which has access to that clock whenever it enters the error state.

When STORE CLOCK is executed and the clock accessed is in the error state, condition code 2 is set, and the value stored is zero.

**Not-Operational State:** The clock is in the not-operational state when its power is off or when it is disabled for maintenance. It depends on the model if the clock can be placed in this state. Whenever the clock enters the not-operational state, a timing-facility-damage machine-check-interruption condition is generated on each CPU that has access to that clock.

When the clock is in the not-operational state, execution of STORE CLOCK causes condition code 3 to be set, and zero is stored.

**Changes in Clock State**

When the TOD clock accessed by a CPU changes value because of the execution of SET CLOCK or changes state, interruption conditions pending for the clock comparator, CPU timer, and TOD-clock-sync check may or may not be recognized for up to 1.048576 seconds (2^20 microseconds) after the change.

The results of channel-subsystem-monitoring-facility operations may be unpredictable as a result of changes to the TOD clock.
Setting and Inspecting the Clock

The clock can be set to a specific value by execution of SET CLOCK if the manual TOD-clock control of any CPU in the configuration is in the enable-set position. Setting the clock replaces the values in all bit positions from bit position 0 through the rightmost position that is incremented when the clock is running. However, on some models, the rightmost bits starting at or to the right of bit 52 of the specified value are ignored, and zeros are placed in the corresponding positions of the clock.

The TOD clock can be inspected by executing STORE CLOCK, which causes a 64-bit value to be stored. Two executions of STORE CLOCK, possibly on different CPUs in the same configuration, always store different values if the clock is running or, if separate clocks are accessed, both clocks are running and are synchronized.

The values stored for a running clock always correctly imply the sequence of execution of STORE CLOCK on one or more CPUs for all cases where the sequence can be established by means of the program. Zeros are stored in positions to the right of the bit position that is incremented. In a configuration with more than one CPU, however, when the value of a running clock is stored, nonzero values may be stored in positions to the right of the rightmost position that is incremented. This ensures that a unique value is stored.

In a configuration where more than one CPU accesses the same clock, SET CLOCK is interlocked such that the entire contents appear to be updated concurrently; that is, if SET CLOCK instructions are executed simultaneously by two CPUs, the final result is either one or the other value. If SET CLOCK is executed on one CPU and STORE CLOCK on the other, the result obtained by STORE CLOCK is either the entire old value or the entire new value. When SET CLOCK is executed by one CPU, a STORE CLOCK executed on another CPU may find the clock in the stopped state even when the TOD-clock-sync-control bit is zero in each CPU. The TOD-clock-sync-control bit is bit 2 of control register 0. Since the clock enters the set state before incrementing, the first STORE CLOCK executed after the clock enters the set state may still find the original value introduced by SET CLOCK.

Programming Notes

1. Bit position 31 of the clock is incremented every 1.048576 seconds; for some applications, reference to the leftmost 32 bits of the clock may provide sufficient resolution.

2. Communication between systems is facilitated by establishing a standard time origin, or standard epoch, which is the calendar date and time to which a clock value of zero corresponds. January 1, 1900, 0 a.m. Greenwich Mean Time (GMT) is recommended as the standard epoch for the clock.

3. A program using the clock value as a time-of-day and calendar indication must be consistent with the programming support under which the program is to be executed. If the programming support uses the standard epoch, bit 0 of the clock remains one through the years 1972-2041. (Bit 0 turned on at 11:56:53.685248 (GMT) May 11, 1971.) Ordinarily, testing bit 0 for a one is sufficient to determine if the clock value is in the standard epoch.

4. Because of the limited accuracy of manually setting the clock value, the rightmost bit positions of the clock, expressing fractions of a second, are normally not valid as indications of the time of day. However, they permit elapsed-time measurements of high resolution.

5. The following chart shows the time interval between instants at which various bit positions of the TOD clock are stepped. This time value may also be considered as the weighted time value that the bit, when one, represents.

<table>
<thead>
<tr>
<th>TOD-Clock Bit</th>
<th>Stepping Interval</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Days Hours Min. Seconds</td>
</tr>
<tr>
<td>51</td>
<td>0.000 001</td>
</tr>
<tr>
<td>47</td>
<td>0.000 016</td>
</tr>
<tr>
<td>43</td>
<td>0.000 256</td>
</tr>
<tr>
<td>39</td>
<td>0.004 096</td>
</tr>
<tr>
<td>35</td>
<td>0.065 536</td>
</tr>
<tr>
<td>31</td>
<td>1.048 576</td>
</tr>
<tr>
<td>27</td>
<td>16.777 216</td>
</tr>
<tr>
<td>23</td>
<td>28.435 456</td>
</tr>
<tr>
<td>19</td>
<td>34.967 296</td>
</tr>
<tr>
<td>15</td>
<td>5 19.476 736</td>
</tr>
<tr>
<td>11</td>
<td>12 17 25.11.627 776</td>
</tr>
<tr>
<td>7</td>
<td>203 14 43 6.044 416</td>
</tr>
<tr>
<td>3257</td>
<td>36.710 656</td>
</tr>
</tbody>
</table>

6. The following chart shows the clock setting at the start of various years. The clock settings, expressed in hexadecimal notation, correspond to 0 a.m. Greenwich
Mean Time on January 1 of each year.

<table>
<thead>
<tr>
<th>Year</th>
<th>Clock Setting (Hex)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1900</td>
<td>0000 0000 0000 0000</td>
</tr>
<tr>
<td>1976</td>
<td>8853 BAFO B400 0000</td>
</tr>
<tr>
<td>1980</td>
<td>8F80 9FD3 2200 0000</td>
</tr>
<tr>
<td>1984</td>
<td>96AD 8485 9000 0000</td>
</tr>
<tr>
<td>1988</td>
<td>9D9D 6997 FE00 0000</td>
</tr>
<tr>
<td>1992</td>
<td>A507 4E7A 6C00 0000</td>
</tr>
<tr>
<td>1996</td>
<td>AC34 335C DA00 0000</td>
</tr>
<tr>
<td>2000</td>
<td>B361 183F 4800 0000</td>
</tr>
</tbody>
</table>

7. The stepping value of TOD-clock bit position 63, if implemented, is 2^{-12} microseconds, or approximately 244 picoseconds. This value is called a clock unit.

The following chart shows various time intervals in clock units expressed in hexadecimal notation.

<table>
<thead>
<tr>
<th>Interval</th>
<th>Clock Units (Hex)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 microsecond</td>
<td>1000 0000 0000 0000</td>
</tr>
<tr>
<td>1 millisecond</td>
<td>3E 8000 0000 0000</td>
</tr>
<tr>
<td>1 second</td>
<td>F424 8000 0000 0000</td>
</tr>
<tr>
<td>1 minute</td>
<td>39 3870 0000 0000</td>
</tr>
<tr>
<td>1 hour</td>
<td>D69 3A40 0000 0000</td>
</tr>
<tr>
<td>1 day</td>
<td>1 41DD 7600 0000</td>
</tr>
<tr>
<td>365 days</td>
<td>1CA E8C1 3E00 0000</td>
</tr>
<tr>
<td>366 days*</td>
<td>1CC 2A9E B400 0000</td>
</tr>
<tr>
<td>1,461 days*</td>
<td>72C E4E2 6E00 0000</td>
</tr>
</tbody>
</table>

* Number of days in four years, including a leap year. Note that the year 1900 was not a leap year. Thus, the four-year span starting in 1900 has only 1460 days.

8. In a multiprocessing configuration, after the TOD clock is set and begins running, the program should delay activity for 2^{-12} microseconds (1.048576 seconds) to ensure that the CPU-timer, clock-comparator, and TOD-clock-sync-check interruption conditions are recognized by the CPU.

TOD-CLOCK SYNCHRONIZATION

In an installation with more than one CPU, each CPU may have a separate TOD clock, or more than one CPU may share a TOD clock, depending on the model. In all cases, each CPU has access to a single clock.

The TOD-clock-synchronization facility, in conjunction with a clock-synchronization program, makes it possible to provide the effect of all CPUs in a multiprocessing configuration sharing a single TOD clock. The result is such that, to all programs storing the TOD-clock value, it appears that all CPUs in the configuration read the same TOD clock. The TOD-clock-synchronization facility provides these functions in such a way that even though the number of CPUs sharing a TOD clock is model-dependent, a single model-independent clock-synchronization routine can be written. The following functions are provided:

- Synchronizing the stepping rates for all TOD clocks in the configuration. Thus, if all clocks are set to the same value, they stay in synchronism.
- Comparing the rightmost 32 bits of each clock in the configuration. An unequal condition is signaled by an external interruption with the interruption code 1003 hex, indicating the TOD-clock-sync-check condition.
- Setting a TOD clock to the stopped state.
- Causing a stopped clock, with the TOD-clock-sync-control bit set to one, to start incrementing when bits 32-63 of any running clock in the configuration are incremented to zero. This permits the program to synchronize all clocks to any particular clock without requiring special operator action to select a "master clock" as the source of the clock-synchronization pulses.

Programming Notes

1. TOD-clock synchronization provides for checking and synchronizing only the rightmost bits of the TOD clock. The program must check for synchronization of the leftmost bits and must communicate the leftmost-bit values from one CPU to another in order to correctly set the TOD-clock contents.

2. The TOD-clock-sync-check external interruption can be used to determine the number of TOD clocks in the configuration.

CLOCK COMPARATOR

The clock comparator provides a means of causing an interruption when the TOD-clock value exceeds a value specified by the program.
In a configuration with more than one CPU, each CPU has a separate clock comparator.

The clock comparator has the same format as the TOD clock. In the basic form, the clock comparator consists of bits 0-47, which are compared with the corresponding bits of the TOD clock. In some models, higher resolution is obtained by providing more than 48 bits. The bits in positions provided in the clock comparator are compared with the corresponding bits of the clock. When the resolution of the clock is less than that of the clock comparator, the contents of the clock comparator are compared with the clock value as this value would be stored by executing STORE CLOCK.

The clock comparator causes an external interruption with the interruption code 1004 hex. A request for a clock-comparator interruption exists whenever either of the following conditions exists:

1. The TOD clock is running and the value of the clock comparator is less than the value in the compared portion of the clock, both values being considered unsigned binary integers. Comparison follows the rules of unsigned binary arithmetic.

2. The TOD clock is in the error state or the not-operational state.

A request for a clock-comparator interruption does not remain pending when the value of the clock comparator is made equal to or greater than that of the TOD clock or when the value of the TOD clock is made less than the clock-comparator value. The latter may occur as a result of the TOD clock either being set or wrapping to zero.

The clock comparator can be inspected by executing the instruction STORE CLOCK COMPARATOR and can be set to a specific value by executing the SET CLOCK COMPARATOR instruction.

The contents of the clock comparator are initialized to zero by initial CPU reset.

Programming Notes

1. An interruption request for the clock comparator persists as long as the clock-comparator value is less than that of the TOD clock or as long as the TOD clock is in the error state or the not-operational state. Therefore, one of the following actions must be taken after an external interruption for the clock comparator has occurred and before the CPU is again enabled for external interruptions: the value of the clock comparator has to be replaced, the TOD clock has to be set, the TOD clock has to wrap to zero, or the clock-comparator-subclass mask has to be set to zero. Otherwise, loops of external interruptions are formed.

2. The instruction STORE CLOCK may store a value which is greater than that in the clock comparator, even though the CPU is enabled for the clock-comparator interruption. This is because the TOD clock may be incremented one or more times between when instruction execution is begun and when the clock value is accessed. In this situation, the interruption occurs when the execution of STORE CLOCK is completed.

CPU TIMER

The CPU timer provides a means for measuring elapsed CPU time and for causing an interruption when a specified amount of time has elapsed.

In a configuration with more than one CPU, each CPU has a separate CPU timer.

The CPU timer is a binary counter with a format which is the same as that of the TOD clock, except that bit 0 is considered a sign. In the basic form, the CPU timer is decremented by subtracting a one in bit position 51 every microsecond. In models having a higher or lower resolution, a different bit position is decremented at such a frequency that the rate of decrementing the CPU timer is the same as if a one were subtracted in bit position 51 every microsecond. The resolution of the CPU timer is such that the stepping rate is comparable to the instruction-execution rate of the model.

The CPU timer requests an external interruption with the interruption code 1005 hex whenever the CPU-timer value is negative (bit 0 of the CPU timer is one). The request does not remain pending when the CPU-timer value is changed to a nonnegative value.

When both the CPU timer and the TOD clock are running, the stepping rates are synchronized such that both are stepped at the same rate. Normally, decrementing the CPU timer is not affected by concurrent I/O activity. However, in some models the CPU timer may stop during extreme I/O activity and other similar interference situations. In these cases, the time recorded by the CPU timer provides a more accurate meas-
ure of the CPU time used by the program than would have been recorded had the CPU timer continued to step.

The CPU timer is decremented when the CPU is in the operating state or the load state. When the manual rate control is set to instruction step, the CPU timer is decremented only during the time in which the CPU is actually performing a unit of operation. However, depending on the model, the CPU timer may or may not be decremented when the TOD clock is in the error, stopped, or not-operational state.

Depending on the model, the CPU timer may or may not be decremented when the CPU is in the check-stop state.

The CPU timer can be inspected by executing the instruction STORE CPU TIMER and can be set to a specific value by executing the SET CPU TIMER instruction.

The CPU timer is set to zero by initial CPU reset.

Programming Notes

1. The CPU timer in association with a program may be used both to measure CPU-execution time and to signal the end of a time interval on the CPU.

2. The time measured for the execution of a sequence of instructions may depend on the effects of such things as I/O interference, the availability of pages, and instruction retry. Hence, repeated measurements of the same sequence on the same installation may differ.

3. The fact that a CPU-timer interruption does not remain pending when the CPU timer is set to a positive value eliminates the problem of an undesired interruption. This would occur if, between the time when the old value is stored and a new value is set, the CPU is disabled for CPU-timer interruptions and the CPU timer value goes from positive to negative.

4. The fact that CPU-timer interruptions are requested whenever the CPU timer is negative (rather than just when the CPU timer goes from positive to negative) eliminates the requirement for testing a value to ensure that it is positive before setting the CPU timer to that value.

As an example, assume that a program being timed by the CPU timer is interrupted for a cause other than the CPU timer, external interruptions are disallowed by the new PSW, and the CPU-timer value is then saved by STORE CPU TIMER. This value could be negative if the CPU timer went from positive to negative since the interruption. Subsequently, when the program being timed is to continue, the CPU timer may be set to the saved value by SET CPU TIMER. A CPU-timer interruption occurs immediately after external interruptions are again enabled if the saved value was negative.

The persistence of the CPU-timer interruption request means, however, that after an external interruption for the CPU timer has occurred, the value of the CPU timer has to be replaced, the value in the CPU timer has to wrap to a positive value, or the CPU-timer subclass mask has to be set to zero before the CPU is again enabled for external interruptions. Otherwise, loops of external interruptions are formed.

5. The instruction STORE CPU TIMER may store a negative value even though the CPU is enabled for the interruption. This is because the CPU-timer value may be decremented one or more times between when instruction execution is begun and when the CPU timer is accessed. In this situation, the interruption occurs when the execution of STORE CPU TIMER is completed.

EXTERNALLY INITIATED FUNCTIONS

RESETS

Five reset functions are provided:

- CPU reset
- Initial CPU reset
- Subsystem reset
- Clear reset
- Power-on reset

CPU reset provides a means of clearing equipment-check indications and any resultant unpredictability in the CPU state with the least amount of information destroyed. In particular, it is used to clear check conditions when the
CPU state is to be preserved for analysis or resumption of the operation.

Initial CPU reset provides the functions of CPU reset together with initialization of the current PSW, CPU timer, clock comparator, prefix, and control registers.

Subsystem reset provides a means for clearing floating interruption conditions as well as for invoking I/O-system reset.

Clear reset causes initial CPU reset and subsystem reset to be performed and, additionally, clears or initializes all storage locations and registers in all CPUs in the configuration, with the exception of the TOD clock. Such clearing is useful in debugging programs and in ensuring user privacy. Clearing does not affect external storage, such as direct-access storage devices used by the control program to hold the contents of unaddressable pages.

The power-on-reset sequences for the TOD clock, main storage, and the channel subsystem may be included as part of the CPU power-on sequence, or the power-on sequence for these units may be initiated separately.

CPU reset, initial CPU reset, subsystem reset, and clear reset may be initiated manually by using the operator facilities (see Chapter 12, "Operator Facilities"). Initial CPU reset is part of the initial-program-loading function.

The figure "Manual Initiation of Resets" summarizes how these four resets are manually initiated. Power-on reset is performed as part of turning power on. The reset actions are tabulated in the figure "Summary of Reset Actions." For information concerning what resets can be performed by the SIGNAL PROCESSOR instruction, see the section "Signal-Processor Orders" in this chapter.

<table>
<thead>
<tr>
<th>Key Activated</th>
<th>Function Performed on¹</th>
<th>CPU on Which Key Was Activated</th>
<th>Other CPUs in Config</th>
<th>Remainder of Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>System-reset-normal key</td>
<td>CPU reset</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>System-reset-clear key</td>
<td>Clear reset²</td>
<td>Clear reset²</td>
<td>Clear reset³</td>
<td></td>
</tr>
<tr>
<td>Load-normal key</td>
<td>Initial CPU reset, followed by IPL</td>
<td>CPU reset</td>
<td>Subsystem reset</td>
<td></td>
</tr>
<tr>
<td>Load-clear key</td>
<td>Clear reset², followed by IPL</td>
<td>Clear reset²</td>
<td>Clear reset³</td>
<td></td>
</tr>
</tbody>
</table>

Explanation:

1 Activation of a system-reset or load key may change the configuration, including the connection with I/O, storage units, and other CPUs.

² Only the CPU elements of this reset apply.

³ Only the non-CPU elements of this reset apply.

Manual Initiation of Resets
<table>
<thead>
<tr>
<th>Area Affected</th>
<th>Sub-system Reset</th>
<th>CPU Reset</th>
<th>Initial CPU Reset</th>
<th>Clear Reset</th>
<th>Power-On Reset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU</td>
<td>U</td>
<td>S</td>
<td>S¹</td>
<td>S¹</td>
<td>S</td>
</tr>
<tr>
<td>PSW</td>
<td>U</td>
<td>U/V</td>
<td>C</td>
<td>C</td>
<td>C</td>
</tr>
<tr>
<td>Prefix</td>
<td>U</td>
<td>U/V</td>
<td>U/V</td>
<td>C</td>
<td>C</td>
</tr>
<tr>
<td>CPU timer</td>
<td>U</td>
<td>U/V</td>
<td>C</td>
<td>C</td>
<td>C</td>
</tr>
<tr>
<td>Clock comparator</td>
<td>U</td>
<td>U/V</td>
<td>C</td>
<td>C</td>
<td>C</td>
</tr>
<tr>
<td>Control registers</td>
<td>U</td>
<td>U/V</td>
<td>I</td>
<td>I</td>
<td>I</td>
</tr>
<tr>
<td>General registers</td>
<td>U</td>
<td>U/V</td>
<td>U/V</td>
<td>C</td>
<td>C</td>
</tr>
<tr>
<td>Floating-point registers</td>
<td>U</td>
<td>U/V</td>
<td>U/V</td>
<td>C</td>
<td>C</td>
</tr>
<tr>
<td>Vector-facility registers</td>
<td>U</td>
<td>U/V</td>
<td>U/V</td>
<td>C</td>
<td>C</td>
</tr>
<tr>
<td>Storage keys</td>
<td>U</td>
<td>U</td>
<td>U</td>
<td>C</td>
<td>C²</td>
</tr>
<tr>
<td>Volatile main storage</td>
<td>U</td>
<td>U</td>
<td>U</td>
<td>C</td>
<td>C²</td>
</tr>
<tr>
<td>Nonvolatile main storage</td>
<td>U</td>
<td>U³</td>
<td>U³</td>
<td>C</td>
<td>U</td>
</tr>
<tr>
<td>Expanded storage</td>
<td>U³</td>
<td>U³</td>
<td>U³</td>
<td>C</td>
<td>C²</td>
</tr>
<tr>
<td>TOD clock</td>
<td>U⁴</td>
<td>U⁴</td>
<td>U⁴</td>
<td>C</td>
<td>C²</td>
</tr>
<tr>
<td>Floating interruption</td>
<td>C</td>
<td>U</td>
<td>U</td>
<td>C</td>
<td>C</td>
</tr>
<tr>
<td>conditions</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>T²</td>
</tr>
<tr>
<td>I/O system</td>
<td>R</td>
<td>U</td>
<td>U</td>
<td>R</td>
<td>R³</td>
</tr>
</tbody>
</table>

**Explanation:**

1. Clearing the contents of the PSW to zero causes the PSW to be invalid.

2. When the IPL sequence follows the reset function on that CPU, the CPU does not necessarily enter the stopped state, and the PSW is not necessarily cleared to zeros.

3. When these units are separately powered, the action is performed only when the power for the unit is turned on.

4. Access to change expanded storage at the time a reset function is performed may cause the contents of the 4K-byte block in expanded storage to be unpredictable. Access to examine expanded storage does not affect the contents of the expanded storage.

5. Access to the TOD clock by means of STORE CLOCK at the time a reset function is performed does not cause the value of the TOD clock to be affected.

C. The condition or contents are cleared. If the area affected is a field, the contents are set to zero with valid checking-block code.

I. The state or contents are initialized. If the area affected is a field, the contents are set to the initial value with valid checking-block code.

**Summary of Reset Actions (Part 1 of 2)**
**Explanation (Continued):**

R  I/O-system reset is performed in the channel subsystem. As part of this reset, system reset is signaled to all I/O control units and devices attached to the channel subsystem.

S  The CPU is reset; current operations, if any, are terminated; the TLB is cleared of entries; interruption conditions in the CPU are cleared; and the CPU is placed in the stopped state. The effect of performing the start function is unpredictable when the stopped state has been entered by means of a reset.

T  The TDD clock is initialized to zero and validated; it enters the not-set state.

U  The state, condition, or contents of the field remain unchanged. However, the result is unpredictable if an operation is in progress that changes the state, condition, or contents of the field at the time of reset.

U/V  The contents remain unchanged, provided the field is not being changed at the time the reset function is performed. However, on some models the checking-block code of the contents may be made valid. The result is unpredictable if an operation is in progress that changes the contents of the field at the time of reset.

---

**Summary of Reset Actions (Part 2 of 2)**

**CPU Reset**

CPU reset causes the following actions:

1. The execution of the current instruction or other processing sequence, such as an interruption, is terminated, and all program-interruption and supervisor-call-interruption conditions are cleared.

2. Any pending external-interruption conditions which are local to the CPU are cleared. Floating external-interruption conditions are not cleared.

3. Any pending machine-check-interruption conditions and error indications which are local to the CPU and any check-stop states are cleared. Floating machine-check-interruption conditions are not cleared. Any machine-check condition which is reported to all CPUs in the configuration and which has been made pending to a CPU is said to be local to the CPU.

4. All copies of prefetched instructions or operands are cleared. Additionally, any results to be stored because of the execution of instructions in the current checkpoint interval are cleared.

5. The translation-lookaside buffer is cleared of entries.

6. The CPU is placed in the stopped state after actions 1–5 have been completed. When the IPL sequence follows the reset function on that CPU, the CPU enters the load state at the completion of the reset function and does not necessarily enter the stopped state during the execution of the reset operation.

Registers, storage contents, and the state of conditions external to the CPU remain unchanged by CPU reset. However, the subsequent contents of the register, location, or state are unpredictable if an operation is in progress that changes the contents at the time of the reset.

When the reset function in the CPU is initiated at the time the CPU is executing an I/O instruction or is performing an I/O interruption, the current operation between the CPU and the channel subsystem may or may not be completed, and the resultant state of the associated channel-subsystem facility may be unpredictable.

**Programming Note**

Most operations which would change a state, a condition, or the contents of a field cannot occur when the CPU is in the stopped state. However, some
signal-processor functions and some operator functions may change these fields. To eliminate the possibility of losing a field when CPU reset is issued, the CPU should be stopped, and no operator functions should be in progress.

Initial CPU Reset

Initial CPU reset combines the CPU reset functions with the following clearing and initializing functions:

1. The contents of the current PSW, prefix, CPU timer, and clock comparator are set to zero. When the IPL sequence follows the reset function on that CPU, the contents of the PSW are not necessarily set to zero.
2. The contents of control registers are set to their initial value.

These clearing and initializing functions include validation.

Setting the current PSW to zero causes the PSW to be invalid, since PSW bit 12 must be one. Thus, if the CPU is placed in the operating state after a reset without first introducing a new PSW, a specification exception is recognized.

Subsystem Reset

Subsystem reset operates only on those elements in the configuration which are not CPUs. It performs the following actions:

1. I/O-system reset is performed by the channel subsystem (see the section "I/O-System Reset" in Chapter 17, "I/O Support Functions").
2. All floating interruption conditions in the configuration are cleared.

As part of I/O-system reset, pending I/O-interruption conditions are cleared, and system reset is signaled to all control units and devices attached to the channel subsystem (see the section "I/O-System Reset" in Chapter 17, "I/O Support Functions"). The effect of system reset on I/O control units and devices and the resultant control-unit and device state are described in the appropriate System Library publication for the control unit or device. A system reset, in general, resets only those functions in a shared control unit or device that are associated with the particular channel path signaling the reset.

Clear Reset

Clear reset combines the initial-CPU-reset function with an initializing function which causes the following actions:

1. The general and floating-point registers of those CPUs which are in the configuration are set to zero.
2. The registers of those vector facilities, if any, which are in the configuration are cleared. The registers of the vector facility (vector-status register, vector-mask register, vector-activity count, and all vector registers) are set to zero.
3. The contents of the main storage in the configuration and the associated storage keys are set to zero with valid checking-block code.
4. A subsystem reset is performed.

Validation is included in setting registers and in clearing storage and storage keys.

Programming Notes

1. For the CPU-reset operation not to affect the contents of fields that are to be left unchanged, the CPU must not be executing instructions and must be disabled for all interruptions at the time of the reset. Except for the operation of the CPU timer and for the possibility of a machine-check interruption occurring, all CPU activity can be stopped by placing the CPU in the wait state and by disabling it for I/O and external interruptions. To avoid the possibility of causing a reset at the time that the CPU timer is being updated or a machine-check interruption occurs, the CPU must be in the stopped state.
2. CPU reset, initial CPU reset, subsystem reset, and clear reset do not affect the value and state of the TOD clock.
3. The conditions under which the CPU enters the check-stop state are model-dependent and include malfunctions that preclude the completion of the current operation. Hence, if CPU reset or initial CPU reset is executed while the CPU is in the check-stop state.
The Power-On Reset may be performed separately. The following sections
describe the power-on sequence for those units which may be initiated
separately. The following sections describe the power-on resets for the
CPU, TOD clock, vector facility, main storage, expanded storage, channel
subsystem, control units, and I/O devices.

CPU Power-On Reset: The power-on reset causes initial CPU reset to be performed
and may or may not cause I/O-system reset to be performed in the channel
subsystem. The contents of general registers and floating-point registers
are cleared to zeros with valid checking-block code.

TOD-Clock Power-On Reset: The power-on reset causes the value of the TOD clock
to be set to zero and causes the clock to enter the not-set state.

Vector-Facility Power-On Reset: The power-on reset causes the registers of the vector
facility (vector-status register, vector-mask register, vector-activity count, and all vector
registers) to be cleared to zeros with valid checking-block code.

Main-Storage Power-On Reset: For volatile main storage (one that does not
preserve its contents when power is off) and for storage keys, power-on reset
causes zeros with valid checking-block code to be placed in these fields. The
contents of nonvolatile main storage, including the checking-block code,
remain unchanged.

Expanded-Storage Power-On Reset: The contents of the expanded storage are cleared to zero with valid checking-block code.

Channel-Subsystem Power-On Reset: The channel-subsystem power-on reset causes
I/O-system reset to be performed in the channel subsystem. (See the section
"I/O-System Reset" in Chapter 17, "I/O Support Functions.")

INITIAL PROGRAM LOADING

IPL is initiated manually by setting the load-unit-address controls to a four-
digit number to designate an input device and by subsequently activating
the load-clear or load-normal key.

Activating the load-clear key causes a clear reset to be performed on the
configuration.

Activating the load-normal key causes an initial CPU reset to be performed on
this CPU, CPU reset to be propagated to all other CPUs in the configuration, and
a subsystem reset to be performed on the remainder of the configuration.

In the loading part of the operation, after the resets have been performed,
this CPU then enters the load state. This CPU does not necessarily enter the
stopped state during the execution of the reset operations. The load indicator
is on while the CPU is in the load state.

Subsequently, a channel program read operation is initiated from the I/O
device designated by the load-unit-address controls. The effect of executing
the channel program is as if a format-0 CCW in absolute storage location 0
specified a read command with the modifier bits zeros, a data address
of zero, a byte count of 2, the chain-command and SLI flags ones, and all
other flags zeros.

The details of the channel-subsystem portion of the IPL operation are defined
in the section "Initial Program Loading" in Chapter 17, "I/O Support Functions."

When the IPL I/O operation is completed successfully, the subsystem-identification
word of the IPL device is stored in absolute storage locations 184-187.
zeros are stored in absolute storage locations 188-191, and a new PSW is
loaded from absolute storage locations...
0-7. If the PSW loading is successful and if no machine malfunctions are detected, this CPU leaves the load state, and the load indicator is turned off. If the rate control is set to the process position, the CPU enters the operating state, and the CPU operation proceeds under control of the new PSW. If the rate control is set to the instruction-step position, the CPU enters the stopped state, with the manual indicator on, after the new PSW is loaded.

If the IPL I/O operation or the PSW loading is not completed successfully, the CPU remains in the load state, and the load indicator remains on. The contents of absolute storage locations 0-7 are unpredictable.

STORE STATUS

The store-status operation places the contents of the CPU registers, except for the TOD clock, in assigned storage locations.

The figure "Assigned Storage Locations for Store Status" lists the fields that are stored, their length, and their location in main storage.

<table>
<thead>
<tr>
<th>Field</th>
<th>Length in Bytes</th>
<th>Absolute Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU timer</td>
<td>8</td>
<td>216</td>
</tr>
<tr>
<td>Clock comparator</td>
<td>8</td>
<td>224</td>
</tr>
<tr>
<td>Current PSW</td>
<td>8</td>
<td>256</td>
</tr>
<tr>
<td>Prefix</td>
<td>4</td>
<td>264</td>
</tr>
<tr>
<td>Fl-pt registers 0-6</td>
<td>32</td>
<td>352</td>
</tr>
<tr>
<td>General registers 0-15</td>
<td>64</td>
<td>384</td>
</tr>
<tr>
<td>Control registers 0-15</td>
<td>64</td>
<td>448</td>
</tr>
</tbody>
</table>

Assigned Storage Locations for Store Status

The contents of the registers are not changed. If an error is encountered during the operation, the CPU enters the check-stop state.

The store-status operation can be initiated manually by use of the store-status key (see Chapter 12, "Operator Facilities"). The store-status operation can also be initiated at the addressed CPU by executing SIGNAL PROCESSOR, specifying the stop-and-store-status order. Execution of SIGNAL PROCESSOR specifying the store-status-at-address order permits the same status information to be stored at a designated address (see "Signal Processor Orders" in this chapter).

MULTIPROCESSING

The multiprocessing facility provides for the interconnection of CPUs, via a common main storage, in order to enhance system availability and to share data and resources. The multiprocessing facility includes the following facilities:

- Shared main storage
- CPU-to-CPU interconnection
- TOD-clock synchronization

Associated with these facilities are two external-interruption conditions (TOD-clock-sync check and malfunction alert), which are described in Chapter 6, "Interruptions"; and control-register positions for the TOD-clock-sync-control bit and for the masks for the external-interruption conditions, which are listed in the section "Control Registers" in this chapter.

STORE STATUS

The channel subsystem, including all subchannels, in a multiprocessing configuration can be accessed by all CPUs in the configuration. I/O-interruption conditions are floating and can be accepted by any CPU in the configuration.

SHARED MAIN STORAGE

The shared-main-storage facility permits more than one CPU to have access to common main-storage locations. All CPUs having access to a common main-storage location have access to the entire 4K-byte block containing that location and to the associated storage key. The channel subsystem and all CPUs in the configuration refer to a shared main-storage location using the same absolute address.

CPU-ADDRESS IDENTIFICATION

Each CPU has a number assigned, called its CPU address. A CPU address uniquely identifies one CPU within a configuration. The CPU is designated by specifying this address in the CPU-address field of SIGNAL PROCESSOR. The CPU signaling a malfunction alert, emergency signal, or external call is identified by storing this address in the CPU-address field with the interruption. The CPU address is assigned during system installation and is not changed as a result of reconfiguration changes.

Chapter 4. Control 4-29
The program can determine the address of the CPU by using STORE CPU ADDRESS.

CPU SIGNALLING AND RESPONSE

The CPU-signaling-and-response facility consists of SIGNAL PROCESSOR and a mechanism to interpret and act on several order codes. The facility provides for communications among CPUs, including transmitting, receiving, and decoding a set of assigned order codes; initiating the specified operation; and responding to the signaling CPU. A CPU can address SIGNAL PROCESSOR to itself. SIGNAL PROCESSOR is described in Chapter 10, "Control Instructions."

SIGNAL-PROCESSOR ORDERS

The signal-processor orders are specified in bit positions 24-31 of the second-operand address of SIGNAL PROCESSOR and are encoded as shown in the figure "Encoding of Orders."

<table>
<thead>
<tr>
<th>Code</th>
<th>Order</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Unassigned</td>
</tr>
<tr>
<td>01</td>
<td>Sense</td>
</tr>
<tr>
<td>02</td>
<td>External call</td>
</tr>
<tr>
<td>03</td>
<td>Emergency signal</td>
</tr>
<tr>
<td>04</td>
<td>Start</td>
</tr>
<tr>
<td>05</td>
<td>Stop</td>
</tr>
<tr>
<td>06</td>
<td>Restart</td>
</tr>
<tr>
<td>07</td>
<td>Unassigned</td>
</tr>
<tr>
<td>08</td>
<td>Unassigned</td>
</tr>
<tr>
<td>09</td>
<td>Stop and store status</td>
</tr>
<tr>
<td>0A</td>
<td>Unassigned</td>
</tr>
<tr>
<td>0B</td>
<td>Initial CPU reset</td>
</tr>
<tr>
<td>0C</td>
<td>CPU reset</td>
</tr>
<tr>
<td>0D</td>
<td>Set prefix</td>
</tr>
<tr>
<td>0E</td>
<td>Store status at address</td>
</tr>
<tr>
<td>0F-FF</td>
<td>Unassigned</td>
</tr>
</tbody>
</table>

Encoding of Orders

The orders are defined as follows:

Sense: The addressed CPU presents its status to the issuing CPU (see the section "Status Bits" in this chapter for a definition of the bits). No other action is caused at the addressed CPU. The status, if not all zeros, is stored in the general register designated by the R field of the SIGNAL PROCESSOR instruction, and condition code 1 is set; if all status bits are zeros, condition code 0 is set.

External Call: An external-call external-interruption condition is generated at the addressed CPU. The interruption condition becomes pending during the execution of SIGNAL PROCESSOR. The associated interruption occurs when the CPU is enabled for that condition and does not necessarily occur during the execution of SIGNAL PROCESSOR. The address of the CPU sending the signal is provided with the interruption code when the interruption occurs. Only one external-call condition can be kept pending in a CPU at a time. The order is effective only when the addressed CPU is in the stopped or the operating state.

Emergency Signal: An emergency-signal external-interruption condition is generated at the addressed CPU. The interruption condition becomes pending during the execution of SIGNAL PROCESSOR. The associated interruption occurs when the CPU is enabled for that condition and does not necessarily occur during the execution of SIGNAL PROCESSOR. The address of the CPU sending the signal is provided with the interruption code when the interruption occurs. At any one time the receiving CPU can keep pending one emergency-signal condition for each CPU in the configuration, including the receiving CPU itself. The order is effective only when the addressed CPU is in the stopped or the operating state.

Start: The addressed CPU performs the start function (see the section "Stopped, Operating, Load, and Check-Stop States" in this chapter). The CPU does not necessarily enter the operating state during the execution of SIGNAL PROCESSOR. The order is effective only when the addressed CPU is in the stopped state. The effect of performing the start function is unpredictable when the stopped state has been entered by reset.

Stop: The addressed CPU performs the stop function (see the section "Stopped, Operating, Load, and Check-Stop States" in this chapter). The CPU does not necessarily enter the stopped state during the execution of SIGNAL PROCESSOR. The order is effective only when the CPU is in the operating state.

Restart: The addressed CPU performs the restart operation (see the section "Restart Interruption" in Chapter 6, "Interruptions"). The CPU does not necessarily perform the operation during the execution of SIGNAL PROCESSOR. The order is effective only when the addressed CPU is in the stopped or the operating state.

Stop and Store Status: The addressed CPU performs the stop function, followed by the store-status function (see the section "Store Status" in this chapter). The CPU does not necessarily complete the operation, or even enter the stopped state, during the execution of SIGNAL PROCESSOR. The order is effective only
when the addressed CPU is in the stopped or the operating state.

**Initial CPU Reset:** The addressed CPU performs initial CPU reset (see the section "Resets" in this chapter). The execution of the reset does not affect other CPUs and does not cause I/O to be reset. The reset operation is not necessarily completed during the execution of SIGNAL PROCESSOR.

**CPU Reset:** The addressed CPU performs CPU reset (see the section "Resets" in this chapter). The execution of the reset does not affect other CPUs and does not cause I/O to be reset. The reset operation is not necessarily completed during the execution of SIGNAL PROCESSOR.

**Set Prefix:** The contents of bit positions 1-19 of the parameter register of the SIGNAL PROCESSOR instruction are treated as a prefix value, which replaces the contents of the prefix register of the addressed CPU. Bit 0 and bits 20-31 of the parameter register are ignored. The order is accepted only if the addressed CPU is in the stopped state, the value to be placed in the prefix register designates a location which is available in the configuration, and no other condition precludes accepting the order. Verification of the stopped state of the addressed CPU and of the availability of the designated storage is performed during execution of SIGNAL PROCESSOR. If accepted, the order is not necessarily completed during the execution of SIGNAL PROCESSOR.

The parameter register has the following format:

```
/ Prefix Value /////////////// 
0 1 20 31
```

The set-prefix order is completed as follows:

- If the addressed CPU is not in the stopped state, the order is not accepted. Instead, bit 22 (incorrect state) of the general register designated by the R1 field of the SIGNAL PROCESSOR instruction is set to one, and condition code 1 is set.
- The value to be placed in the prefix register of the addressed CPU is tested for availability. The absolute address of a 4K-byte area of storage is formed by appending 12 zeros to the right of bits 1-19 of the parameter value. This address is treated as a 31-bit absolute address regardless of whether the sending and receiving CPUs are in the 24-bit or 31-bit addressing mode. The 4K-byte block of storage at this address is accessed. The access is not subject to protection, and the associated reference bit may or may not be set to one. If the block is not available in the configuration, the order is not accepted by the addressed CPU, bit 23 (invalid parameter) of the general register designated by the R1 field of the SIGNAL PROCESSOR instruction is set to one, and condition code 1 is set.

- The value is placed in the prefix register of the addressed CPU.
- The TLB of the addressed CPU is cleared of its contents.
- A serializing and checkpoint-synchronizing function is performed on the addressed CPU following insertion of the new prefix value.

**Store Status at Address:** The contents of bit positions 1-22 of the parameter register of the SIGNAL PROCESSOR instruction are used as the origin of a 512-byte area into which the status of the addressed CPU is stored. Bit 0 and bits 23-31 of the parameter register are ignored.

The order is accepted only if the addressed CPU is in the stopped state, the status-area origin designates a location which is available in the configuration, and no other condition precludes accepting the order. Verification of the stopped state of the addressed CPU and of the availability of the designated storage is performed during execution of SIGNAL PROCESSOR. If accepted, the order is not necessarily completed during the execution of SIGNAL PROCESSOR.

The parameter register has the following format:

```
/ Status-Area Origin /////////////// 
0 1 23 31
```

The store-status-at-address order is completed as follows:

- If the addressed CPU is not in the stopped state, the order is not accepted. Instead, bit 22 (incorrect state) of the general register designated by the R1 field of the SIGNAL PROCESSOR instruction is set to one, and condition code 1 is set.
- The address of the area into which status is to be stored is tested for availability. The absolute address of a 512-byte area of storage is formed by appending nine

Chapter 4. Control 4-31
zeros to the right of bits 1-22 of the parameter value. This address is treated as a 31-bit absolute address regardless of whether the sending and receiving CPUs are in the 24-bit or 31-bit addressing mode. The 512-byte block of storage at this address is accessed. The access is not subject to protection, and the associated reference bit may or may not be set to one. If the block is not available in the configuration, the order is not accepted by the addressed CPU, bit 23 (invalid parameter) of the general register designated by the R field of the SIGNAL PROCESSOR instruction is set to one, and condition code 1 is set.

- The status of the addressed CPU is placed in the designated area. The information stored, and the format of the area receiving the information, are the same as for the stop-and-store-status order, except that each field, rather than being stored at an offset from the beginning of absolute storage, is stored in the designated area at an offset that is the same as that for the absolute area. Bytes 0-215, 232-235, and 268-351 of the designated area remain unchanged. (See the section "Store Status" in this chapter).

- A serialization and checkpoint-synchronization function is performed on the addressed CPU following storing of the status.

Programming Note

For a discussion on the relative performance of the SIGNAL PROCESSOR orders, see the programming note following the instruction SIGNAL PROCESSOR in Chapter 10, "Control Instructions."

CONDITIONS DETERMINING RESPONSE

Conditions Precluding Interpretation of the Order Code

The following situations preclude the initiation of the order. The sequence in which the situations are listed is the order of priority for indicating concurrently existing situations:

1. The access path to the addressed CPU is busy because a concurrently executed SIGNAL PROCESSOR is using the CPU-signaling-and-response facility. The CPU which is concurrently executing the instruction can be any CPU in the configuration other than this CPU, and the CPU address can be any address, including that of this CPU or an invalid address. The order is rejected. Condition code 2 is set.

2. The addressed CPU is not operational; that is, it is not provided in the installation, it is not in the configuration, it is in any of certain customer-engineer test modes, or its power is off. The order is rejected. Condition code 3 is set. This condition cannot arise as a result of a SIGNAL PROCESSOR by a CPU addressing itself.

3. One of the following conditions exists at the addressed CPU:

a. A previously issued start, stop, restart, stop-and-store-status, set-prefix, or store-status-at-address order has been accepted by the addressed CPU, and execution of the function requested by the order has not yet been completed.

b. A manual start, stop, restart, or store-status function has been initiated at the addressed CPU, and the function has not yet been completed. This condition cannot arise as a result of a SIGNAL PROCESSOR by a CPU addressing itself.

4. One of the following conditions exists at the addressed CPU:

a. A previously issued initial-CPU-reset or CPU-reset order has been accepted by the addressed CPU, and execution of the function requested by the order has not yet been completed.

b. A manual-reset function has been initiated at the addressed CPU, and the function has not yet been completed. This condition cannot arise as a result of a SIGNAL PROCESSOR by a CPU addressing itself.

If the currently specified order is sense, external call, emergency signal, start, stop, restart, stop and store status, set prefix, or store status at address, then the order is rejected, and condition code 2 is set. If the currently specified order is one of the reset orders, or an unassigned or not-implemented order, the order code is interpreted as described in the section "Status Bits" in this chapter.
If the currently specified order is sense, external call, emergency signal, start, stop, restart, stop and store status, set prefix, or store status at address, then the order is rejected, and condition code 2 is set. If the currently specified order is one of the reset orders, or an unassigned or not-implemented order, either the order is rejected and condition code 2 is set or the order code is interpreted as described in the section "Status Bits" in this chapter.

When any of the conditions described in items 3 and 4 exists, the addressed CPU is referred to as "busy." Busy is not indicated if the addressed CPU is in the check-stop state or when the operator-intervening condition exists. A CPU-busy condition is normally of short duration; however, the conditions described in item 3 may last indefinitely because of a string of interruptions. In this situation, however, the CPU does not appear busy to any of the reset orders.

When the conditions described in items 1 and 2 above do not apply and operator-intervening and receiver-check status conditions do not exist at the addressed CPU, reset orders may be accepted regardless of whether the addressed CPU has completed a previously accepted order. This may cause the previous order to be lost when it is only partially completed, making unpredictable whether the results defined for the lost order are obtained.

**Status Bits**

Various status conditions are defined whereby the issuing and addressed CPUs can indicate their responses to the specified order. The status conditions and their bit positions in the general register designated by the Ri field of the SIGNAL PROCESSOR instruction are shown in the figure "Status Conditions."

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Status Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Equipment check</td>
</tr>
<tr>
<td>1-21</td>
<td>Unassigned; zeros stored</td>
</tr>
<tr>
<td>22</td>
<td>Incorrect state</td>
</tr>
<tr>
<td>23</td>
<td>Invalid parameter</td>
</tr>
<tr>
<td>24</td>
<td>External-call pending</td>
</tr>
<tr>
<td>25</td>
<td>Stopped</td>
</tr>
<tr>
<td>26</td>
<td>Operator intervening</td>
</tr>
<tr>
<td>27</td>
<td>Check stop</td>
</tr>
<tr>
<td>28</td>
<td>Unassigned; zero stored</td>
</tr>
<tr>
<td>29</td>
<td>Inoperative</td>
</tr>
<tr>
<td>30</td>
<td>Invalid order</td>
</tr>
<tr>
<td>31</td>
<td>Receiver check</td>
</tr>
</tbody>
</table>

**Status Conditions**

The status condition assigned to bit position 0 is generated by the CPU executing SIGNAL PROCESSOR. The remaining status conditions are generated by the addressed CPU.

When the equipment-check condition exists, bit 0 of the general register designated by the Ri field of the SIGNAL PROCESSOR instruction is set to one, unassigned bits of the status register are set to zeros, and the contents of other status bits are unpredictable. In this case, condition code 1 is set independent of whether the access path to the addressed CPU is busy and independent of whether the addressed CPU is not operational, is busy, or has presented zero status.

When the access path to the addressed CPU is not busy and the addressed CPU is operational and does not indicate busy to the currently specified order, the addressed CPU presents its status to the issuing CPU. These status bits are of two types:

1. Status bits 22-27 and 29 indicate the presence of the corresponding conditions in the addressed CPU at the time the order code is received. Except in response to the sense order, each condition is indicated only when the condition precludes the successful execution of the specified order, although invalid parameter is not necessarily indicated when any other precluding condition exists. In the case of sense, all existing status conditions are indicated; the operator-intervening condition is indicated if it precludes the execution of any installed order.

2. Status bits 30 and 31 indicate that the corresponding conditions were detected by the addressed CPU during reception of the order.

If the presented status is all zeros, the addressed CPU has accepted the
order, and condition code 0 is set at the issuing CPU; if the presented status is not all zeros, the order has been rejected, the status is stored at the issuing CPU in the general register designated by the R, field of the SIGNAL PROCESSOR instruction, zeros are stored in the unassigned bit positions of the register, and condition code 1 is set.

The status conditions are defined as follows:

**Equipment Check:** This condition exists when the CPU executing the instruction detects equipment malfunctioning that has affected only the execution of this instruction and the associated order. The order code may or may not have been transmitted and may or may not have been accepted, and the status bits provided by the addressed CPU may be in error.

**Incorrect State:** A set-prefix or store-status-at-address order has been rejected because the addressed CPU is not stopped. When applicable, this status is generated during execution of SIGNAL PROCESSOR and is indicated concurrently with other indications of conditions which preclude execution of the order.

**Invalid Parameter:** The parameter value supplied with a set-prefix or store-status-at-address order designates a storage location which is not available in the configuration. When applicable, this status is generated during execution of SIGNAL PROCESSOR, except that it is not necessarily generated when another condition precluding execution of the order also exists.

**External Call Pending:** This condition exists when an external-call interruption condition is pending in the addressed CPU because of a previously issued SIGNAL PROCESSOR order. The condition exists from the time an external-call order is accepted until the resultant external interruption has been completed or a CPU reset occurs. The condition may be due to the issuing CPU or another CPU. The condition, when present, is indicated only in response to sense and to external call.

**Stopped:** This condition exists when the addressed CPU is in the stopped state. The condition, when present, is indicated only in response to sense. This condition cannot be reported as a result of a SIGNAL PROCESSOR by a CPU addressing itself.

**Operator Intervening:** This condition exists when the addressed CPU is executing certain operations initiated from local or remote operator facilities.

The particular manually initiated operations that cause this condition to be present depend on the model and on the order specified. The operator-intervening condition may exist when the addressed CPU uses reloadable control storage to perform an order and the required microprogram is not loaded. The operator-intervening condition, when present, can be indicated in response to all orders. Operator intervening is indicated in response to sense if the condition is present and precludes the acceptance of any of the installed orders. The condition may also be indicated in response to unassigned or uninstalled orders. This condition cannot arise as a result of a SIGNAL PROCESSOR by a CPU addressing itself.

**Check Stop:** This condition exists when the addressed CPU is in the check-stop state. The condition, when present, is indicated only in response to sense, external call, emergency signal, start, stop, restart, set prefix, store status at address, and stop and store status. The condition may also be indicated in response to unassigned or uninstalled orders. This condition cannot be reported as a result of a SIGNAL PROCESSOR by a CPU addressing itself.

**Inoperative:** This condition indicates that the execution of the operation specified by the order code requires the use of a service processor which is inoperative. The failure of the service processor may have been previously reported by a service-processor-damage machine-check condition. The inoperative condition cannot occur for the sense, external-call, or emergency-signal order code.

**Invalid Order:** This condition exists during the communications associated with the execution of SIGNAL PROCESSOR when an unassigned or uninstalled order code is decoded.

**Receiver Check:** This condition exists when the addressed CPU detects malfunctioning of equipment during the communications associated with the execution of SIGNAL PROCESSOR. When this condition is indicated, the order has not been initiated, and, since the malfunction may have affected the generation of the remaining receive status bits, these bits are not necessarily valid. A machine-check condition may or may not have been generated at the addressed CPU.

The following chart summarizes which status conditions are presented to the issuing CPU in response to each order code.

---

4-34 370-XA Principles of Operation
### Status Condition

<table>
<thead>
<tr>
<th>Condition</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 Receiver check#</td>
<td></td>
</tr>
<tr>
<td>30 Invalid order</td>
<td></td>
</tr>
<tr>
<td>29 Inoperative</td>
<td></td>
</tr>
<tr>
<td>27 Check stop</td>
<td></td>
</tr>
<tr>
<td>26 Operator intervening#</td>
<td></td>
</tr>
<tr>
<td>25 Stopped</td>
<td></td>
</tr>
<tr>
<td>24 External call pending</td>
<td></td>
</tr>
<tr>
<td>23 Invalid parameter</td>
<td></td>
</tr>
<tr>
<td>22 Incorrect state</td>
<td></td>
</tr>
</tbody>
</table>

### Order

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sense</td>
<td>0 0 X X X X 0 0 X</td>
</tr>
<tr>
<td>External call</td>
<td>0 0 X 0 X X 0 0 X</td>
</tr>
<tr>
<td>Emergency signal</td>
<td>0 0 0 0 X X X 0 0 X</td>
</tr>
<tr>
<td>Start</td>
<td>0 0 0 0 X X X 0 0 X</td>
</tr>
<tr>
<td>Stop</td>
<td>0 0 0 0 X X X 0 0 X</td>
</tr>
<tr>
<td>Restart</td>
<td>0 0 X 0 X X X 0 0 X</td>
</tr>
<tr>
<td>Stop and store status</td>
<td>0 0 X X X X 0 0 X</td>
</tr>
<tr>
<td>Initial CPU reset</td>
<td>0 0 X 0 X X X 0 0 X</td>
</tr>
<tr>
<td>CPU reset</td>
<td>0 0 0 0 X 0 X X 0 0 X</td>
</tr>
<tr>
<td>Set prefix</td>
<td>X X 0 X X X X 0 0 X</td>
</tr>
<tr>
<td>Store status at addr.</td>
<td>X 0 0 X X X X 0 0 X</td>
</tr>
<tr>
<td>Unassigned order</td>
<td>0 0 0 0 X E X 1 X</td>
</tr>
</tbody>
</table>

### Explanation:

1. If a one is presented in the receiver-check bit position, the values presented in the other bit positions are not necessarily valid.

2. The current state of the operator-intervening condition may depend on the order code that is being interpreted.

3. A zero is presented in this bit position regardless of the current state of this condition.

4. A one is presented in this bit position.

5. A zero or a one is presented in this bit position, reflecting the current state of the corresponding condition.

6. Either a zero or the current state of the corresponding condition is indicated.

If the presented status bits are all zeros, the order has been accepted, and the issuing CPU sets condition code 0. If one or more ones are presented, the order has been rejected, and the issuing CPU stores the status in the general register designated by the R, field of the SIGNAL PROCESSOR instruction and sets condition code 1.

### Programming Notes

1. All SIGNAL PROCESSOR orders can be addressed to this same CPU. The following are examples of functions obtained by a CPU addressing SIGNAL PROCESSOR to itself:

   a. **Sense** indicates whether an external-call condition is pending.

   b. **External call** and **emergency signal** cause the corresponding interruption conditions to be generated. **External call** can be rejected because of a previously generated external-call condition.

   c. **Start** sets condition code 0 and has no other effect.

   d. **Stop** causes the CPU to set condition code 0, take pending interruptions for which it is enabled, and enter the stopped state.

   e. **Restart** provides a means to store the current PSW.

   f. **Stop and store status** causes the machine to stop and store all current status.

2. Two CPUs can simultaneously execute SIGNAL PROCESSOR, with each CPU addressing the other. When this occurs, one CPU, but not both, can find the access path busy because of the transmission of the order code or status bits associated with SIGNAL PROCESSOR that is being executed by the other CPU. Alternatively, both CPUs can find the access path available and transmit the order codes to each other. In particular, two CPUs can simultaneously stop, restart, or reset each other.

3. To obtain status from another CPU which is in the check-stop state by means of the store-status-at-address order, a CPU reset operation should first be used to bring the CPU to the stopped state. This reset order does not alter the status, and, depending on the nature of the malfunction, provides the best chance of establishing conditions in the addressed CPU which allow status to be obtained.
CHAPTER 5. PROGRAM EXECUTION

Instructions .................................................. 5-2
Operands .................................................. 5-2
Instruction Format ........................................ 5-2
   Register Operands .................................... 5-4
   Immediate Operands .................................. 5-4
   Storage Operands ..................................... 5-6
Address Generation ....................................... 5-5
   Bimodal Addressing .................................... 5-5
Sequential Instruction-Address Generation .......... 5-5
Operand-Address Generation ................................ 5-5
   Formation of the Intermediate Value ................. 5-5
   Formation of the Address ............................. 5-6
Branch-Address Generation ................................ 5-6
   Formation of the Branch Address ..................... 5-6
Instruction Execution and Sequencing .................. 5-6
   Decision Making ....................................... 5-7
   Loop Control ........................................... 5-7
   Subroutine Linkage .................................... 5-7
   Types of Instruction Ending ......................... 5-11
       Completion ........................................... 5-11
       Suppression ......................................... 5-11
       Nullification ........................................ 5-11
       Termination .......................................... 5-11
   Interruptible Instructions ......................... 5-11
   Point of Interruption .................................. 5-11
   Execution of Interruptible Instructions ............. 5-12
   Exceptions to Nullification and Suppression ........ 5-14
      Storage Change and Restoration for .......... 5-14
         DAT-Associated Access Exceptions ......... 5-14
      Modification of DAT-Table Entries ............ 5-15
      Trial Execution for Editing Instructions and .... 5-15
         TRANSLATE ...................................... 5-15
      Interlocked Update for Nullification and .... 5-15
         Suppression ...................................... 5-15
Authorization Mechanisms ................................ 5-15
   Mode Requirements .................................... 5-16
   Extraction-Authority Control ....................... 5-16
   PSW-Key Mask .......................................... 5-16
   Secondary-Space Control ............................ 5-16
   Subsystem-Linkage Control ......................... 5-17
   ASN-Translation Control ............................ 5-17
   Authorization Index ................................... 5-17
PC-Number Translation ..................................... 5-18
   PC-Number Translation Control .................... 5-19
   PC-Number Translation Tables ...................... 5-19
   Linkage-Table Entries ................................ 5-19
   Entry-Table Entries .................................. 5-19
   PC-Number-Translation Process .................... 5-20
   Linkage-Table Lookup ................................ 5-21
   Entry-Table Lookup ................................... 5-22
   Recognition of Exceptions during PC-Number ...... 5-22
      Translation ......................................... 5-22
Sequence of Storage References ......................... 5-22
   Conceptual Sequence .................................. 5-22
   Overlapped Operation of Instruction Execution .... 5-22
   Divisible Instruction Execution .................... 5-23
   Interlocks for Virtual-Storage References ....... 5-23
   Instruction Fetching .................................. 5-24
   DAT-Table Fetches .................................... 5-25
   Storage-Key Access .................................... 5-26
   Storage-Operand References ......................... 5-26
      Storage-Operand Fetch References ............. 5-26
      Storage-Operand Store References .............. 5-27
      Storage-Operand Update References ............. 5-27
      Storage-Operand Consistency ..................... 5-28
      Single-Access References ......................... 5-28
      Multiple-Access References ...................... 5-28

Chapter 5. Program Execution 5-1
Normally, operation of the CPU is controlled by instructions in storage that are executed sequentially, one at a time, left to right in an ascending sequence of storage addresses. A change in the sequential operation may be caused by branching, LOAD PSW, interruptions, SIGNAL PROCESSOR orders, or manual intervention.

INSTRUCTIONS

Each instruction consists of two major parts:

- An operation code (op code), which specifies the operation to be performed.
- The designation of the operands that participate.

OPERANDS

Operands can be grouped in three classes: operands located in registers, immediate operands, and operands in storage. Operands may be either explicitly or implicitly designated.

Register operands can be located in general, floating-point, or control registers, with the type of register identified by the op code. The register containing the operand is specified by identifying the register in a four-bit field, called the R field, in the instruction. For some instructions, an operand is located in an implicitly designated register, the register being implied by the op code.

Immediate operands are contained within the instruction, and the eight-bit field containing the immediate operand is called the I field.

Operands in storage may have an implied length; be specified by a bit mask; be specified by a four-bit or eight-bit length specification, called the L field, in the instruction; or have a length specified by the contents of a general register. The addresses of operands in storage are specified by means of a format that uses the contents of a general register as part of the address. This makes it possible to:

1. Specify a complete address by using an abbreviated notation.
2. Perform address manipulation using instructions which employ general registers for operands.
3. Modify addresses by program means without alteration of the instruction stream.
4. Operate independent of the location of data areas by directly using addresses received from other programs.

The address used to refer to storage either is contained in a register designated by the R field in the instruction or is calculated from a base address, index, and displacement, specified by the B, X, and D fields, respectively, in the instruction.

To describe the execution of instructions, operands are designated as first and second operands and, in some cases, third operands.

In general, two operands participate in an instruction execution, and the result replaces the first operand. However, CONVERT TO DECIMAL, TEST BLOCK, and instructions with "store" in the instruction name (other than STORE THEN AND SYSTEM MASK and STORE THEN OR SYSTEM MASK) use the second-operand address to designate a location in which to store. TEST AND SET, COMPARE AND SWAP, and COMPARE DOUBLE AND SWAP may perform an update on the second operand. Except when otherwise stated, the contents of all registers and storage locations participating in the addressing or execution part of an operation remain unchanged.

INSTRUCTION FORMAT

An instruction is one, two, or three halfwords in length and must be located in storage on a halfword boundary. Each instruction is in one of nine basic formats: E, RR, RRE, RX, RS, S, SSE, and SS, with two variations of SS.
Some instructions contain fields that vary slightly from the basic format, and in some instructions the operation performed does not follow the general rules stated in this section. All of these exceptions are explicitly identified in the individual instruction descriptions.

The format names indicate, in general terms, the classes of operands which participate in the operation:

- E denotes an operation using implied operands and having an extended op-code field.
- RR denotes a register-and-register operation.
- RRE denotes a register-and-register operation having an extended op-code field.
- RX denotes a register-and-indexed-storage operation.
- RS denotes a register-and-storage operation.
- SI denotes a storage-and-immediate operation.
- S denotes an operation using an implied operand and storage.
- SS denotes a storage-and-storage operation.
- SSE denotes a storage-and-storage operation having an extended op-code field.

### E Format

```
<table>
<thead>
<tr>
<th>Op Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 15</td>
</tr>
</tbody>
</table>
```

### RR Format

```
<table>
<thead>
<tr>
<th>Op Code</th>
<th>R1</th>
<th>R2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 8 12 15</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

### RRE Format

```
<table>
<thead>
<tr>
<th>Op Code</th>
<th>R1</th>
<th>R2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 16 24 28 31</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

### RX Format

```
<table>
<thead>
<tr>
<th>Op Code</th>
<th>R1</th>
<th>X2</th>
<th>B3</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 8 12 16 20 31</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

### RS Format

```
<table>
<thead>
<tr>
<th>Op Code</th>
<th>R1</th>
<th>R3</th>
<th>B3</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 8 12 16 20 31</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

### SI Format

```
<table>
<thead>
<tr>
<th>Op Code</th>
<th>I2</th>
<th>B1</th>
<th>D1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 8 16 20 31</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

### S Format

```
<table>
<thead>
<tr>
<th>Op Code</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 16 20 31</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

### SS Format

```
<table>
<thead>
<tr>
<th>Op Code</th>
<th>L</th>
<th>B1</th>
<th>D1</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 8 16 20 32 36 47</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

### SSE Format

```
<table>
<thead>
<tr>
<th>Op Code</th>
<th>L1</th>
<th>L2</th>
<th>B1</th>
<th>D1</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 8 12 16 20 32 36 47</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

```
<table>
<thead>
<tr>
<th>Op Code</th>
<th>R1</th>
<th>R3</th>
<th>B1</th>
<th>D1</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 8 12 16 20 32 36 47</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

### SSE Format

```
<table>
<thead>
<tr>
<th>Op Code</th>
<th>B1</th>
<th>D1</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 16 20 32 36 47</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

### Basic Instruction Formats

The first byte or, in the E, RRE, S, and SSE formats, the first two bytes of an instruction contain the op code. For some instructions in the S format, all or a portion of the second byte is ignored.

The first two bits of the first or only byte of the op code specify the length and format of the instruction, as follows:

---

Chapter 5. Program Execution 5-3
In the format illustration for each individual instruction description, the op-code field shows the op code as hexadecimal digits within single quotes. The hexadecimal representation uses 0-9 for the binary codes 0000-1001 and A-F for the binary codes 1010-1111.

The remaining fields in the format illustration for each instruction are designated by code names, consisting of a letter and possibly a subscript number. The subscript number denotes the operand to which the field applies.

### Register Operands

In the RR, RRE, RX, and RS formats, the contents of the register designated by the R1 field are called the first operand. The register containing the first operand is sometimes referred to as the “first-operand register.” In the RR and RRE formats, the R1 field designates the register containing the second operand, and the R1 field may designate the same register as R2. In the RS format, the use of the R1 field depends on the instruction.

The R field designates a general register in the general and control instructions and a floating-point register in the floating-point instructions. In the instructions LOAD CONTROL and STORE CONTROL, the R field designates a control register.

Unless otherwise indicated in the individual instruction description, the register operand is one register in length (32 bits for a general register or a control register and 64 bits for a floating-point register), and the second operand is the same length as the first.

### Immediate Operands

In the SI format, the contents of the eight-bit immediate-data field, the I1 field of the instruction, are used directly as the second operand. The B1 and D1 fields specify the first operand, which is one byte in length.

### Storage Operands

In the SI, SSE, and SS formats, the contents of the general register designated by the B2 field are added to the contents of the D2 field to form the first-operand address. In the RX, RRE, SSE, and SS formats, the contents of the general register designated by the B2 field are added to the contents of the D2 field to form the second-operand address. In the RX format, the contents of the general registers designated by the X2 and D2 fields are added to the contents of the D1 field to form the second-operand address.

In the SS format with a single, eight-bit length field, L specifies the number of additional operand bytes to the right of the byte designated by the first-operand address. Therefore, the length in bytes of the first operand is 1-256, corresponding to a length code in L of 0-255. Storage results replace the first operand and are never stored outside the field specified by the address and length. In this format, the second operand has the same length as the first operand, except for the following instructions: EDIT, EDIT AND MARK, TRANSLATE, and TRANSLATE AND TEST.

In the SS format with two length fields given, L1 specifies the number of additional operand bytes to the right of the byte designated by the first-operand address. Therefore, the length in bytes of the first operand is 1-16, corresponding to a length code in L1 of 0-15. Similarly, L2 specifies the number of additional operand bytes to the right of the location designated by the second-operand address. Results replace the first operand and are never stored outside the field specified by the address and length. If the first operand is longer than the second, the second operand is extended on the left with zeros up to the length of the first operand. This extension does not modify the second operand in storage.

In the SS format with two R fields, the contents of the general register specified by the R1 field are a 32-bit unsigned value called the true length. The operands are of the same length, called the effective length. The effective length is equal to the true length or 256, whichever is less. The instructions using this format, which are MOVE TO PRIMARY, MOVE TO SECONDARY, and MOVE WITH KEY, set the condition code to facilitate programming a loop to move the total number of bytes specified by the true length.
ADDRESS GENERATION

BIMODAL ADDRESSING

Bit 32 of the current PSW is the addressing-mode bit. This bit controls the size of the effective address produced by address generation. When bit 32 of the current PSW is zero, the CPU is in the 24-bit addressing mode, and 24-bit instruction and operand effective addresses are generated. When bit 32 of the current PSW is one, the CPU is in the 31-bit addressing mode, and 31-bit instruction and operand effective addresses are generated.

Execution of instructions by the CPU involves generation of the addresses of instructions and operands. This section describes address generation as it applies to most instructions. In some instructions, the operation performed does not follow the general rules stated in this section. All of these exceptions are explicitly identified in the individual instruction descriptions.

SEQUENTIAL INSTRUCTION-ADDRESS GENERATION

When an instruction is fetched from the location designated by the current PSW, the instruction address is increased by the number of bytes in the instruction, and the instruction is executed. The same steps are then repeated by using the new value of the instruction address to fetch the next instruction in the sequence.

In the 24-bit addressing mode, instruction addresses wrap around, with the halfword at instruction address $2^{24} - 2$ being followed by the halfword at instruction address 0. Thus, in the 24-bit addressing mode, any carry out of PSW bit position 40, as a result of updating the instruction address, is lost.

In the 31-bit addressing mode, instruction addresses wrap around, with the halfword at instruction address $2^{31} - 2$ being followed by the halfword at instruction address 0. Thus, in the 31-bit addressing mode, any carry out of PSW bit position 33, as a result of updating the instruction address, is lost.

OPERAND-ADDRESS GENERATION

Formation of the Intermediate Value

An operand address that refers to storage is derived from an intermediate value, which either is contained in a register designated by an R field in the instruction or is calculated from the sum of three binary numbers: base address, index, and displacement.

The base address (B) is a 32-bit number contained in a general register specified by the program in a four-bit field, called the B field, in the instruction. Base addresses can be used as a means of independently addressing each program and data area. In array-type calculations, it can designate the location of an array, and, in record-type processing, it can identify the record. The base address provides for addressing the entire storage. The base address may also be used for indexing.

The index (X) is a 32-bit number contained in a general register designated by the program in a four-bit field, called the X field, in the instruction. It is included only in the address specified by the RX-format instructions. The RX-format instructions permit double indexing; that is, the index can be used to provide the address of an element within an array.

The displacement (D) is a 12-bit number contained in a field, called the D field, in the instruction. The displacement provides for relative addressing of up to 4,095 bytes beyond the location designated by the base address. In array-type calculations, the displacement can be used to specify one of many items associated with an element. In the processing of records, the displacement can be used to identify items within a record.

In forming the intermediate sum, the base address and index are treated as 32-bit binary integers. The displacement is similarly treated as a 12-bit unsigned binary integer, and 20 zeros are appended on the left. The three are added as 32-bit binary numbers, ignoring overflow. The sum is always 32 bits long and is used as an intermediate value to form the generated address. The bits of the intermediate value are numbered 0-31.

A zero in any of the B, B2, or X fields indicates the absence of the corresponding address component. For the absent component, a zero is used in forming the intermediate sum, regardless of the contents of general register 0. A displacement of zero has no special significance.
When an instruction description specifies that the contents of a general register designated by an R field are used to address an operand in storage, the register contents are used as the 32-bit intermediate value.

An instruction can designate the same general register both for address computation and as the location of an operand. Address computation is completed before registers, if any, are changed by the operation.

Unless otherwise indicated in an individual instruction definition, the generated operand address designates the leftmost byte of an operand in storage.

**Formation of the Address**

The generated operand address is always 31 bits long, and the bits are numbered 1-31. In some portions of this document, the generated address may be referred to as being 32 bits long, with the bits numbered 0-31. Bit 0 of the generated address is always forced to be zero. The manner in which the generated address is obtained from the intermediate value depends on the current addressing mode. In the 31-bit addressing mode, bits 0-31 of the generated address are obtained from the intermediate value as the address of the branch is formed. A value of zero in the R2 field causes the branch operation to be executed without branching.

In the RR format, the contents of the general register designated by the R1 field are used as the intermediate value from which the branch address is formed. General register 0 cannot be designated as containing a branch address. A value of zero in the R2 field causes the instruction to be executed without branching.

**Formation of the Branch Address**

The branch address is always 31 bits long, with the bits numbered 1-31. The branch address replaces bits 33-63 of the current PSW. The manner in which the branch address is obtained from the intermediate value depends on the addressing mode. For those branch instructions which change the addressing mode, the new addressing mode is used. In the 24-bit addressing mode, bits 1-7 of the intermediate value are ignored, bits 1-7 of the branch address are made zeros, and bits 8-31 of the intermediate value become bits 8-31 of the branch address. In the 31-bit addressing mode, bit 0 of the intermediate value is ignored, and bits 1-31 of the intermediate value become bits 1-31 of the branch address.

For several branch instructions, branching depends on satisfying a specified condition. When the condition is not satisfied, the branch is not taken, normal sequential instruction execution continues, and the branch address is not used. When a branch is taken, bits 1-31 of the branch address replace bits 33-63 of the current PSW. The branch address is not used to access storage as part of the branch operation.

A specification exception due to an odd branch address and access exceptions due to fetching of the instruction at the branch location are not recognized as part of the branch operation but instead are recognized as exceptions associated with the execution of the instruction at the branch location.

A branch instruction, such as BRANCH AND LINK, can designate the same general register for branch-address computation and as the location of an operand. Branch-address computation is completed before the remainder of the operation is executed.

**INSTRUCTION EXECUTION AND SEQUENCING**

The program-status word (PSW), described in Chapter 4, "Control," contains infor-
information required for proper program execution. The PSW is used to control instruction sequencing and to hold and indicate the status of the CPU in relation to the program currently being executed. The active or controlling PSW is called the current PSW.

Branch instructions perform the functions of decision making, loop control, and subroutine linkage. A branch instruction affects instruction sequencing by introducing a new instruction address into the current PSW.

DECISION MAKING

Facilities for decision making are provided by BRANCH ON CONDITION. This instruction inspects a condition code that reflects the result of a majority of the arithmetic, logical, and I/O operations. The condition code, which consists of two bits, provides for four possible condition-code settings: 0, 1, 2, and 3.

The specific meaning of any setting depends on the operation that sets the condition code. For example, the condition code reflects such conditions as zero, nonzero, first operand high, equal, overflow, and subchannel busy. Once set, the condition code remains unchanged until modified by an instruction that causes a different condition code to be set. See Appendix C, "Condition-Code Settings," for a summary of the instructions which set the condition code.

LOOP CONTROL

Loop control can be performed by the use of BRANCH ON CONDITION to test the outcome of address arithmetic and counting operations. For some particularly frequent combinations of arithmetic and tests, BRANCH ON COUNT, BRANCH ON INDEX HIGH, and BRANCH ON INDEX LOW OR EQUAL are provided. These branches, being specialized, provide increased performance for these tasks.

SUBROUTINE LINKAGE

Subroutine linkage is provided by the BRANCH AND LINK and BRANCH AND SAVE instructions, which permit not only the introduction of a new instruction address but also the preservation of the return address and associated information. Instructions are also provided which set and save the addressing-mode bit, PSW bit 32. These instructions provide the facility for subroutine linkage between programs using the 24-bit and 31-bit addressing modes. Linkage between a problem-state program and the supervisor or monitoring program is provided by means of the SUPERVISOR CALL and MONITOR CALL instructions.

The instructions PROGRAM CALL and PROGRAM TRANSFER provide the facility for linkage between programs of different authority and in different address spaces. PROGRAM CALL permits linkage to a number of preassigned programs that may be in either the problem or the supervisor state and may be in either the same address space or an address space different from that of the caller. In general, it is used to transfer control to a program of higher authority. PROGRAM TRANSFER permits a change of the instruction address, addressing mode, and address space. PROGRAM TRANSFER also permits a reduction in PSW-key-mask authority and an exchange from the supervisor to the problem state. In general, it is used to transfer control from one program to another of equal or lower authority. PROGRAM TRANSFER can be used to return from a program called by PROGRAM CALL.

The operation of PROGRAM CALL is controlled by means of an entry-table entry, which is located as part of a table lookup process during the execution of the instruction. The instruction causes the primary address space to be changed only when the ASN in the entry-table entry is nonzero. When the primary address space is changed, the operation is called PROGRAM CALL with space switching (PC-ss). When the primary address space is not changed, the operation is called PROGRAM CALL to current primary (PC-cp).

PROGRAM TRANSFER specifies the new addressing mode and the address space which is to become the new primary address space. When the primary address space is changed, the operation is called PROGRAM TRANSFER with space switching (PT-ss). When the primary address space is not changed, the operation is called PROGRAM TRANSFER to current primary (PT-cp).

The linkage instructions provided and the functions performed by each are summarized in the figure "Linkage-Instruction Summary."
## Instruction Format

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Format</th>
<th>Save</th>
<th>Set</th>
<th>Save</th>
<th>Set</th>
<th>Save</th>
<th>Set</th>
<th>PASM CR4</th>
<th>PSW-Key</th>
<th>Trace</th>
</tr>
</thead>
<tbody>
<tr>
<td>BALR*</td>
<td>RR</td>
<td>Yes</td>
<td>Rz</td>
<td>GM</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Rz1</td>
</tr>
<tr>
<td>BAL*</td>
<td>RX</td>
<td>Yes</td>
<td>Yes</td>
<td>AM</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>BASR</td>
<td>RR</td>
<td>Yes</td>
<td>Yes</td>
<td>Rz1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Rz1</td>
</tr>
<tr>
<td>BAS</td>
<td>RX</td>
<td>Yes</td>
<td>Yes</td>
<td>AM</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>BASSM</td>
<td>RR</td>
<td>Yes</td>
<td>Yes</td>
<td>Rz1</td>
<td>Yes</td>
<td>Rz1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Rz1</td>
</tr>
<tr>
<td>BSM</td>
<td>RR</td>
<td>Rz1</td>
<td>Rz1</td>
<td>Rz1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>MC#1</td>
<td>SI</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>-</td>
<td>&quot;OR&quot; EKM</td>
<td>Yes</td>
</tr>
<tr>
<td>PC-cp</td>
<td>S</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>&quot;AND&quot; R</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>PC-ss</td>
<td>S</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>&quot;AND&quot; R</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>PT-cp</td>
<td>RRE</td>
<td>Rz</td>
<td>Rz</td>
<td>Rz</td>
<td>Rz1</td>
<td>-</td>
<td>-</td>
<td>&quot;AND&quot; R</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>PT-ss</td>
<td>RRE</td>
<td>Rz</td>
<td>Rz</td>
<td>Rz</td>
<td>Rz1</td>
<td>-</td>
<td>-</td>
<td>&quot;AND&quot; R</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>SVC#2</td>
<td>RR</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

### Explanation:

- **No**
  - In the 24-bit addressing mode, the instruction-length code, condition code, program mask, and 24-bit instruction address are saved, and the 24-bit instruction address is set; in the 31-bit addressing mode, the addressing mode and the 31-bit instruction address are saved, and the 31-bit instruction address is set.
  - **A change from the supervisor to the problem state is allowed; a privileged-operation exception is recognized when a change from the problem to the supervisor state is specified.**
  - **Monitor-mask bits provide a means of disallowing linkage, or enabling linkage, for selected classes of events.**
  - The action takes place only if the associated R field in the instruction is nonzero.

### Linkage-Instruction Summary

#### Programming Note

To give the reader a better understanding of the utility and intended usage of the linkage instructions, the following paragraphs in this note describe various program linkages and conventions and the use of the linkage instructions in these situations.

The linkage instructions are provided to permit System/370 programs to operate with no modification or only slight modification on systems operating in the 370-XA mode and also to provide additional function for those programs which are designed to take advantage of operation in the 370-XA mode. The instructions provide the capability for both old and new programs to coexist in storage and to communicate with each other. It is assumed that old, unmodified programs operate in the 24-bit addressing mode and call, or directly communicate with, other programs operating in the 24-bit addressing mode only. Modified programs normally operate in the 24-bit addressing mode but may call programs which operate in either the 24-bit or 31-bit addressing mode. New programs may be written to operate in either the 24-bit or 31-bit addressing mode, and in some cases a program may be written such that it can be invoked in either mode.

**SUPERVISOR CALL** is provided for compatibility purposes and also because it provides the simplest mechanism to call a program which operates in the supervisor state. It has the advantage over PROGRAM CALL that no general registers are disturbed, that only two bytes in storage are required in line, and that a complete change of PSW status is provided. The return from a routine called by SUPERVISOR CALL normally is accomplished by means of **LOAD PSW**, which is a privileged instruction.
PROGRAM CALL is provided for fast communication to a program operating in the supervisor state or higher-authority program state, or even to a program with the same authority. PROGRAM CALL permits a program to call a program operating in a different address space. This would normally be used in the situation where the authorization index associated with the called address space had a higher level of authority than that of the calling address space. The advantage of PROGRAM CALL over SUPERVISOR CALL is in speed, since first- and second-level interruption-handler programs are avoided. It also provides a possible $2^{20}$ different entry points. The authorization key mask in the entry-table entry permits a particular entry point to be available to a limited subset of the programs in the system. Thus, some or all of the authority checking which would otherwise have to be placed in the called program can be eliminated. For a routine called by PROGRAM CALL, the RETURN instruction for PROGRAM CALL may be used if the called routine is in the supervisor state.

PROGRAM TRANSFER is provided as the return instruction for PROGRAM CALL. It is also useful for calling or transferring to programs with the same authority in another address space. Although PROGRAM TRANSFER does not save the current PASN, the instruction EXTRACT PRIMARY ASN may be used to provide the PASN for return purposes.

BRANCH AND SAVE AND SET MODE (BASSM) is intended to be the principal calling instruction to subroutine exits in an assembler linkage editor control section (CSECT), for use by all new programs. BRANCH AND SET MODE (BASM) is intended to be the return instruction used after a BASSM. It is assumed that an extension to subroutine address control (VCON) will be established by the assembler and linkage editor which consists of a 31-bit entry-point address and a leftmost bit indicating whether the entry is in the 24-bit or 31-bit addressing mode. This extended VCON is shown here as "VCONE." This calling sequence would normally be:

```
L 15,VCONE
BASSM 14,15
```

The return from such a routine would normally be:

```
BSM 0,14
```

The BRANCH AND LINK (BAL, BALR) instruction is provided primarily for compatibility reasons. It is defined to operate in the 31-bit addressing mode to increase the probability that an old, straightforward program can be modified to operate in the 31-bit addressing mode with minimal or no change. It is recommended, however, that BRANCH AND SAVE (BAS and BASR) be used instead and that BRANCH AND LINK be avoided since it places nonzero information in the left part of the general register in the 24-bit addressing mode, which may lead to problems. Additionally, BRANCH AND LINK is likely to be slower than BRANCH AND SAVE because BRANCH AND SAVE always saves the right half of the PSW, whereas BRANCH AND LINK must take additional time to check the addressing mode, and then even more time, if in the 24-bit addressing mode, to construct the ILC, condition code, and program mask to be placed in the leftmost byte of the link register.

It is assumed that the normal return from a subroutine called by BRANCH AND LINK (BAL or BALR) will be:

```
BCR 15,14
```

However, the standard "return instruction"

```
BSM 0,14
```

operates correctly for all cases except for a calling BAL executed in the 24-bit addressing mode. In the 24-bit addressing mode, BAL causes an ILC of 10 to be placed in the leftmost two bits of the link register. Thus, a BSM would return in the 31-bit addressing mode. Note that an EXECUTE of BALR in the 24-bit addressing mode also causes the same ILC effect.

The BRANCH AND SAVE (BAS, BASR) instruction is provided to be used for subroutine linkage to any program either within the same CSECT or known to be in the same addressing mode. BAS with the R1 field 0 is also useful for obtaining addressability to the instruction stream by getting a 31-bit address, uncluttered by leftmost fields, in the 24-bit addressing mode. BRANCH AND SAVE (BAS, BASR) is the fastest linkage instruction since the linkage information is not addressing-mode sensitive and since the instruction does not change the addressing mode.

The return instruction from a routine called by BRANCH AND SAVE (BAS or BASR) may be either

```
BCR 15,14
```

or

```
BSM 0,14
```

In some cases, it may be desirable to rewrite a program that is called by an old program which has not been rewritten. In such a case, the old program, which operates in the 24-bit addressing mode, will be given the address of an intermediate program that
will set up the correct entry and return modes and then call the rewritten program. Such a program is sometimes referred to as a glue module. The instruction BRANCH AND SET MODE (BSM) with a nonzero R₁ field provides the function necessary to perform this operation efficiently. This is shown in the figure "Glue Module."

Note that the "BSM 14,15" in the glue module causes the addressing mode to be saved in bit 0 of general register 14 and that bits 1-31 of general register 14 are unchanged. Thus, when "BSM 0,14" is executed in the new program, control passes directly back to the old program without passing through the glue module again.

Old Program

```
L 15,OLDVCON
BALR 14,15
OLDVCON DC V(GLUE)
```

New Program

```
NEW USING *,15
L 15,NEWVCON
BSM 14,15
NEWVCON DC V(NEW)
```

Glue Module
INTERRUPTIONS

Interruptions permit the CPU to change state as a result of conditions external to the system, in subchannels or input/output (I/O) devices, in other CPUs, or in the CPU itself. Details are to be found in Chapter 6, "Interruptions."

Six classes of interruption conditions are provided: external, I/O, machine check, program, restart, and supervisor call. Each class has two related PSWs, called old and new, in permanently assigned real storage locations. In all classes, an interruption involves storing information identifying the cause of the interruption, storing the current PSW at the old-PSW location, and fetching the PSW at the new-PSW location, which becomes the current PSW.

The old PSW contains CPU-status information necessary for resumption of the interrupted program. At the conclusion of the program invoked by the interruption, the instruction LOAD PSW may be used to restore the current PSW to the value of the old PSW.

TYPES OF INSTRUCTION ENDING

Instruction execution ends in one of five ways: completion, nullification, suppression, termination, and partial completion.

Partial completion of instruction execution occurs only for interruptible instructions; it is described in the section "Interruptible Instructions" later in this chapter.

Completion

Completion of instruction execution provides results as called for in the definition of the instruction. When an interruption occurs after the completion of the execution of an instruction, the instruction address in the old PSW designates the next sequential instruction.

Suppression

Suppression of instruction execution causes the instruction to be executed as if it specified "no operation." The contents of any result fields, including the condition code, are not changed. The instruction address in the old PSW on an interruption after suppression designates the next sequential instruction.

Nullification

Nullification of instruction execution has the same effect as suppression, except that when an interruption occurs after the execution of an instruction has been nullified, the instruction address in the old PSW designates the instruction whose execution was nullified (or an EXECUTE instruction, as appropriate) instead of the next sequential instruction.

Termination

Termination of instruction execution causes the contents of any fields due to be changed by the instruction to be unpredictable. The operation may replace all, part, or none of the contents of the designated result fields and may change the condition code if such change is called for by the instruction. Unless the interruption is caused by a machine-check condition, the validity of the instruction address in the PSW, the interruption code, and the ILC are not affected, and the state or the operation of the machine is not affected in any other way. The instruction address in the old PSW on an interruption after termination designates the next sequential instruction.

Programming Note

Although the execution of an instruction is treated as a no-operation when suppression or nullification occurs, stores may be performed as the result of the implicit tracing action associated with some instructions. See the section "Tracing" in Chapter 4, "Control."

INTERRUPTIBLE INSTRUCTIONS

Point of Interruption

For most instructions, the entire execution of an instruction is one operation. An interruption is permitted between operations; that is, an interruption can occur after the performance of one operation and before the start of a subsequent operation.

For the following instructions, referred to as interruptible instructions, an
The execution of an interruptible instruction is considered to consist in the execution of a number of units of operation, and an interruption is permitted between units of operation. The amount of data processed in a unit of operation depends on the particular instruction and may depend on the model and on the particular condition that causes the execution of the instruction to be interrupted.

Whenever points of interruption that include those occurring within the execution of an interruptible instruction are discussed, the term "unit of operation" is used. For a noninterruptible instruction, the entire execution consists, in effect, in the execution of one unit of operation.

When an instruction consists of a number of units of operation and an interruption occurs after some, but not all, units of operation have been completed, the instruction is said to be partially completed. In this case, the type of ending (completion, inhibition, nullification, suppression) is associated with the unit of operation. In the case of termination, the entire instruction is terminated, not just the unit of operation.

**Execution of Interruptible Instructions**

The execution of an interruptible instruction is completed when all units of operation associated with that instruction are completed. When an interruption occurs after completion, inhibition, nullification, or suppression of a unit of operation, all preceding units of operation have been completed, and subsequent units of operation and instructions have not been started. The main difference between these types of ending is the handling of the current unit of operation and whether the instruction address stored in the old PSW identifies the current instruction or the next instruction.

At the time of an interruption, changes to register contents, which are due to be made by an interruptible vector instruction beyond the point of interruption, have not yet been made. Changes to storage locations, however, which are due to be made by an interruptible vector instruction beyond the point of interruption, may have occurred for one or more storage locations other than the location containing the element identified by the interruption parameters, but not for any location beyond the last element specified by the instruction and not for any locations for which exceptions exist. Changes to storage locations or register contents which are due to be made by instructions following the interrupted instruction have not yet been made at the time of interruption.

**Completion:** On completion of the last unit of operation of an interruptible instruction, the instruction address in the old PSW designates the next sequential instruction. The result location for the current unit of operation has been updated. It depends on the particular instruction how the operand parameters are adjusted. On completion of a unit of operation other than the last one, the instruction address in the old PSW designates the interrupted instruction or an EXECUTE instruction, as appropriate. The result location for the current unit of operation has been updated. The operand parameters are adjusted such that the execution of the interrupted instruction is resumed from the point of interruption when the old PSW stored during the interruption is made the current PSW.

**Inhibition:** When a unit of operation is inhibited, the instruction address in the old PSW designates the interrupted instruction or an EXECUTE instruction, as appropriate. The result location for the current unit of operation is not changed. The operand parameters are adjusted such that, if the instruction is reexecuted, execution of the interrupted instruction is resumed with the next unit of operation. Inhibition occurs only during interruptible vector instructions and is described in more detail in the publication IBM System/370 Vector Operations, SA22-7125.

**Nullification:** When a unit of operation is nullified, the instruction address in the old PSW designates the interrupted instruction or an EXECUTE instruction, as appropriate. The result location for the current unit of operation remains unchanged. The operand parameters are adjusted such that, if the instruction is reexecuted, execution of the interrupted instruction is resumed with the current unit of operation.

**Suppression:** When a unit of operation is suppressed, the instruction address in the old PSW designates the next sequential instruction. The operand parameters, however, are adjusted so as to indicate the extent to which instruction execution has been completed. If the instruction is reexecuted after the
conditions causing the suppression have been removed, the execution is resumed with the current unit of operation.

Termination: When an exception which causes termination occurs as part of a unit of operation of an interruptible instruction, the entire operation is terminated, and the contents, in general, of any fields due to be changed by the instruction are unpredictable. On such an interruption, the instruction address in the old PSW designates the next sequential instruction.

The differences among the five types of ending for a unit of operation are summarized in the figure "Types of Ending for a Unit of Operation."

<table>
<thead>
<tr>
<th>Unit of Operation Is</th>
<th>Instruction Address</th>
<th>Operand Parameters</th>
<th>Current Result Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>Completed Last unit of operation</td>
<td>Next instruction</td>
<td>Depends on the instruction</td>
<td>Changed</td>
</tr>
<tr>
<td>Any other unit of operation</td>
<td>Current instruction</td>
<td>Next unit of operation</td>
<td>Changed</td>
</tr>
<tr>
<td>Inhibited</td>
<td>Current instruction</td>
<td>Next unit of operation</td>
<td>Unchanged</td>
</tr>
<tr>
<td>Nullified</td>
<td>Current instruction</td>
<td>Current unit of operation</td>
<td>Unchanged</td>
</tr>
<tr>
<td>Suppressed</td>
<td>Next instruction</td>
<td>Current unit of operation</td>
<td>Unchanged</td>
</tr>
<tr>
<td>Terminated</td>
<td>Next instruction</td>
<td>Unpredictable</td>
<td>Unpredictable</td>
</tr>
</tbody>
</table>

Types of Ending for a Unit of Operation
Programming Notes

1. Any interruption, other than supervisor call and some program interruptions, can occur after a partial execution of an interruptible instruction. In particular, interruptions for external, I/O, machine-check, restart, and program interruptions for access exceptions and PER events can occur between units of operation.

2. The amount of data processed in a unit of operation of an interruptible instruction depends on the model and may depend on the type of condition which causes the execution of the instruction to be interrupted or stopped. Thus, when an interruption occurs at the end of the current unit of operation, the length of the unit of operation may be different for different types of interruptions. Also, when the stop function is requested during the execution of an interruptible instruction, the CPU enters the stopped state at the completion of the execution of the current unit of operation. Similarly, in the instruction-step mode, only a single unit of operation is performed, but the unit of operation for the various cases of stopping may be different.

Exceptions to Nullification and Suppression

In certain unusual situations, the result fields of an instruction having a store-type operand are changed in spite of the occurrence of an exception which would normally result in nullification or suppression. These situations are exceptions to the general rule that an exception requiring nullification or suppression is recognized. Each of these situations may result in the turning on of the change bit associated with the store-type operand, even though the final result in storage may appear unchanged. Depending on the particular situation, additional effects may be observable. The extent of these effects is described along with each of the situations.

All of these situations are limited to the extent that a store access does not occur and the change bit is not set when the store access is prohibited. For the CPU, a store access is prohibited whenever an access exception exists for that access, or whenever an exception exists which is of higher priority than the priority of an access exception for that access.

When, in these situations, an interruption for an exception requiring suppression occurs, the instruction address in the old PSW designates the next sequential instruction. When an interruption for an exceptions requiring nullification occurs, the instruction address in the old PSW designates the instruction causing the exception even though partial results may have been stored.

Storage Change and Restoration for DAT-Associated Access Exceptions

In this section, the term "DAT-associated access exceptions" is used to refer to those exceptions which may occur as part of the dynamic-address-translation process. These exceptions are page translation, segment translation, translation specification, and addressing due to a DAT-table entry being designated at a location that is not available in the configuration. The first two of these exceptions normally cause nullification, and the last two normally cause suppression. Protection exceptions, including those due to page protection, are not considered to be DAT-associated access exceptions.

For DAT-associated access exceptions, on some models, channel programs may observe the effects on storage as described in the following case.

When, for an instruction having a store-type operand, a DAT-associated access exception is recognized for any operand of the instruction, that portion, if any, of the store-type operand which would not cause an exception may be changed to an intermediate value but is then restored to the original value.

The accesses associated with storage change and restoration for DAT-associated access exceptions are only observable by channel programs and are not observable by other CPUs in a multiprocessing configuration. Except for instructions which are defined to have multiple-access operands, the intermediate value, if any, is always equal to what would have been the final value if the DAT-associated access exception had not occurred.

Programming Notes

1. Storage change and restoration for DAT-associated access exceptions occur in two main situations:
a. The exception is recognized for a portion of a store-type operand which crosses a page boundary, and the other portion has no access exception.

b. The exception is recognized for one operand of an instruction having two storage operands (for example, an 55-format instruction or MOVE LONG), and the other operand, which is a store-type operand, has no access exception.

2. To avoid letting a channel program observe intermediate operand values due to storage change and restoration for OAT-associated access exceptions (especially when a CCW chain is modified), the CPU program should do one of the following:

- Operate on one storage page at a time
- Perform preliminary testing to ensure that no exceptions occur for any of the required pages
- Operate with OAT off

Modification of DAT-Table Entries

When a valid and attached DAT-table entry is changed to a value which would cause an exception, and when, before the TLB is cleared of entries which qualify for substitution for that entry, an attempt is made to refer to storage by using a virtual address requiring that entry for translation, the contents of any fields due to be changed by the instruction are unpredictable. Results, if any, associated with the virtual address whose DAT-table entry was changed may be placed in those real locations originally associated with the address. Furthermore, it is unpredictable whether or not an interruption occurs for an access exception that was not initially applicable. On some machines, this situation may be reported by means of an instruction-processing-damage machine check with the delayed-access-exception bit also indicated.

Trial Execution for Editing Instructions and TRANSLATE

For the instructions EDIT, EDIT AND MARK, and TRANSLATE, the portions of the operands that are actually used in the operation may be established in a trial execution for operand accessibility that is performed before the execution of the instruction is started. This trial execution consists in an execution of the instruction in which results are not stored. If the first operand of TRANSLATE or either operand of EDIT or EDIT AND MARK is changed by another CPU or by a channel program, after the initial trial execution but before completion of execution, the contents of any fields due to be changed by the instruction are unpredictable. Furthermore, it is unpredictable whether or not an interruption occurs for an access exception that was not initially applicable.

Interlocked Update for Nullification and Suppression

When an exception which is defined to cause suppression or nullification is recognized for an instruction with a store-type operand, an interlocked-update reference which does not change the contents of the location may occur for that portion, if any, of the store-type operand for which an access exception exists. The interlocked-update reference can occur only if the priority of the exception is equal to or lower than the priority of an access exception for the store-type operand.

When the exception is a specification exception for a store-type operand which requires alignment on integral boundaries, the interlocked-update reference which may occur is limited to the single byte at the location designated by the operand address.

Programming Note

The update appears to be an interlocked-update reference as observed by other CPUs. It is not interlocked as observed by channel programs. Examples of when an interlocked-update reference may occur to the destination-operand location in storage are:

- Specification exception for an odd register number for COMPARE DOUBLE AND SWAP
- Data exception for an invalid decimal sign for ADD DECIMAL
- Decimal-divide exception for DIVIDE DECIMAL

Authorization Mechanisms

The authorization mechanisms which are described in this section permit the control program to establish the degree of function which is provided to a particular semiprivileged program. (A...
summary of the authorization mechanisms is given in the figure "Summary of Authorization Mechanisms." The authorization mechanisms are intended for use by programs considered to be semiprivileged, that is, programs which are executed in the problem state but which may be authorized to use additional capabilities. With these authorization controls, a hierarchy of programs may be established, with programs at a higher level having a greater degree of privilege or authority than programs at a lower level. The range of functions available at each level, and the ability to transfer control from a lower to a higher level, are specified in tables which are managed by the control program.

The 13 instructions which are controlled by the authorization mechanisms are called semiprivileged instructions and are described in Chapter 10, "Control Instructions." The 13 semiprivileged instructions, along with the privileged instruction LOAD ADDRESS SPACE PARAMETERS, are listed in the next figure, "Summary of Authorization Mechanisms."

Programming Note

The authorization mechanisms are defined such that if zeros are placed in the associated control-register positions, a problem program attempting to use the semiprivileged instructions causes a privileged-operation or special-operation exception to be recognized.

Mode Requirements

Most of the semiprivileged instructions can be executed only with DAT on. PROGRAM CALL and PROGRAM TRANSFER are valid only in the primary-space mode. When a semiprivileged instruction is executed in an invalid translation mode, a special-operation exception is recognized.

PROGRAM TRANSFER specifies a new value for the problem-state bit in the PSW. If a program in the problem state attempts to execute PROGRAM TRANSFER and set the supervisor state, a privileged-operation exception is recognized.

Extraction-Authority Control

The extraction-authority-control bit is located in bit position 4 of control register 0. In the problem state, bit 4 must be one to allow completion of these instructions:

EXTRACT PRIMARY ASN
EXTRACT SECONDARY ASN
INSERT ADDRESS SPACE CONTROL
INSERT PSW KEY
INSERT VIRTUAL STORAGE KEY

Otherwise, a privileged-operation exception is recognized. The extraction-authority-control bit is not examined in the supervisor state.

PSW-Key Mask

The PSW-key mask consists of bits 0-15 in control register 3. These bits are used in the problem state to control which keys and entry points are authorized for the program. The PSW-key mask is modified by PROGRAM CALL and PROGRAM TRANSFER and is loaded by LOAD ADDRESS SPACE PARAMETERS. The PSW-key mask is used in the problem state to control the following:

- The PSW-key values that can be set by means of the instruction SET PSW KEY FROM ADDRESS.
- The PSW-key values that are valid for the three move instructions that specify a second access key: MOVE TO PRIMARY, MOVE TO SECONDARY, and MOVE WITH KEY.
- The entry points which can be called by means of PROGRAM CALL. In this case, the PSW-key mask is ANDed with the authorization key mask in the entry-table entry, and, if the result is zero, the program is not authorized.

When an instruction in the problem state attempts to use a key not authorized by the PSW-key mask, a privileged-operation exception is recognized. The same action is taken when an instruction in the problem state attempts to call an entry not authorized by the PSW-key mask. The PSW-key mask is not examined in the supervisor state, all keys and entry points being valid.

Secondary-Space Control

Bit 5 of control register 0 is the secondary-space-control bit. This bit provides a mechanism whereby the control program can indicate whether or not the secondary segment table has been established. Bit 5 must be one to allow completion of these instructions:

MOVE to PRIMARY
MOVE TO SECONDARY
SET ADDRESS SPACE CONTROL
Otherwise, a special-operation exception is recognized. The secondary-space-control bit is examined in both the problem and supervisor states.

Subsystem-Linkage Control

Bit 0 of control register 5 is the subsystem-linkage-control bit. Bit 0 must be one to allow completion of these instructions:

PROGRAM CALL
PROGRAM TRANSFER

Otherwise, a special-operation exception is recognized. The subsystem-linkage-control bit is examined in both the problem and supervisor states, and controls both the space-switching and current-primary versions of the instructions.

ASN-Translation Control

Bit 12 of control register 14 is the ASN-translation-control bit. This bit provides a mechanism whereby the control program can indicate whether ASN translation may occur while a particular program is being executed. Bit 12 must be one to allow completion of these instructions:

LOAD ADDRESS SPACE PARAMETERS
SET SECONDARY ASN
PROGRAM CALL with space switching
PROGRAM TRANSFER with space switching

Otherwise, a special-operation exception is recognized. The ASN-translation-control bit is examined in both the problem and supervisor states.

Authorization Index

The authorization index is contained in bits 0-15 of control register 4. The authorization index is associated with the primary address space and is loaded along with the PASN when PROGRAM CALL with space switching, PROGRAM TRANSFER with space switching, or LOAD ADDRESS SPACE PARAMETERS is executed. The authorization index is used to determine whether a program is authorized to establish a particular address space. A program may be authorized to establish the address space as a secondary-address space, as a primary-address space, or both. The authorization index is examined in both the problem and supervisor states.

Associated with each address space is an authority table. The authorization index is used to select an entry in the authority table. Each entry contains two bits, which indicate whether the program with that authorization index is permitted to establish the address space as a primary address space, as a secondary address space, or both.

The instruction SET SECONDARY ASN with space switching uses the authorization index to test the secondary-authority bit in the authority-table entry to determine if the address space can be established as a secondary address space. The tested bit must be one; otherwise, a secondary-authority exception is recognized.

The instruction PROGRAM TRANSFER with space switching uses the authorization index to test the primary authority bit in the authority-table entry to determine if the address space can be established as a primary address space. The tested bit must be one; otherwise, a primary-authority exception is recognized.

The instruction PROGRAM CALL with space switching causes a new authorization index to be loaded from the ASN-secondary table entry. This permits the program which is called to be given an authorization index which authorizes it to access more address spaces than those authorized for the calling program.
<table>
<thead>
<tr>
<th>Mode Requirement</th>
<th>Authorization Mechanism</th>
</tr>
</thead>
<tbody>
<tr>
<td>Priv Op</td>
<td>Trans Mode</td>
</tr>
<tr>
<td>Priv Op</td>
<td>Trans Mode</td>
</tr>
<tr>
<td>EPAR</td>
<td>S0-PS</td>
</tr>
<tr>
<td>ESAR</td>
<td>S0-PS</td>
</tr>
<tr>
<td>IAC</td>
<td>S0-PS</td>
</tr>
<tr>
<td>IPK</td>
<td>S0-PS</td>
</tr>
<tr>
<td>IWSX</td>
<td></td>
</tr>
<tr>
<td>LASP</td>
<td></td>
</tr>
<tr>
<td>MVCP</td>
<td>S0-PS</td>
</tr>
<tr>
<td>MVCS</td>
<td>S0-PS</td>
</tr>
<tr>
<td>MVCK</td>
<td></td>
</tr>
<tr>
<td>PC-cp</td>
<td>S0-P</td>
</tr>
<tr>
<td>PC-ss</td>
<td>S0-P</td>
</tr>
<tr>
<td>PT-cp</td>
<td>Q²</td>
</tr>
<tr>
<td>PT-ss</td>
<td>Q²</td>
</tr>
<tr>
<td>SAC</td>
<td>S0-PS</td>
</tr>
<tr>
<td>SPKA</td>
<td>S0-PS</td>
</tr>
<tr>
<td>SSAR-cp</td>
<td>S0-PS</td>
</tr>
<tr>
<td>SSAR-ss</td>
<td>S0-PS</td>
</tr>
</tbody>
</table>

**Explanation:**

1. The PSW-key mask is ANDed with the authorization key mask in the entry-table entry.
2. The exception is recognized on an attempt to set the supervisor state when in the problem state.

CC Space-switch-event-control bit and authorization index tests cause a condition code to be set.

CRx.y Control register x, bit position y.
P Privileged-operation exception for privileged instruction.
PA Authority checked in the problem state and the supervisor state; violation causes a primary-authority exception.
Q Privileged-operation exception for semiprivate instruction. Authority checked only in the problem state.
SA Authority checked in the problem state and the supervisor state; violation causes a secondary-authority exception.
SO Authority checked in the problem state and the supervisor state; violation causes a special-operation exception.
SO-P CPU must be in the primary-space mode; if the CPU is in the secondary-space mode or in the real mode, a special-operation exception is recognized in the problem state and the supervisor state.
SO-PS CPU must be in the primary-space mode or the secondary-space mode; if the CPU is in the real mode, a special-operation exception is recognized in the problem state and the supervisor state.
X When bit 0 of control register 1 is one, a space-switch event is recognized. The operation is completed. The event is recognized in the problem state and the supervisor state.

**Summary of Authorization Mechanisms**

**PC-NUMBER TRANSLATION**

PC-number translation is the process of translating the 20-bit PC number to locate an entry-table entry as part of the execution of the PROGRAM CALL instruction. To perform this translation, the 20-bit PC number is divided into two fields. Bits 12-23 are the linkage index (LX), and bits 24-31 are the entry index (EX). The effective address, from which the PC-number is taken, has the following format:

<table>
<thead>
<tr>
<th>LX</th>
<th>EX</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>12</td>
</tr>
</tbody>
</table>

The translation is performed by means of two tables: a linkage table and an
entry table. Both of these tables reside in real storage. The linkage-table designation resides in control register 5. The entry table is designated by means of a linkage-table entry.

**PC-NUMBER TRANSLATION CONTROL**

PC-number translation is controlled by means of the linkage-table designation in control register 5. The register has the following format:

<table>
<thead>
<tr>
<th>V</th>
<th>Linkage-Table Origin</th>
<th>LTL</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1</td>
<td></td>
<td>25 31</td>
</tr>
</tbody>
</table>

**Subsystem-Linkage Control (V):** Bit 0 of control register 5 is the subsystem-linkage-control bit. Bit 0 must be one to allow completion of these instructions:

- PROGRAM CALL
- PROGRAM TRANSFER

Otherwise, a special-operation exception is recognized. The system-linkage-control bit is examined in the problem state and the supervisor state and controls both the space-switching and current-primary versions of the instructions.

**Linkage-Table Origin:** Bits 1-24 of control register 5, with seven zeros appended on the right, form a 31-bit real address that designates the beginning of the linkage table.

**Linkage-Table Length (LTL):** Bits 25-31 of control register 5 specify the length of the linkage table in units of 128 bytes, thus making the length of the linkage table variable in multiples of 32 four-byte entries. The length of the linkage table, in units of 128 bytes, is one more than the value in bit positions 25-31. The linkage-table length is compared against the leftmost seven bits of the linkage-index portion of the PC number to determine whether the linkage index designates an entry within the linkage table.

**PC-NUMBER TRANSLATION TABLES**

The PC-number translation process consists in a two-level lookup using two tables: a linkage table and an entry table. These tables reside in real storage.

**Linkage-Table Entries**

The entry fetched from the linkage table has the following format:

<table>
<thead>
<tr>
<th>I</th>
<th>Entry-Table Origin</th>
<th>ETL</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1</td>
<td></td>
<td>26 31</td>
</tr>
</tbody>
</table>

The fields in the linkage-table entry are allocated as follows:

- **LX Invalid Bit (I):** Bit 0 controls whether the entry table associated with the linkage-table entry is available.

- **Entry-Table Origin:** Bits 1-25, with six zeros appended on the right, form a 31-bit real address that designates the beginning of the entry table.

- **Entry-Table Length (ETL):** Bits 26-31 specify the length of the entry table in units of 64 bytes, thus making the entry table variable in multiples of four 16-byte entries. The length of the entry table, in units of 64 bytes, is one more than the value in bit positions 26-31. The entry-table length is compared against the leftmost six bits of the entry index to determine whether the entry index designates an entry within the entry table.

**Entry-Table Entries**

The entry fetched from the entry table is 16 bytes in length and has the following format:

<table>
<thead>
<tr>
<th>Auth Key Mask</th>
<th>ASN</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>16 31</td>
</tr>
</tbody>
</table>

**Entry Instruction Address**

<table>
<thead>
<tr>
<th>Entry Instruction Address</th>
<th>P</th>
</tr>
</thead>
<tbody>
<tr>
<td>32</td>
<td>63</td>
</tr>
</tbody>
</table>

**Entry Key Mask**

<table>
<thead>
<tr>
<th>Entry Key Mask</th>
<th>96 112 127</th>
</tr>
</thead>
</table>

The fields in the entry-table entry are allocated as follows:

Chapter 5. Program Execution 5-19
Authorization Key Mask: Bits 0-15 are used to verify whether the program issuing the PROGRAM CALL instruction, when in the problem state, is authorized to call this entry point. The authorization key mask and the current PSW-key mask in control register 3 are ANDed, and the result is checked for all zeros. If the result is all zeros, a privileged-operation exception is recognized. The test is not performed in the supervisor state.

ASN: Bits 16-31 specify whether a PC-ss or PC-cp is to occur. When bits 16-31 are zeros, a PC-cp specifies. When bits 16-31 are not all zeros, a PC-ss is specified, and the bits contain the ASN that replaces the primary ASN.

Entry Addressing Mode (A): Bit 32 replaces the addressing-mode bit, bit 32 of the current PSW, as part of the PROGRAM CALL operation. When bit 32 is zero, bits 33-39 must also be zero; otherwise, a PC-translation-specification exception is recognized.

Entry Instruction Address: Bits 33-62, with a zero appended on the right, form the instruction address which replaces the instruction address in the PSW as part of the PROGRAM CALL operation.

Entry Problem State (P): Bit 63 replaces the problem-state bit, bit 15 of the current PSW, as part of the PROGRAM CALL operation.

Entry Parameter: Bits 64-95 are placed in general register 4.

Entry Key Mask: Bits 96-111 are ORed into the PSW key mask in control register 3 as part of the PROGRAM CALL operation.

Programming Note

The entry parameter is intended to provide the called program with an address which can be depended upon and used as the basis of addressability in locating necessary information which may be environment-dependent. The parameter may be appropriately changed for each environment by setting up different entry tables. The alternative — obtaining this information from the calling program — may require extensive validity checking or may present an integrity exposure.

PC-NUMBER-TRANSLATION PROCESS

The translation of the PC number is performed by means of a linkage table and entry table both of which reside in real storage.

For the purposes of PC-number translation, the 20-bit PC number is divided into two parts: the leftmost 12 bits are called the linkage index (LX), and the rightmost eight bits are called the entry index (EX). The LX is used to select an entry from the linkage table, the starting address and length of which are specified by the contents of the linkage-table designation in control register 5. This entry designates the entry table to be used. The EX field of the PC number is then used to select an entry from the entry table.

When, for the purposes of PC-number translation, accesses are made to main storage to fetch entries from the linkage table and entry table, key-controlled protection does not apply.

The PC-number-translation process is shown in the figure "PC-Number Translation."
Linkage-Table Lookup

The linkage-index (LX) portion of the PC number, in conjunction with the linkage-table origin, is used to select an entry from the linkage table.

The 31-bit real address of the linkage-table entry is obtained by appending seven zeros on the right to the contents of bit positions 1-24 of control register 5 and adding the linkage index, with two rightmost and 17 leftmost zeros appended. A carry, if any, into bit position 0 is ignored. All 31 bits of the address are used, regardless of whether the current PSW specifies the 24-bit or 31-bit addressing mode.

As part of the linkage-table-lookup process, the leftmost seven bits of the linkage-index are compared against the linkage-table length, bits 25-31 of control register 5, to establish whether the addressed entry is within the linkage table. If the value in the linkage-table-length field is less than the value in the seven leftmost bits of the linkage index, an LX-translation exception is recognized.

All four bytes of the linkage-table entry appear to be fetched concurrently as observed by other CPUs. The fetch access is not subject to protection. When the storage address which is generated for fetching the linkage-table entry designates a location which is not available in the configuration, an addressing exception is recognized, and the operation is suppressed.

Bit 0 of the linkage-table entry specifies whether the entry table corresponding to the linkage index is available. This bit is inspected, and, if it is one, an LX-translation exception is recognized.

When no exceptions are recognized in the process of linkage-table lookup, the entry fetched from the linkage table designates the origin and length of the corresponding entry table.
Entry-Table Lookup

The entry-index (EX) portion of the PC number, in conjunction with the entry-table origin contained in the linkage-table entry, is used to select an entry from the entry table.

The 31-bit real address of the entry-table entry is obtained by appending six zeros on the right to the entry-table origin and adding the entry index, with four rightmost and 19 leftmost zeros appended. A carry, if any, into bit position 0 is ignored. All 31 bits of the address are used, regardless of whether the current PSW specifies the 24-bit or 31-bit addressing mode.

As part of the entry-table-lookup process, the six leftmost bits of the entry index are compared against the entry-table length, bits 26-31 of the linkage-table entry, to establish whether the addressed entry is within the table. If the value in the entry-table length field is less than the value in the six leftmost bits of the entry index, an EX-translation exception is recognized.

The 16-byte entry-table entry is fetched by using the real address. The entry appears to be fetched word-concurrent as observed by other CPUs, with the leftmost word fetched first. The order in which the remaining three words are fetched is unpredictable. The fetch access is not subject to protection. When the storage address which is generated for fetching the entry-table entry designates a location which is not available in the configuration, an addressing exception is recognized. and the operation is suppressed.

The use that is made of the information fetched from the entry-table entry is described in the definition of the PROGRAM CALL instruction.

Recognition of Exceptions during PC-Number Translation

The exceptions which can be encountered during the PC-number-translation process and their priority are described in the definition of the PROGRAM CALL instruction.

Sequence of Storage References

The following sections describe the effects of overlapped operation and of piecemeal execution of a CPU program as that execution is observed in storage. Except for the section "Interlocks for Virtual-Storage References," the effects described in these sections are observable only when two or more CPUs or channel programs are in simultaneous execution and access common storage locations. Thus, in most cases, the program must take into account the effects which are described in these sections only for those cases in which the program interacts with a CPU or a channel program.

Conceptual Sequence

Conceptually, the CPU processes instructions one at a time, with the execution of one instruction preceding the execution of the following instruction. The execution of the instruction designated by a successful branch follows the execution of the branch. Similarly, an interruption takes place between instructions or, for interruptible instructions, between units of operation of such instructions.

The sequence of events implied by the processing just described is sometimes called the conceptual sequence.

Overlapped Operation of Instruction Execution

Each operation of instruction execution appears to the program itself to be performed sequentially, with the current instruction being fetched after the preceding operation is completed and before the execution of the current operation is begun. This appearance is maintained even though the storage-implementation characteristics and overlap of instruction execution with storage accessing may cause actual processing to be different. The results generated are those that would have been obtained had the operations been performed in the conceptual sequence. Thus, it is possible for an instruction to modify the next succeeding instruction in storage. However, in certain situations involving dynamic address translation where different virtual addresses map to the same real address, the copies of prefetched instructions are not necessarily changed. Also, when a vector-facility instruction is executed that causes storing into a location from which subsequent instructions have been prefetched, the copies of the prefetched instructions are not necessarily changed.

In simple models in which operations are not overlapped, the conceptual and actual sequences are essentially the same. However, in more complex machines, overlapped operation, buffering of operands
and results, and execution times which are comparable to the propagation delays between units can cause the actual sequence to differ considerably from the conceptual sequence. In these machines, special circuitry is employed to detect dependencies between operations and ensure that the results obtained, as observed by the CPU which generates them, are those that would have been obtained if the operations had been performed in the conceptual sequence. However, other CPUs and channel programs may, unless otherwise constrained, observe a sequence that differs from the conceptual sequence.

Division Instruction Execution

It can normally be assumed that the execution of each instruction occurs as an indivisible event. However, in actual operation, the execution of an instruction consists in a series of discrete steps. Depending on the instruction, operands may be fetched and stored in a piecemeal fashion, and some delay may occur between fetching operands and storing results. As a consequence, intermediate or partially completed results may be observable by other CPUs and by channel programs.

When a program interacts with the operation on another CPU, or with a channel program, the program may have to take into consideration that a single operation may consist in a series of storage references, that a storage reference may in turn consist in a series of accesses, and that the conceptual and observed sequences of these accesses may differ.

Storage references associated with instruction execution are of the following types: instruction fetches, DTR-table fetches, and storage-operation references. For the purpose of describing the sequence of storage references, accesses to storage in order to perform ASH translation, PC-number translation, and tracing are considered to be storage-operation references.

Programming Note

The sequence of execution of a CPU may differ from the simple conceptual definition in the following ways:

- As observed by other CPUs and by channel programs, the execution of an instruction may appear to be performed as a sequence of piecemeal steps. This is described for each type of storage reference in the following sections.
- As observed by other CPUs and by channel programs, the storage-operand accesses associated with one instruction are not necessarily performed in the conceptual sequence. (See the section "Relation between Operand Accesses" in this chapter.)
- As observed by channel programs, in certain unusual situations, the contents of storage may appear to change and then be restored to the original value. (See the section "Storage Change and Restoration for DAT-Associated Access Exceptions" in this chapter.)

Interlocks for Virtual-Storage References

As described in the previous section, CPU operation appears to be performed sequentially as observed by the CPU itself; the results stored by one instruction appear to be completed before the next instruction is fetched. This appearance is maintained in overlapped machines by means of special circuitry to detect accesses to a common location by comparing effective addresses.

For purposes of this definition, the term "effective address" is used to denote the address before translation, if any, regardless of whether the address is virtual, real, or absolute. If two effective addresses have the same value, the effective addresses are said to be the same even though one may be real or in a different address space.

When all accesses to a main-storage location are made by using the same effective address, then the above rule appears to be strictly maintained, as observed by the CPU itself. When different effective addresses are used to access the common location, the above rule does not hold in two cases:

1. For some instructions, the definition specifies the results which must be obtained for overlapping operands. This definition is specified in terms of the sequence of the storage accesses; that is, the results of some or all of the stores of one operand must be placed in storage before some parts or all parts of the other operand are fetched. When the store and
the fetch are performed by means of different effective addresses, then the operand may appear to be fetched before the store.

2. When an instruction changes the contents of a main-storage location from which a conceptually subsequent instruction is to be executed, either directly or by means of EXECUTE, and when different effective addresses are used to designate that location for storing the result and fetching the instruction, the instruction may appear to be fetched before the store occurs. This does not occur if an intervening operation causes the prefetched instructions to be discarded. A definition of when prefetched instructions must be discarded is included in the section "Instruction Fetching" in this chapter.

Any change to the storage key appears to be completed before the conceptually following reference to the associated storage block is made, regardless of whether the reference to the storage location is made by a virtual, real, or absolute address. Analogously, any conceptually prior references to the storage block appear to be completed when the key for that block is changed or inspected.

**Programming Note**

A single main-storage location can be accessed by more than one address in several ways:

1. The DAT tables may be set up such that multiple addresses in a single address space, or virtual addresses in different address spaces, map to a single real address.

2. The translation of logical, instruction, and virtual addresses may be changed by loading the DAT parameters in the control registers, by changing the address-space-control bit in the PSW, or, for logical and instruction addresses, by turning DAT on or off.

3. Certain instructions use real addresses, and the instructions MOVE TO PRIMARY and MOVE TO SECONDARY access two address spaces.

4. Accesses to storage for the purpose of storing and fetching information for interruptions is performed by means of real addresses, and, for the store-status function, by means of absolute addresses, whereas accesses by the program may be by means of virtual addresses.

5. The real-to-absolute mapping may be changed by means of the SET PREFIX instruction or a reset.

6. A main-storage location may be accessed by the channel subsystem by means of an absolute address and by the CPU by means of a real or a virtual address.

7. A main-storage location may be accessed by another CPU by means of one type of address and by this CPU by means of a different type of address.

The primary purpose of this section is to describe the effects caused in case 1 above.

For case 2, no effect is observable because prefetched instructions are discarded when the translation parameters are changed and the delay of stores by a CPU is not observable by the CPU itself.

For case 3, for those instructions which fetch by using real addresses (for example, LOAD REAL ADDRESS), no effect is observable because only operand accesses between instructions are involved. All instructions that store by using a real address or that store into another address space cause prefetched instructions to be discarded, and no effect is observable.

Cases 4 and 5 are situations which are defined to cause serialization, with the result that prefetched instructions are discarded. In these cases, no effect is observable.

The handling of cases 6 and 7 involves accesses as observed by other CPUs and by channel programs and is covered in the following sections in this chapter.

**INSTRUCTION FETCHING**

Instruction fetching consists in fetching the one, two, or three halfwords designated by the instruction address in the current PSW. The immediate field of an instruction is accessed as part of an instruction fetch. If, however, an instruction designates a storage operand at the location occupied by the instruction itself, the location is accessed both as an instruction and as a storage operand. The fetch of the target instruction of EXECUTE is considered to be an instruction fetch.

The bytes of an instruction may be fetched piecemeal and are not necessarily accessed in a left-to-right direc-
tion. The instruction may be fetched multiple times for a single execution; for example, it may be fetched for testing the addressability of operands or for inspection of PER events, and it may be refetched for actual execution.

Instructions are not necessarily fetched in the sequence in which they are conceptually executed and are not necessarily fetched each time they are executed. In particular, the fetching of an instruction may precede the storage-operand references for an instruction that is conceptually earlier. The instruction fetch occurs prior to all storage-operand references for all instructions that are conceptually later.

An instruction may be prefetched by using a virtual address only when the associated DAT table entries are attached and valid or when entries which qualify for substitution for the table entries exist in the TLB. An instruction that has been prefetched may be interpreted for execution only for the same virtual address for which the instruction was prefetched.

No limit is established on the number of instructions which may be prefetched, and multiple copies of the contents of a single storage location may be fetched. As a result, the instruction executed is not necessarily the most recently fetched copy. Storing caused by other CPUs and by channel programs does not necessarily change the copy of prefetched instructions. However, if a store that is conceptually earlier is made by the same CPU using the same effective address as that by which the instruction is subsequently fetched, the updated information is obtained.

All copies of prefetched instructions are discarded when:

- A serializing function is performed.
- The CPU enters the operating state.
- The CPU changes from one to another of the following modes: primary-space mode, secondary-space mode, and real mode.
- A change is made to a translation parameter in control register 1 or 7 when DAT is on.

Programming Notes

1. As observed by a CPU itself, its own instruction prefetching is not normally apparent; the only exception occurs when multiple virtual addresses in a single address space, or virtual addresses in different address spaces, map to a single real address. This is described in the section "Interlocks for Virtual-Storage References" in this chapter.

2. The following are some effects of instruction prefetching on one CPU as observed by other CPUs and by channel programs.

It is possible for one CPU to prefetch the contents of a storage location, after which another CPU or a channel program can change the contents of that storage location and then set a flag to indicate that the change has been made. Subsequently, the first CPU can test and find the flag set, branch to the modified location, and execute the original prefetched contents.

It is possible, if another CPU or a channel program concurrently modifies the instruction, for one CPU to recognize the changes to some but not all bit positions of an instruction.

It is possible for one CPU to prefetch an instruction and subsequently, before the instruction is executed, for another CPU to change the storage key. As a result, the first CPU may appear to execute instructions from a protected storage location. However, the copy of the instructions executed is the copy prefetched before the location was protected.

DAT-TABLE FETCHES

The fetching of dynamic-address-translation (DAT) table entries may occur as follows:

1. A DAT-table entry may be prefetched into the translation-lookaside buffer (TLB) and used from the TLB without refetching from storage, until the entry is cleared by an INVALIDATE PAGE TABLE ENTRY, PURGE TLB, or SET PREFIX instruction or by CPU reset. DAT-table entries are not necessarily fetched in the sequence conceptually called for; they may be fetched at any time they are attached and valid, including during the execution of conceptually previous instructions.

2. All bytes of a DAT-table entry appear to be fetched concurrently, as observed by other CPUs. However, the reference to the entry may appear to access a single byte

Chapter 5. Program Execution 5-25
at a time, as observed by channel programs.

3. A DAT-table entry may be fetched even after some operand references for the instruction have already occurred. The fetch may occur as late as just prior to the actual byte access requiring the DAT-table entry.

4. A DAT-table entry may be fetched for each use of the address, including any trial execution, and for each reference to each byte of each operand.

5. The DAT page-table-entry fetch precedes the reference to the page. When no copy of the page-table entry is in the TLB, the fetch of the associated segment-table entry precedes the fetch of the page-table entry.

STORAGE-KEY ACCESSES

References to the storage key are handled as follows:

1. Whenever a reference to storage is made and key-controlled protection applies to the reference, the four access-control bits and the fetch-protection bit associated with the storage location are inspected concurrently with the reference to the storage location.

2. When storing is performed, the change bit is set in the associated storage key concurrently with the store operation.

3. The instruction SET STORAGE KEY EXTENDED causes all seven bits to be set concurrently in the storage key. The access to the storage key for SET STORAGE KEY EXTENDED follows the sequence rules for storage-operand store references and is a single-access reference.

4. The INSERT STORAGE KEY EXTENDED instruction provides a consistent image of bits 0-6 of the storage key. Similarly, the instructions INSERT VIRTUAL STORAGE KEY and TEST PROTECTION provide a consistent image of bits 0-4 of the storage key. The access to the storage key for all of these instructions follows the sequence rules for storage-operand fetch references and is a single-access reference.

5. The instruction RESET REFERENCE BIT EXTENDED modifies only the reference bit. All other bits of the storage key remain unchanged. The reference bit and change bit are examined concurrently to set the condition code. The access to the storage key for RESET REFERENCE BIT EXTENDED follows the sequence rules for storage-operand update references. The reference bit is the only bit which is updated.

The record of references provided by the reference bit is not necessarily accurate, and the handling of the reference bit is not subject to the concurrency rules. However, in the majority of situations, reference recording approximately coincides with the storage reference.

The change bit may be set in cases when no storing has occurred. See the section "Exceptions to Nullification and Suppression" in this chapter.

STORAGE-OPERAND REFERENCES

A storage-operand reference is the fetching or storing of the explicit operand or operands in the storage locations designated by the instruction.

During the execution of an instruction, all or some of the storage operands for that instruction may be fetched, intermediate results may be maintained for subsequent modification, and final results may be temporarily held prior to placing them in storage. Stores caused by other CPUs and by channel programs do not necessarily affect these intermediate results.

Storage-operand references are of three types: fetches, stores, and updates.

Storage-Operand Fetch References

When the bytes of a storage operand participate in the instruction execution only as a source, the operand is called a fetch-type operand, and the reference to the location is called a storage-operand fetch reference. A fetch-type operand is identified in individual instruction definitions by indicating that the access exception is for fetch.

All bits within a single byte of a fetch reference are accessed concurrently. When an operand consists of more than one byte, the bytes may be fetched from storage piecemeal, one byte at a time. Unless otherwise specified, the bytes are not necessarily fetched in any particular sequence.

The storage-operand fetch references of one instruction occur after those of all preceding instructions and before those of subsequent instructions, as observed.
by other CPUs and by channel programs. The operands of any one instruction are fetched in the sequence specified for that instruction.

Storage-Operand Store References

When the bytes of a storage operand participate in the instruction execution only as a destination, to the extent of being replaced by the result, the operand is called a store-type operand, and the reference to the location is called a storage-operand store reference. A store-type operand is identified in individual instruction definitions by indicating that the access exception is for store.

All bits within a single byte of a store reference are accessed concurrently. When an operand consists of more than one byte, the bytes may be placed in storage piecemeal, one byte at a time. Unless otherwise specified, the bytes are not necessarily stored in any particular sequence.

The CPU may delay placing results in storage. There is no defined limit on the length of time that results may remain pending before they are stored.

This delay does not affect the sequence in which results are placed in storage. The results of one instruction are placed in storage after the results of all preceding instructions have been placed in storage and before any results of the succeeding instructions are stored, as observed by other CPUs and by channel programs. The results of any one instruction are stored in the sequence specified for that instruction.

The CPU does not fetch operands or DATA table entries from a storage location until all information destined for that location by the CPU has been stored. Prefetched instructions may appear to be updated before the information appears in storage.

The stores are necessarily completed only as a result of a serializing operation and before the CPU enters the stopped state.

Storage-Operand Update References

In some instructions, the storage-operand location participates both as a source and as a destination. In these cases, the reference to the location consists first in a fetch and subsequently in a store. The operand is called an update-type operand, and the combination of the two accesses is referred to as an update reference. Instructions such as MOVE ZONES, TRANS­LATE, OR (OC, 01), and ADD DECIMAL cause an update to the first-operand location. An update-type operand is identified in the individual instruction definition by indicating that the access exception is for both fetch and store.

For most instructions which have update-type operands, the fetch and store accesses associated with an update reference do not necessarily occur one immediately after the other, and it is possible for other CPUs and channel programs to make fetch and store accesses to the same location during this time. Such an update reference is sometimes called a noninterlocked-update storage reference.

For certain special instructions, the update reference is interlocked against certain accesses by other CPUs. Such an update reference is called an interlocked-update reference. The fetch and store accesses associated with an interlocked-update reference do not necessarily occur one immediately after the other, but all store accesses and the fetch and store accesses associated with interlocked-update references by other CPUs are prevented from occurring at the same location between the fetch and the store accesses of an interlocked-update reference. Accesses by channel programs may occur to the location during the interlock period.

The storage-operand update references for the following instructions appear to be an interlocked-update reference as observed by other CPUs. The instructions TEST AND, SET, COMPARE AND, SWAP, and COMPARE DOUBLE AND SWAP perform an interlocked-update reference. On models in which the STORE CHARACTERS UNDER MASK instruction with a mask of zero fetches and stores the byte designated by the second-operand address, the fetch and store accesses are an interlocked-update reference.

Within the limitations of the above requirements, the fetch and store accesses associated with an update reference follow the same rules as the fetches and stores described in the previous sections.

Programming Notes

1. When two CPUs attempt to update information at a common main- storage location by means of a noninterlocked-update reference, it is possible for both CPUs to fetch the information and subsequently make the store accesses. The change made by the first CPU to store the result in such a case is lost.
Similarly, if one CPU updates the contents of a field by means of a noninterlocked-update reference, but another CPU makes a store access to that field between the fetch and store parts of the update reference, the effect of the store is lost. If, instead of a store access, a CPU makes an interlocked-update reference to the common storage field between the fetch and store portions of a noninterlocked-update reference due to another CPU, any change in the contents produced by the interlocked-update reference is lost.

2. The instructions TEST AND SET, COMPARE AND SWAP, and COMPARE DOUBLE AND SWAP facilitate updating of a common storage field by two or more CPUs. To ensure that no changes are lost, all CPUs must use an instruction providing an interlocked-update reference. In addition, the program must ensure that channel programs do not store into the same storage location since such stores may occur between the fetch and store portions of an interlocked-update reference.

3. Only those bytes which are included in the result field of both operations are considered to be part of the common main-storage location. However, all bits within a common byte are considered to be common even if the bits modified by the two operations do not overlap. As an example, if (1) one CPU executes the instruction OR (OC) with a length of 1 and the value 80 hex in the second-operand location and (2) the other CPU executes AND (NC) with a length of 1 and the value FE hex in the second-operand location, and (3) the first operand of both instructions is the same byte, then the result of one of the updates can be lost.

4. When the store access is part of an update reference by the CPU, the execution of the storing is not necessarily contingent on whether the information to be stored is different from the original contents of the location. In particular, the contents of all designated byte locations are replaced, and, for each byte in the field, the entire contents of the byte are replaced.

Depending on the model, an access to store information may be performed, for example, in the following cases:

a. Execution of the OR instruction (OI or OC) with a second operand of all zeros.

b. Execution of OR (OC) with the first- and second-operand fields coinciding.

c. For those locations of the first operand of TRANSLATE where the argument and function values are the same.

STORAGE-OPRAND CONSISTENCY

Single-Access References

A fetch reference is said to be a single-access reference if the value is fetched in a single access to each byte of the data field. In the case of overlapping operands, the location may be accessed once for each operand. A store-type reference is said to be a single-access reference if a single store access occurs to each byte location within the data field. An update reference is said to be single-access if both the fetch and store accesses are each single-access.

Except for the accesses associated with multiple-access references and the stores associated with storage change and restoration for DAT-associated access exceptions, all storage-oprands references are single-access references.

Multiple-Access References

In some cases, multiple accesses may be made to all or some of the bytes of a storage operand. The following cases may involve multiple-access references:

1. The storage operands of the following instructions: CONVERT TO BINARY, CONVERT TO DECIMAL, MOVE INVERSE, MOVE WITH OFFSET, PACK, TRANSLATE, TEST BLOCK, UNPACK, and UPDATE TREE.

2. The stores into that portion of the first operand of MOVE LONG which is filled with padding bytes.

3. The storage operands of the decimal instructions.

4. The stores into a trace entry.

5. The storage operands of vector-facility instructions.

6. The stores associated with the stop-and-store-status and store-status-at-address SIGNAL PROCESSOR orders.
When a storage-operand store reference to a location is not a single-access reference, the value placed at a byte location is not necessarily the same for each store access; thus, intermediate results in a single-byte location may be observed by other CPUs and by channel programs.

**Programming Notes**

1. When multiple fetch accesses are made to a single byte that is being changed by another CPU or by a channel program, the result is not necessarily limited to that which could be obtained by fetching the bits individually. For example, the execution of `MULTIPLY DECIMAL` may consist in repetitive additions and subtractions, each of which causes the first operand to be updated in storage.

2. When CPU instructions which make multiple-access references are used to modify storage locations being simultaneously accessed by another CPU or by a channel program, multiple store accesses to a single byte by the CPU may result in intermediate values being observed by the other CPU or by the channel program. To avoid these intermediate values (for example, when modifying a CCW chain), only instructions making single-access references should be used.

**Block- Concurrent References**

For some references, the accesses to all bytes within a halfword, word, or doubleword are specified to appear to be block-concurrent as observed by other CPUs. These accesses do not necessarily appear to channel programs to include more than a byte at a time. The halfword, word, or doubleword is referred to in this section as a block. When a fetch-type reference is specified to appear to be concurrent within a block, no store access to the block by another CPU is permitted during the time that bytes contained in the block are being fetched. Accesses to the bytes within the block by channel programs may occur between the fetches. When a store-type reference is specified to appear to be concurrent within a block, no access to the fetch or store is permitted by another CPU during the time that the bytes within the block are being stored. Accesses to the bytes in the block by channel programs may occur between the stores.

**Consistency Specification**

For all instructions in the S format and RX format, with the exception of `EXECUTE`, `CONVERT TO DECIMAL`, `CONVERT TO BINARY`, and the I/O instructions, when the operand is addressed on a boundary which is integral to the size of the operand, the storage-operand references appear to be block-concurrent as observed by other CPUs.

For the instructions `COMPARE AND SWAP` and `COMPARE DOUBLE AND SWAP`, all accesses to the storage operand appear to be block-concurrent as observed by other CPUs.

The instructions `LOAD MULTIPLE` and `STORE MULTIPLE`, when the operand starts on a word boundary, and the instructions `COMPARE LOGICAL (CLC)`, `COMPARE LOGICAL CHARACTERS UNDER MASK`, `INSERT CHARACTERS UNDER MASK`, and `STORE CHARACTERS UNDER MASK` access their storage operands in a left-to-right direction, and all bytes accessed within each doubleword appear to be accessed concurrently as observed by other CPUs.

The instructions `LOAD CONTROL` and `STORE CONTROL` access the storage operand in a left-to-right direction, and all bytes accessed within each word appear to be accessed concurrently as observed by other CPUs.

When destructive overlap does not exist, the operands of `MOVE (MVC), MOVE WITH KEY, MOVE TO PRIMARY, and MOVE TO SECONDARY` are accessed as follows:

1. The first operand is accessed in a left-to-right direction, and all bytes accessed within a doubleword appear to be accessed concurrently as observed by other CPUs.

2. The second operand is accessed left to right, and all bytes within a doubleword in the second operand that are moved into a single doubleword in the first operand appear to be fetched concurrently as observed by other CPUs. Thus, if the first and second operands begin on the same byte offset within a doubleword, the second operand appears to be fetched doubleword-concurrent. If the offsets within a doubleword differ by 4, the second operand appears to be fetched word-concurrent as observed by other CPUs.

Destructive overlap is said to exist when the result location is used as a source after the result has been stored, assuming processing to be performed one byte at a time.
The operands for MOVE LONG appear to be accessed doubleword-concurrent as observed by other CPUs when all of the following are true:

- Both operands start on doubleword boundaries and are an integral number of doublewords in length.
- The operands do not overlap.
- The nonpadding part of the operation is being executed.

The operands for COMPARE LOGICAL LONG appear to be accessed doubleword-concurrent as observed by other CPUs when both operands start on doubleword boundaries and are an integral number of doublewords in length.

For EXCLUSIVE OR (XC), the operands are processed in a left-to-right direction, and, when the first and second operands coincide, all bytes accessed within a doubleword appear to be accessed concurrently as observed by other CPUs.

### Programming Note

In the case of EXCLUSIVE OR (XC) designating operands which coincide exactly, the bytes within the field may appear to be accessed as many as three times, by two fetches and one store: once as the fetch portion of the first operand update, once as the second-operand fetch, and then once as the store portion of the first-operand update. Each of the three accesses appears to be doubleword-concurrent as observed by other CPUs, but the three accesses do not necessarily appear to occur one immediately after the other. One or both fetch accesses may be omitted since the instruction can be completed without fetching the operands.

### RELATION BETWEEN OPERAND ACCESSES

As observed by other CPUs and by channel programs, storage-operand fetches associated with one instruction execution appear to precede all storage-operand references for conceptually subsequent instructions. A storage-operand store specified by one instruction appears to precede all storage-operand stores specified by conceptually subsequent instructions, but it does not necessarily precede storage-operand fetches specified by conceptually subsequent instructions. However, a storage-operand store appears to precede a conceptually subsequent storage-operand fetch from the same main-storage location.

When an instruction has two storage operands both of which cause fetch references, it is unpredictable which operand is fetched first, or how much of one operand is fetched before the other operand is fetched. When the two operands overlap, the common locations may be fetched independently for each operand.

When an instruction has two storage operands the first of which causes a store and the second a fetch reference, it is unpredictable how much of the second operand is fetched before the results are stored. In the case of destructively overlapping operands, the portion of the second operand which is common to the first is not necessarily fetched from storage.

When an instruction has two storage operands the first of which causes an update reference and the second a fetch reference, it is unpredictable which operand is fetched first, or how much of one operand is fetched before the other operand is fetched. Similarly, it is unpredictable how much of the result is processed before it is returned to storage. In the case of destructively overlapping operands, the portion of the second operand which is common to the first is not necessarily fetched from storage.

### Programming Note

The independent fetching of a single location for each of two operands may affect the program execution in the following situation.

When the same storage location is designated by two operand addresses of an instruction, and another CPU or a channel program causes the contents of the location to change during execution of the instruction, the old and new values of the location may be used simultaneously. For example, comparison of a field to itself may yield a result other than equal, or EXCLUSIVE-ORing of a field with itself may yield a result other than zero.

### OTHER STORAGE REFERENCES

The restart, program, supervisor-call, external, input/output, and machine-check PSWs appear to be accessed doubleword-concurrent as observed by other CPUs. These references appear to occur after the conceptually previous unit of operation and before the conceptually subsequent unit of operation. The relationship between the new-PSW fetch, the old-PSW store, and the
The sequence of functions performed by a CPU is normally independent of the functions performed by other CPUs and by channel programs. Similarly, the sequence of functions performed by a channel program is normally independent of the functions performed by other channel programs and by CPUs. However, at certain points in its execution, serialization of the CPU occurs. Serialization also occurs at certain points for channel programs.

CPU Serialization

All interruptions and the execution of certain instructions cause a serialization of CPU operations. A serialization operation consists in completing all conceptually previous storage accesses by the CPU, as observed by other CPUs and by channel programs, before the conceptually subsequent storage accesses occur. Serialization affects the sequence of all CPU accesses to storage and to the storage keys, except for those associated with DAT-table-entry fetching.

Serialization is performed by CPU reset, all interruptions, and by the execution of the following instructions:

- The general instructions BRANCH ON CONDITION (BCR) with the M and R fields containing all ones and all zeros, respectively, and COMPARE AND SWAP, COMPARE DOUBLE AND SWAP, STORE CLOCK, SUPERVISOR CALL, and TEST AND SET.
- LOAD PSW and SET STORAGE KEY EXTENDED.
- All I/O instructions.
- PURGE TLB and SET PREFIX, which also cause the translation-lookaside buffer to be cleared of entries.
- SIGNAL PROCESSOR.
- INVALIDATE PAGE TABLE ENTRY.
- TEST BLOCK.
- MOVE TO PRIMARY, MOVE TO SECONDARY, PROGRAM CALL, PROGRAM TRANSFER, SET ADDRESS SPACE CONTROL, and SET SECONDARY ASN.
- The three trace functions -- branch tracing, ASN tracing, and explicit tracing -- cause serialization to be performed before the trace action and after completion of the trace action.

The sequence of events associated with a serializing operation is as follows:

1. All conceptually previous storage accesses by the CPU are completed as observed by other CPUs and by channel programs. This includes all conceptually previous stores and changes to the storage keys.

2. The normal function associated with the serializing operation is performed. In the case of instruction execution, operands are fetched, and the storing of results is completed. The exceptions are LOAD PSW and SET PREFIX, in which the operand may be fetched before previous stores have been completed, and interruptions, in which the interruption code and associated fields may be stored prior to the serialization. The fetching of the serializing instruction occurs before the execution of the instruction and may precede the execution of previous instructions, but may not precede the completion of any previous serializing operation. In the case of an interruption, the old PSW, the interruption code, and other information, if any, are stored, and the new PSW is fetched, but not necessarily in that sequence.

3. Finally, instruction fetch and operand accesses for conceptually subsequent operations may begin.

A serializing function affects the sequence of storage accesses that are under the control of the CPU in which the serializing function occurred. It does not affect the sequence of storage accesses under the control of other CPUs and of channel programs.
Programming Notes

1. The following are some effects of a serializing operation:
   a. When the execution of an instruction changes the contents of a storage location
      that is used as a source of a following instruction and when different addresses are used
      to designate the same absolute location for storing the result and fetching the instruction, a
      serializing operation following the change ensures that the modified instruction is
      executed.
   b. When a serializing operation takes place, other CPUs and channel programs observe
      instruction and operand fetching and result storing to take place in the sequence estab-
      lished by the serializing operation.

2. Storing into a location from which a serializing instruction is fetched does not necessarily affect
   the execution of the serializing instruction unless a serializing function has been performed after
   the storing and before the execution of the serializing instruction.

CHANNEL-PROGRAM SERIALIZATION

Serialization of a channel program
occurs as follows:

1. All storage accesses and storage-key accesses by the channel program follow initiation of the execution
   of START SUBCHANNEL, or, if suspended, RESUME SUBCHANNEL, as observed by CPUs and by other chan-
   nel programs. This includes all accesses for the CCWs, IDAWs, and data.

2. All storage accesses and storage-key accesses by the channel program are completed, as observed by CPUs
   and by other channel programs, before the subchannel status indicating status-pending with primary
   status is made available to any CPU.

3. If a CCW contains a PCI flag or a suspend flag which is one, all storage accesses and storage-key accesses due to CCWs
   preceding it in the CCW chain are completed, as observed by CPUs and by other channel programs, before the subchannel status
   indicating status-pending with intermediate status (PCI or suspended) is made available to any CPU.

The serialization of a channel program
does not affect the sequence of storage accesses or storage-key accesses caused
by other channel programs or by another
CPU program.
CHAPTER 6. INTERRUPTIONS

Interruption Action .................................................. 6-2
Interruption Code ..................................................... 6-5
Enabling and Disabling .............................................. 6-5
Handling of Floating interruption Conditions .............. 6-6
Instruction-Length Code ............................................. 6-6
Zero ILC .................................................................... 6-6
ILC on Instruction-Fetching Exceptions .................... 6-6
Exceptions Associated with the PSW ......................... 6-8
Early Exception Recognition ..................................... 6-8
Late Exception Recognition ...................................... 6-8
External Interruption ................................................. 6-9
Clock Comparator ....................................................... 6-9
CPU Timer .................................................................. 6-10
Emergency Signal ...................................................... 6-10
External Call .............................................................. 6-10
Interrupt Key ............................................................ 6-10
Malfunction Alert ...................................................... 6-11
Service Signal .......................................................... 6-11
TOD-Clock Sync Check ............................................. 6-11
I/O Interruption ......................................................... 6-11
Machine-Check Interruption ..................................... 6-12
Program Interruption .................................................. 6-12
Exception-Extension Code .......................................... 6-13
Program-Interruption Conditions .............................. 6-13
Addressing Exception ................................................. 6-13
AFX-Translation Exception ....................................... 6-15
ASH-Translation-Specification Exception .............. 6-15
ASX-Translation Exception ....................................... 6-15
Data Exception ........................................................ 6-16
Decimal-Divide Exception ....................................... 6-16
Decimal-Overflow Exception .................................. 6-16
Execute Exception ..................................................... 6-16
Exponent-Overflow Exception ................................. 6-16
Exponent-Underflow Exception ............................... 6-16
EX-Translation Exception ....................................... 6-17
Fixed-Point-Divide Exception ................................. 6-17
Fixed-Point-Overflow Exception ............................. 6-17
Floating-Point-Divide Exception ............................ 6-17
LX-Translation Exception ....................................... 6-17
Monitor Event .......................................................... 6-18
Operand Exception .................................................... 6-18
Operation Exception ............................................... 6-19
Page-Translation Exception ..................................... 6-19
PC-Translation-Specification Exception .................... 6-19
PER Event ............................................................... 6-20
Priority-Authority Exception ................................. 6-20
Privileged-Operation Exception .............................. 6-20
Protection Exception ............................................... 6-21
Secondary-Authority Exception .............................. 6-21
Segment-Translation Exception .............................. 6-21
Significance Exception ............................................. 6-21
Space-Switch Event .................................................. 6-22
Special-Operation Exception ................................. 6-22
Specification Exception .......................................... 6-23
Trace-Table Exception ............................................. 6-24
Translation-Specification Exception ...................... 6-24
Unnormalized-Oprand Exception ........................... 6-24
Vector-Operation Exception .................................. 6-25
Collective Program-Interruption Names ................... 6-25
Recognition of Access Exceptions .......................... 6-25
Multiple Program-Interruption Conditions .................. 6-27
Access Exceptions .................................................. 6-29
ASH-Translation Exceptions ................................. 6-31
Trace Exceptions .................................................... 6-31
Restart Interruption .................................................. 6-31
Supervisor-Call Interruption .................................. 6-31
Priority of Interruptions .......................................... 6-32

Chapter 6. Interruptions 6-1
The interruption mechanism permits the CPU to change its state as a result of conditions external to the configuration, within the configuration, or within the CPU itself. To permit fast response to conditions of high priority and immediate recognition of the type of condition, interruption conditions are grouped into six classes: external, input/output, machine check, program, restart, and supervisor call.

**INTERRUPTION ACTION**

An interruption consists in storing the current PSW as an old PSW, storing information identifying the cause of the interruption, and fetching a new PSW. Processing resumes as specified by the new PSW.

The old PSW stored on an interruption normally contains the address of the instruction that would have been executed next had the interruption not occurred, thus permitting resumption of the interrupted program. For program and supervisor-call interruptions, the information stored also contains a code that identifies the length of the last-executed instruction, thus permitting the program to respond to the cause of the interruption. In the case of some program conditions for which the normal response is reexecution of the instruction causing the interruption, the instruction address directly identifies the instruction last executed.

Except for restart, an interruption can occur only when the CPU is in the operating state. The restart interruption can occur with the CPU in either the stopped or operating state.

The details of source identification, location determination, and instruction execution are explained in later sections and are summarized in the figure "Interruption Action."
<table>
<thead>
<tr>
<th>Source Identification</th>
<th>Interruption Code</th>
<th>PSW-Mask Bits</th>
<th>ILC Set</th>
<th>Execution of Instruction Identified by Old PSW</th>
</tr>
</thead>
<tbody>
<tr>
<td>MACHINE CHECK</td>
<td>Locations 232-239¹</td>
<td></td>
<td></td>
<td>terminated or nullified² unaffected²</td>
</tr>
<tr>
<td>(old PSW 48, new PSW 112)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Exigent condition</td>
<td>13</td>
<td>u</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Repressible cond</td>
<td>13, 14, 3-7</td>
<td>u</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUPERVISOR CALL</td>
<td>Locations 138-139</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(old PSW 32, new PSW 96)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Instruction bits</td>
<td>00000000 ssssssss</td>
<td>1,2</td>
<td></td>
<td>completed</td>
</tr>
<tr>
<td>PROGRAM</td>
<td>Locations 142-143</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(old PSW 40, new PSW 104)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operation</td>
<td>00000000 p0000001</td>
<td>0001</td>
<td>1,2,3</td>
<td>suppressed</td>
</tr>
<tr>
<td>Privileged oper</td>
<td>00000000 p0000010</td>
<td>0002</td>
<td>2,3</td>
<td>suppressed</td>
</tr>
<tr>
<td>Execute</td>
<td>00000000 p0000111</td>
<td>0003</td>
<td>2</td>
<td>suppressed</td>
</tr>
<tr>
<td>Protection</td>
<td>00000000 p0000100</td>
<td>0004</td>
<td>1,2,3</td>
<td>suppressed or terminated</td>
</tr>
<tr>
<td>Addressing</td>
<td>00000000 p0000101</td>
<td>0005</td>
<td>1,2,3</td>
<td>suppressed or terminated</td>
</tr>
<tr>
<td>Specification</td>
<td>00000000 p0000110</td>
<td>0006</td>
<td>0,1,2,3</td>
<td>suppressed or completed</td>
</tr>
<tr>
<td>Data</td>
<td>00000000 p0000111</td>
<td>0007</td>
<td>2,3</td>
<td>suppressed or completed</td>
</tr>
<tr>
<td>Fixed-pt overflow</td>
<td>xxxxxxxxx p0001000</td>
<td>0008</td>
<td>20</td>
<td>completed</td>
</tr>
<tr>
<td>Fixed-point divide</td>
<td>00000000 p0001001</td>
<td>0009</td>
<td>1,2</td>
<td>suppressed or completed</td>
</tr>
<tr>
<td>Decimal overflow</td>
<td>00000000 p0010100</td>
<td>000A</td>
<td>21</td>
<td>completed</td>
</tr>
<tr>
<td>Decimal divide</td>
<td>00000000 p0010111</td>
<td>000B</td>
<td>2,3</td>
<td>completed</td>
</tr>
<tr>
<td>Exponent overflow</td>
<td>xxxxxxxxx p0011100</td>
<td>000C</td>
<td>1,2</td>
<td>completed</td>
</tr>
<tr>
<td>Exponent underflow</td>
<td>xxxxxxxxx p0011101</td>
<td>000D</td>
<td>1,2</td>
<td>completed</td>
</tr>
<tr>
<td>Significance</td>
<td>xxxxxxxxx p0001110</td>
<td>000E</td>
<td>23</td>
<td>completed</td>
</tr>
<tr>
<td>Floating-pt divide</td>
<td>xxxxxxxxx p0001111</td>
<td>000F</td>
<td>1,2</td>
<td>suppressed or inhibited⁴</td>
</tr>
<tr>
<td>Segment transl</td>
<td>00000000 p0010000</td>
<td>0010</td>
<td>1,2,3</td>
<td>nullified</td>
</tr>
<tr>
<td>Page translation</td>
<td>00000000 p0010100</td>
<td>0011</td>
<td>1,2,3</td>
<td>nullified</td>
</tr>
<tr>
<td>Translation spec</td>
<td>00000000 p0010101</td>
<td>0012</td>
<td>1,2,3</td>
<td>nullified</td>
</tr>
<tr>
<td>Special operation</td>
<td>00000000 p0010111</td>
<td>0013</td>
<td>0, 1</td>
<td>suppressed</td>
</tr>
<tr>
<td>Operand</td>
<td>00000000 p0010101</td>
<td>0015</td>
<td>2</td>
<td>suppressed</td>
</tr>
<tr>
<td>Trace table</td>
<td>00000000 p0011100</td>
<td>0016</td>
<td>1,2</td>
<td>nullified</td>
</tr>
<tr>
<td>ASN-transl spec</td>
<td>00000000 p0011101</td>
<td>0017</td>
<td>2</td>
<td>suppressed</td>
</tr>
<tr>
<td>Vector operation⁴</td>
<td>00000000 p0011100</td>
<td>0019</td>
<td>2,3</td>
<td>nullified</td>
</tr>
<tr>
<td>Space-switch event</td>
<td>00000000 p0011100</td>
<td>001C</td>
<td>1, 0</td>
<td>completed</td>
</tr>
<tr>
<td>Unnormalized</td>
<td>xxxxxxxxx p0011110</td>
<td>001E</td>
<td>2</td>
<td>inhibited⁴</td>
</tr>
<tr>
<td>operand⁴</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PC-transl spec</td>
<td>00000000 p0011111</td>
<td>001F</td>
<td>2</td>
<td>suppressed</td>
</tr>
<tr>
<td>AFX translation</td>
<td>00000000 p0100000</td>
<td>0020</td>
<td>2</td>
<td>nullified</td>
</tr>
<tr>
<td>ASX translation</td>
<td>00000000 p0100001</td>
<td>0021</td>
<td>2</td>
<td>nullified</td>
</tr>
<tr>
<td>LX translation</td>
<td>00000000 p0100010</td>
<td>0022</td>
<td>2</td>
<td>nullified</td>
</tr>
<tr>
<td>EX translation</td>
<td>00000000 p0100011</td>
<td>0023</td>
<td>2</td>
<td>nullified</td>
</tr>
<tr>
<td>Primary authority</td>
<td>00000000 p0100100</td>
<td>0024</td>
<td>2</td>
<td>nullified</td>
</tr>
<tr>
<td>Secondary auth</td>
<td>00000000 p0100101</td>
<td>0025</td>
<td>2</td>
<td>nullified</td>
</tr>
<tr>
<td>Monitor event</td>
<td>00000000 p1000000</td>
<td>0040</td>
<td>8, 16-31</td>
<td>completed</td>
</tr>
<tr>
<td>PER event</td>
<td>xxxxxxxxx 1nnnnnnn³</td>
<td>0080</td>
<td>1</td>
<td>9, 0-3a 0,1,2,3 completed⁶</td>
</tr>
</tbody>
</table>

Interruption Action (Part 1 of 2)
<table>
<thead>
<tr>
<th>Source Identification</th>
<th>Interruption Code</th>
<th>PSW-Mask Bits</th>
<th>Mask Bits in Ctrl Registers</th>
<th>Execution of Instruction Identified by Old PSW</th>
</tr>
</thead>
<tbody>
<tr>
<td>EXTERNAL</td>
<td>Locations 134-135</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Binary</td>
<td>Hex&lt;sup&gt;3&lt;/sup&gt;</td>
<td></td>
</tr>
<tr>
<td>Interrupt key</td>
<td>00000000 01000000</td>
<td>0040</td>
<td>7, 0, 25</td>
<td>u unaffected</td>
</tr>
<tr>
<td>Malfunction alert</td>
<td>00010010 00000000</td>
<td>1200</td>
<td>7, 0, 16</td>
<td>u unaffected</td>
</tr>
<tr>
<td>Emergency signal</td>
<td>00010010 00000001</td>
<td>1201</td>
<td>7, 0, 17</td>
<td>u unaffected</td>
</tr>
<tr>
<td>External call</td>
<td>00010010 00000010</td>
<td>1202</td>
<td>7, 0, 18</td>
<td>u unaffected</td>
</tr>
<tr>
<td>TOD-clock sync chk</td>
<td>00010000 00000011</td>
<td>1003</td>
<td>7, 0, 19</td>
<td>u unaffected</td>
</tr>
<tr>
<td>Clock comparator</td>
<td>00010000 00000011</td>
<td>1004</td>
<td>7, 0, 20</td>
<td>u unaffected</td>
</tr>
<tr>
<td>CPU timer</td>
<td>00010000 00000101</td>
<td>1005</td>
<td>7, 0, 21</td>
<td>u unaffected</td>
</tr>
<tr>
<td>Service signal</td>
<td>00100100 00000001</td>
<td>2401</td>
<td>7, 0, 22</td>
<td>u unaffected</td>
</tr>
<tr>
<td>INPUT/OUTPUT</td>
<td>Locations 184-191</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I/O-interruption subclass</td>
<td></td>
<td>6, 0-7&lt;sup&gt;7&lt;/sup&gt;</td>
<td>u</td>
<td>unaffected</td>
</tr>
<tr>
<td>RESTART</td>
<td>None</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Restart key</td>
<td>None</td>
<td></td>
<td></td>
<td>u unaffected</td>
</tr>
</tbody>
</table>

Explanation:

Locations for the old PSWs, new PSWs, and interruption codes are real locations.

1. Additional masks in control register 9, bit positions 16-31, provide detailed control over the source of PER general-register-alteration events which are masked by control register 9, bit 3.
2. The effect of the machine-check condition is indicated by bits in the machine-check interruption code. The setting of these bits indicates the extent of the damage and whether the unit of operation is nullified, terminated, or unaffected.
3. The interruption code in the column labeled "Hex" is the hex code for the basic interruption; this code does not show the effects of concurrent interruption conditions represented by n, p, or x in the column labeled "Binary."
4. Vector-operation and unnormalized-operand exceptions are associated with the vector facility. "Inhibited" is a type of ending which occurs only for instructions associated with the vector facility. These are described in the publication IBM System/370 Vector Operations, SA22-7125.
5. When the interruption code indicates a PER event, an ILC of 0 may be stored only when bits 8-15 of the interruption code are 10000110 (PER, specification).
6. The unit of operation is completed, unless a program exception concurrently indicated causes the unit of operation to be inhibited, nullified, suppressed, or terminated.
7. Bits 0-7 of control register 6 provide detailed masking of I/O-interruption subclasses 0-7 respectively.
8. A possible nonzero code indicating another concurrent program-interruption condition.
9. If one, the bit indicates a concurrent PER-event interruption condition.
10. Bits of the I field of SUPERVISOR CALL.
11. Not stored.
12. Exception-extension code. This field is described in the publication IBM System/370 Vector Operations, SA22-7125. This field is set to zero except by vector instructions.

Interruption Action (Part 2 of 2)
INTERRUPTION CODE

The six classes of interruptions (external, I/O, machine check, program, restart, and supervisor call) are distinguished by the storage locations at which the old PSW is stored and from which the new PSW is fetched. For most classes, the causes are further identified by an interruption code and, for some classes, by additional information placed in permanently assigned real storage locations during the interruption. (See also the section "Assigned Storage Locations" in Chapter 3, "Storage.") For external, program, and supervisor-call interruptions, the interruption code consists of 16 bits.

For external interruptions, the interruption code is stored at real locations 134-135. A parameter may be stored at real locations 128-131, or a CPU address may be stored at real locations 132-133.

For I/O interruptions, the I/O-interruption code is stored at real locations 184-191. The I/O-interruption code consists of a 32-bit subsystem-identification word and a 32-bit interruption parameter.

For machine-check interruptions, the interruption code consists of 64 bits and is stored at real locations 232-239. Additional information for identifying the cause of the interruption and for recovering the state of the machine may be provided by the contents of the machine-check-failing-storage address and the contents of the fixed-logout and machine-check-save areas. (See Chapter 11, "Machine-Check Handling.")

For program interruptions, the interruption code is stored at real locations 142-193, and the instruction-length code is stored in bit positions 5 and 6 of real location 141. Further information may be provided in the form of the translation-exception identification, monitor-class number, monitor code, PER code, and PER address, which are stored at real locations 144-159.

For restart interruptions, no interruption code is stored.

For supervisor-call interruptions, the interruption code is stored at real locations 138-139, and the instruction-length code is stored in bit positions 5 and 6 of real location 137.

ENABLING AND DISABLING

By means of mask bits in the current PSW and in control registers, the CPU may be enabled or disabled for all external, I/O, and machine-check interruptions and for some program interruptions. When a mask bit is one, the CPU is enabled for the corresponding class of interruptions, and these interruptions can occur.

When a mask bit is zero, the CPU is disabled for the corresponding interruptions. The conditions that cause I/O interruptions to remain pending. External-interruption conditions either remain pending or persist until the cause is removed. Machine-check-interruption conditions, depending on the type, are ignored, remain pending, or cause the CPU to enter the check-stop state. The disallowed program-interruption conditions are ignored, except that some causes are indicated also by the setting of the condition code. The setting of the significance and exponent-underflow program-mask bits affects the manner in which floating-point operations are completed when the corresponding condition occurs.

The CPU is always enabled for program interruptions for which mask bits are not provided, as well as the supervisor-call and restart interruptions.

The mask bits may allow or disallow all interruptions within the class, or they may selectively allow or disallow interruptions for particular causes. This control may be provided by mask bits in the PSW that are assigned to particular causes, such as the bits assigned to the four maskable program-interruption conditions. Alternatively, there may be a hierarchy of masks, where a mask bit in the PSW controls all interruptions within a type, and mask bits in a control register provide more detailed control over the sources.

When the mask bit is one, the CPU is enabled for the corresponding interruptions. When the mask bit is zero, these interruptions are disallowed. Interruptions that are controlled by a hierarchy of masks are allowed only when all controlling mask bits are ones.

Programming Notes

1. Mask bits in the PSW provide a means of disallowing all maskable interruptions; thus, subsequent interruptions can be disallowed by the new PSW introduced by an interruption. Furthermore, the mask bits can be used to establish a hierarchy of interruption priorities, where a condition in one class can interrupt the program handling a condition in another class but not vice versa. To prevent an interruption-handling routine from being interrupted.
2. Because the mask bits in control registers are not changed as part of the interruption procedure, these masks cannot be used to prevent an interruption immediately after a previous interruption in the same class. The mask bits in control registers provide a means for selectively enabling the CPU for some sources and disabling it for others within the same class.

Handling of Floating Interruption Conditions

An interruption condition which can be presented to any CPU in the configuration is called a floating interruption condition. The condition is presented to the first CPU in the configuration which is enabled for the corresponding interruption and which can accept the interruption, and then the condition is cleared and not presented to any other CPU in the configuration. A CPU cannot accept the interruption when it is in the check-stop state, has an invalid prefix, is in a string of program interruptions due to a specification exception of the type which is recognized early, or is in the stopped state. However, a CPU with the rate control set to instruction step can accept the interruption when the start key is activated.

Service signal, I/O, and certain machine-check conditions are floating interruption conditions.

Instruction-Length Code

The instruction-length code (ILC) occupies two bit positions and provides the length of the last instruction executed. It permits identifying the instruction causing the interruption when the instruction address in the old PSW designates the next sequential instruction. The ILC is provided also by the BRANCH AND LINK instructions in the 24-bit addressing mode.

The ILC for program and supervisor-call interruptions is stored in bit positions 5 and 6 of the bytes at real locations 141 and 137, respectively. For external, I/O, machine-check, and restart interruptions, the ILC is not stored since it cannot be related to the length of the last-executed instruction.

For supervisor-call and program interruptions, a nonzero ILC identifies in halfwords the length of the instruction that was last executed. Whenever an instruction is executed by means of EXECUTE, instruction-length code 2 is set to indicate the length of EXECUTE and not that of the target instruction.

The value of a nonzero instruction-length code is related to the leftmost two bits of the instruction. The value does not depend on whether the operation code is assigned or on whether the instruction is installed. The following table summarizes the meaning of the instruction-length code:

<table>
<thead>
<tr>
<th>ILC</th>
<th>Instruction Length</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Not available</td>
</tr>
<tr>
<td>1</td>
<td>One halfword</td>
</tr>
<tr>
<td>2</td>
<td>Two halfwords</td>
</tr>
<tr>
<td>3</td>
<td>Three halfwords</td>
</tr>
</tbody>
</table>

Zero ILC

Instruction-length code 0, after a program interruption, indicates that the instruction address stored in the old PSW does not identify the instruction causing the interruption.

An ILC of 0 occurs when a specification exception due to a PSW-format error is recognized as part of early exception recognition and the PSW has been introduced by LOAD PSW or an interruption. (See the section "Exceptions Associated with the PSW" later in this chapter.) In the case of LOAD PSW, the instruction address of LOAD PSW or EXECUTE has been replaced by the instruction address of the new PSW. When the invalid PSW is introduced by an interruption, the PSW-format error cannot be attributed to an instruction.

In the case of LOAD PSW and the supervisor-call interruption, a PER event may be indicated concurrently with a specification exception having an ILC of 0.

ILC on Instruction-Fetching Exceptions

When a program interruption occurs because of an exception that prohibits access to the instruction, the instruction-length code cannot be set on the basis of the first two bits of the
instruction. As far as the significance of the ILC for this case is concerned, the following two situations are distinguished:

1. When an odd instruction address causes a specification exception to be recognized or when an addressing, protection, or translation-specification exception is encountered on fetching an instruction, the ILC is set to 1, 2, or 3, indicating the multiple of 2 by which the instruction address has been incremented. It is unpredictable whether the instruction address is incremented by 2, 4, or 6. By reducing the instruction address in the old PSW by the number of halfword locations indicated in the ILC, the instruction address originally appearing in the PSW may be obtained.

2. When a segment-translation or page-translation exception is recognized while fetching an instruction, including the target instruction of EXECUTE, the ILC is arbitrarily set to 1, 2, or 3. In this case, the operation is nullified, and the instruction address is not incremented.

The ILC is not necessarily related to the first two bits of the instruction when the first halfword of an instruction can be fetched but an access exception is recognized on fetching the second or third halfword. The ILC may be arbitrarily set to 1, 2, or 3 in these cases. The instruction address is or is not updated, as described in situations 1 and 2 above.

When any exceptions other than segment translation or page translation are encountered on fetching the target instruction of EXECUTE, the ILC is 2.

Programming Notes

1. A nonzero instruction-length code for a program interruption indicates the number of halfword locations by which the instruction address in the program old PSW must be reduced to obtain the instruction address of the last instruction executed, unless one of the following situations exists:

   a. The interruption is caused by an exception resulting in nullification.

   b. An interruption for a PER event occurs before the execution of an interruptible instruction is completed, and no other program-interruption condition is indicated concurrently.

   c. The interruption is caused by a PER event due to LOAD PSW or a branch or linkage instruction, including SUPERVISOR CALL (but not including MONITOR CALL).

   d. The interruption is caused by an access exception encountered in fetching an instruction, and the instruction address has been introduced into the PSW by a means other than sequential operation (by a branch instruction, an interruption, or conclusion of an IPL sequence).

   e. The interruption is caused by a specification exception because of an odd instruction address.

   f. The interruption is caused by an early specification exception or by an access exception encountered in fetching an instruction, and changes have been made to a parameter that controls the relation between instruction addresses and real addresses. The relation between instruction addresses and real addresses can be changed without introducing an entire new PSW by switching from the real mode, primary-space mode, or secondary-space mode to a different mode, or by changing one or more of the translation parameters in control registers 1 and 7. The early specification exception can be caused by executing STORE, THEN, OR, SYSTEM MASK, or SET SYSTEM MASK, which switches to or from the real mode while introducing invalid values in bit positions 0-7 of the PSW.

For situations a and b above, the instruction address in the PSW is not incremented, and the instruction designated by the instruction address is the same as the last one executed. These situations are the only ones in which the instruction address in the old PSW identifies the instruction causing the exception.

For situations c, d, and e, the instruction address has been replaced as part of the operation, and the address of the last instruction executed cannot be calculated using the one appearing in the program old PSW.

For situation f, the instruction address in the PSW has not been replaced, but the corresponding
2. The instruction-length code (ILC) is redundant when a PER event is indicated since the PER address in the word at real location 152 identifies the instruction causing the interruption (or the EXECUTE instruction, as appropriate). Similarly, the ILC is redundant when the operation is nullified, since in this case the instruction address in the PSW is not incremented. If the ILC value is required in this case, it can be derived from the operation code of the instruction identified by the old PSW.

Exceptions associated with erroneous information in the current PSW may be recognized as part of the execution of the next instruction. Errors in the PSW which are specification-exception conditions are called PSW-format errors.

**Early Exception Recognition**

For the following error conditions, a program interruption for a specification exception occurs immediately after the PSW becomes active:

- A one is introduced into an unassigned bit position of the PSW (that is, any of bit positions 0, 2-4, 17, or 24-31).
- A zero is introduced into bit position 32 of the PSW, but bits 33-39 are not all zeros.
- A zero is introduced into bit position 12 of the PSW.

The interruption occurs regardless of whether the wait state is specified. If the invalid PSW causes the CPU to become enabled for a pending I/O, external, or machine-check interruption, the program interruption occurs instead, and the pending interruption is subject to the mask bits of the new PSW introduced by the program interruption.

When the execution of LOAD PSW or an interruption introduces a PSW with one of the above error conditions, the instruction-length code is set to 2, and the newly introduced PSW is stored unmodified as the old PSW. When one of

the above error conditions is introduced by execution of SET SYSTEM MASK or STORE THEN OR SYSTEM MASK, the instruction-length code is set to 2, and the instruction address is incremented by 4. The PSW containing the invalid value introduced into the system-mask field is stored as the old PSW.

When a PSW with one of the above error conditions is introduced during initial program loading, the loading sequence is not completed, and the load indicator remains on.

**Late Exception Recognition**

For the following conditions, the exception is recognized as part of the execution of the next instruction:

- A specification exception is recognized due to an odd instruction address in the PSW (PSW bit 63 is one).
- An access exception (addressing, page-translation, protection, segment-translation, or translation-specification) is associated with the location designated by the instruction address or with the location of the second or third halfword of the instruction starting at the designated instruction address.

The instruction-length code and instruction address stored in the program old PSW under these conditions are discussed in the section "ILC on Instruction-Fetching Exceptions" in this chapter.

If an I/O, external, or machine-check-interruption condition is pending and the PSW causes the CPU to be enabled for that condition, the corresponding interruption occurs, and the PSW is not inspected for exceptions which are recognized late. Similarly, a PSW specifying the wait state is not inspected for exceptions which are recognized late.

**Programming Notes**

1. The execution of LOAD ADDRESS SPACE PARAMETERS, LOAD PSW, PROGRAM CALL, PROGRAM TRANSFER, SET PREFIX, SET SECONDARY ASN, SET SYSTEM MASK, STORE THEN AND SYSTEM MASK, and STORE THEN OR SYSTEM MASK is suppressed on an addressing or protection exception, and hence the program old PSW provides information concerning the program causing the exception.
2. When the first halfword of an instruction can be fetched but an access exception is recognized on fetching the second or third halfword, the ILC is not necessarily related to the operation code.

3. If the new PSW introduced by an interruption contains a PSW-format error, an string of interruptions may occur. (See the section "Priority of Interruptions" in this chapter.)

EXTERNAL INTERRUPTION

The external interruption provides a means by which the CPU responds to various signals originating from either inside or outside the configuration.

An external interruption causes the old PSW to be stored at real location 24 and a new PSW to be fetched from real location 88.

The source of the interruption is identified in the interruption code which is stored at real locations 134-135. The instruction-length code is not stored.

Additionally, for the malfunction-alert, emergency-signal, and external-call conditions, a 16-bit CPU address is associated with the source of the interruption and is stored at real locations 132-133. When the CPU address is stored, bit 6 of the interruption code is set to one. For all other conditions, no CPU address is stored, bit 6 of the interruption code is set to zero, and zeros are stored at real locations 132-133.

For the service-signal interruption, a 32-bit parameter is associated with the interruption and is stored at real locations 128-131. Bit 2 of the external-interruption code indicates that a parameter has been stored. When bit 2 is zero, the contents of real locations 128-131 remain unchanged.

External-interruption conditions are of two types: those for which an interruption-request condition is held pending, and those for which the condition directly requests the interruption. Clock comparator, CPU timer, and TOD-clock sync check are conditions which directly request external interruptions. If a condition which directly requests an external interruption is removed before the request is honored, the request does not remain pending, and no interruption occurs. Conversely, the request is not cleared by the interruption, and if the condition persists, more than one interruption may result from a single occurrence of the condition.

When several interruption requests for a single source are generated before the interruption occurs, and the interruption condition is of the type which is held pending, only one request for that source is preserved and remains pending.

An external interruption for a particular source can occur only when the CPU is enabled for interruption by that source. The external interruption occurs at the completion of a unit of operation. The external mask, PSW bit 7, and external subclass-mask bits in control register 0 control whether the CPU is enabled for a particular source. Each source for an external interruption has a subclass-mask bit assigned to it, and the source can cause an interruption only when the external-mask bit is one and the corresponding subclass-mask bit is one.

When the CPU becomes enabled for a pending external-interruption condition, the interruption occurs at the completion of the instruction execution or interruption that causes the enabling.

More than one source may present a request for an external interruption at the same time. When the CPU becomes enabled for more than one concurrently pending request, the interruption occurs for the pending condition or conditions having the highest priority.

The priorities for external-interruption requests in descending order are as follows:

- Interrupt key
- Malfunction alert
- Emergency signal
- External call
- TOD-clock sync check
- Clock comparator
- CPU timer
- Service signal

All requests are honored one at a time. When more than one emergency-signal request exists at a time or when more than one malfunction-alert request exists at a time, the request associated with the smallest CPU address is honored first.

CLOCK COMPARATOR

An interruption request for the clock comparator exists whenever either of the following conditions is met:

1. The TOD clock is in the set or not-set state, and the value of the clock comparator is less than the value in the compared portion of the TOD clock, both compare values
being considered unsigned binary integers.

2. The TOD clock is in the error or not-operational state.

If the condition responsible for the request is removed before the request is honored, the request does not remain pending, and no interruption occurs. Conversely, the request is not cleared by the interruption, and, if the condition persists, more than one interruption may result from a single occurrence of the condition.

When the TOD clock accessed by a CPU is set or changes state, interruption conditions, if any, that are due to the clock comparator may or may not be recognized for up to 1.048576 seconds after the change.

The subclass-mask bit is in bit position 20 of control register 0. This bit is initialized to zero.

The clock-comparator condition is indicated by an external-interruption code of 1004 hex.

CPU TIMER

An interruption request for the CPU timer exists whenever the CPU-timer value is negative (bit 0 of the CPU timer is one). If the value is made positive before the request is honored, the request does not remain pending, and no interruption occurs. Conversely, the request is not cleared by the interruption, and, if the condition persists, more than one interruption may occur from a single occurrence of the condition.

When the TOD clock accessed by a CPU is set or changes state, interruption conditions, if any, that are due to the CPU timer may or may not be recognized for up to 1.048576 seconds after the change.

The subclass-mask bit is in bit position 21 of control register 0. This bit is initialized to zero.

The CPU-timer condition is indicated by an external-interruption code of 1005 hex.

EMERGENCY SIGNAL

An interruption request for an emergency signal is generated when the CPU accepts the emergency-signal order specified by a SIGNAL PROCESSOR instruction addressing this CPU. The instruction may have been executed by this CPU or by another CPU in the configuration. The request is preserved and remains pending in the receiving CPU until it is cleared. The pending request is cleared when it causes an interruption and by CPU reset.

Facilities are provided for holding a separate emergency-signal request pending in the receiving CPU for each CPU in the configuration, including the receiving CPU itself.

The subclass-mask bit is in bit position 17 of control register 0. This bit is initialized to zero.

The emergency-signal condition is indicated by an external-interruption code of 1201 hex. The address of the CPU that executed the SIGNAL PROCESSOR instruction is stored at real locations 132-133.

EXTERNAL CALL

An interruption request for an external call is generated when the CPU accepts the external-call order specified by a SIGNAL PROCESSOR instruction addressing this CPU. The instruction may have been executed by this CPU or by another CPU in the configuration. The request is preserved and remains pending in the receiving CPU until it is cleared. The pending request is cleared when it causes an interruption and by CPU reset.

Only one external-call request, along with the processor address, may be held pending in a CPU at a time.

The subclass-mask bit is in bit position 18 of control register 0. This bit is initialized to zero.

The external-call condition is indicated by an external-interruption code of 1202 hex. The address of the CPU that executed the SIGNAL PROCESSOR instruction is stored at real locations 132-133.

INTERRUPT KEY

An interruption request for the interrupt key is generated when the operator activates that key. The request is preserved and remains pending in the CPU until it is cleared. The pending request is cleared when it causes an interruption and by CPU reset.

When the interrupt key is activated while the CPU is in the load state, it depends on the model whether an interruption request is generated or the condition is lost.
The subclass-mask bit is in bit position 25 of control register 0. This bit is initialized to one.

The interrupt-key condition is indicated by an external-interruption code of 0040 hex.

MALFUNCTION ALERT

An interruption request for a malfunction alert is generated when another CPU in the configuration enters the check-stop state or loses power. The request is preserved and remains pending in the receiving CPU until it is cleared. The pending request is cleared when it causes an interruption and by CPU reset.

Facilities are provided for holding a separate malfunction-alert request pending in the receiving CPU for each of the other CPUs in the configuration. Removal of a CPU from the configuration does not generate a malfunction-alert condition.

The subclass-mask bit is in bit position 16 of control register 0. This bit is initialized to zero.

The malfunction-alert condition is indicated by an external-interruption code of 1200 hex. The address of the CPU that generated the condition is stored at real locations 132-133.

SERVICE SIGNAL

An interruption request for a service signal is generated upon the completion of certain configuration-control and maintenance functions, such as those initiated by means of the model-dependent DIAGNOSE instruction. A 32-bit parameter is provided with the interruption to assist the program in determining the operation for which the interruption is reported.

Service signal is a floating interruption condition and is presented to the first CPU in the configuration which can accept the interruption. The pending request is cleared when it causes an interruption in any one of the CPUs and also by subsystem reset.

The subclass-mask bit is in bit position 22 of control register 0. This bit is initialized to zero.

The service-signal condition is indicated by an external-interruption code of 2401 hex. A 32-bit parameter is stored at real locations 128-131.

TOD-CLOCK SYNC CHECK

The TOD-clock-sync-check condition indicates that more than one TOD clock exists in the configuration, and that the rightmost 32 bits of the clocks are not running in synchronism.

An interruption request for a TOD-clock sync check exists when the TOD clock accessed by this CPU is running (that is, the clock is in the set or not-set state), the clock accessed by any other CPU in the configuration is running, and bits 32-63 of the two clocks do not match. When a clock is set or changes state, or when a running clock is added to the configuration, a delay of up to 1.048576 seconds (2^30 microseconds) may occur before the mismatch condition is recognized.

When only two TOD clocks are in the configuration and either or both of the clocks are in the error, stopped, or not-operational state, it is unpredictable whether a TOD-clock-sync-check condition is recognized; if the condition is recognized, it may continue to persist up to 1.048576 seconds after both clocks have been running with the rightmost 32 bits matching. However, in this case, the condition does not persist if one of the TOD clocks is removed from the configuration.

When more than one CPU shares a TOD clock, only the CPU with the smallest CPU address among those sharing the clock indicates a TOD-clock-sync-check condition associated with that clock.

If the condition responsible for the request is removed before the request is honored, the request does not remain pending, and no interruption occurs. Conversely, the request is not cleared by the interruption, and, if the condition persists, more than one interruption may result from a single occurrence of the condition.

The subclass-mask bit is in bit position 19 of control register 0. This bit is initialized to zero.

The TOD-clock-sync-check condition is indicated by an external-interruption code of 1003 hex.

I/O INTERRUPTION

The input/output (I/O) interruption provides a means by which the CPU responds to conditions originating in I/O devices and the channel subsystem.
A request for an I/O interruption may occur at any time, and more than one request may occur at the same time. The requests are preserved and remain pending until accepted by a CPU, or until cleared by some other means, such as subsystem reset.

The I/O interruption occurs at the completion of a unit of operation. Priority is established among requests so that in each CPU only one interruption request is processed at a time. Priority among requests for interruptions of differing I/O-interruption subclasses is according to the numerical value of the I/O-interruption subclass (with zero having the highest priority), in conjunction with the I/O-interruption subclass-mask settings in control register 6. For more details, see Chapter 16, "I/O Interruptions."

When a CPU becomes enabled for I/O interruptions and the channel subsystem has established priority for a pending I/O-interruption condition, the interruption occurs at the completion of the instruction execution or interruption that causes the enabling.

An I/O interruption causes the old PSW to be stored at real location 56 and a new PSW to be fetched from real location 120. Additional information, in the form of an eight-byte I/O-interruption code, is stored at real locations 184-191. The I/O-interruption code consists of a 32-bit subsystem-identification word and a 32-bit interruption parameter.

An I/O interruption can occur only while a CPU is enabled for the interruption subclass presenting the request. The I/O-mask bit, bit 6 of the PSW, and the I/O-interruption subclass mask in control register 6 determine whether the CPU is enabled for a particular I/O interruption.

I/O interruptions are grouped into eight I/O-interruption subclasses, numbered from 0-7. Each I/O-interruption subclass has an associated I/O-interruption subclass-mask bit in bit positions 0-7 of control register 6. Each subchannel has an I/O-interruption subclass value associated with it. The CPU is enabled for I/O interruptions of a particular I/O-interruption subclass only when PSW bit 6 is one and the associated I/O-interruption subclass-mask bit in control register 6 is also one. If the corresponding I/O-interruption subclass-mask bit is zero, then the CPU is disabled for I/O interruptions with that subclass value. I/O interruptions for all subclasses are disallowed when PSW bit 6 is zero.

**MACHINE-CHECK INTERRUPTION**

The machine-check interruption is a means for reporting to the program the occurrence of equipment malfunctions. Information is provided to assist the program in determining the source of the fault and extent of the damage.

A machine-check interruption causes the old PSW to be stored at real location 48 and a new PSW to be fetched from real location 112.

The cause and severity of the malfunction are identified by a 64-bit machine-check-interruption code stored at real locations 232-239. Further information identifying the cause of the interruption and the location of the fault may be stored at real locations 216-511.

The interruption action and the storing of the associated information are under the control of PSW bit 13 and bits in control register 14. See Chapter 11, "Machine-Check Handling," for more detailed information.

**PROGRAM INTERRUPTION**

Program interruptions are used to report exceptions and events which occur during execution of the program.

A program interruption causes the old PSW to be stored at real location 40 and a new PSW to be fetched from real location 104.

The cause of the interruption is identified by the interruption code. The interruption code is placed at real locations 142-143, the instruction-length code is placed in bit positions 5 and 6 of the byte at real location 141 with the rest of the bits set to zeros, and zeros are stored at real location 140. For some causes, additional information identifying the reason for the interruption is stored at real locations 144-159.

Except for PER events, the condition causing the interruption is indicated by a coded value placed in the rightmost seven bit positions of the interruption code. Only one condition at a time can be indicated. Bits 0-7 of the interruption code are set to zeros.

PER events are indicated by setting bit 8 of the interruption code to one. When this is the only condition, bits 0-7 and 9-15 are also set to zeros. When a PER event is indicated concurrently with another program-interruption condition, bit 8 is one, and the coded value for
the other condition is indicated in bit positions 0-7 and 9-15.

When there is a corresponding mask bit, a program interruption can occur only when that mask bit is one. The program mask in the PSW controls four of the exceptions, bit 1 in control register 0 controls whether SET SYSTEM MASK causes a special-operation exception, bits 16-31 in control register 8 control interruptions due to monitor events, and a hierarchy of masks control interruptions due to PER events. When any controlling mask bit is zero, the condition is ignored; the condition does not remain pending.

Programming Notes

1. When the new PSW for a program interruption has a PSW-format error or causes an exception to be recognized in the process of instruction fetching, a string of program interruptions may occur. See the section "Priority of Interruptions" in this chapter for a description of how such strings are terminated.

2. Some of the conditions indicated as program exceptions may be recognized also by the channel subsystem, in which case the exception is indicated in the subchannel-status word or extended-status word.

EXCEPTION-EXTENSION CODE

When an arithmetic exception is recognized during execution of an interruptible vector instruction, a nonzero exception-extension code is stored in bits 0-7 of the program-interruption code. This code is set to a nonzero value only for arithmetic exceptions occurring during the execution of vector instructions. For more details, see the publication IBM System/370 Vector Operations, SA22-7125.

PROGRAM-INTERRUPTION CONDITIONS

The following is a detailed description of each program-interruption condition.

Addressing Exception

An addressing exception is recognized when the CPU attempts to reference a main-storage location that is not available in the configuration. A main-storage location is not available in the configuration when the location is not installed, when the storage unit is not in the configuration, or when power is off in the storage unit. An address designating a storage location that is not available in the configuration is referred to as invalid.

The operation is suppressed when the address of the instruction is invalid. Similarly, the operation is suppressed when the address of the target instruction of EXECUTE is invalid. Also, the unit of operation is suppressed when an addressing exception is encountered in accessing a table entry. The table entries to which the rule applies are entries for the segment table, page table, linkage table, entry table, ASN first table, ASN second table, trace table, and authority table. Addressing exceptions result in suppression when they are encountered for references to the segment table and page table, in both implicit references for dynamic address translation and references associated with the execution of LOAD REAL ADDRESS and TEST PROTECTION. Except for some specific instructions whose execution is suppressed, the operation is terminated for an operand address that can be translated but designates an unavailable location. See the figure "Summary of Action for Addressing and Protection Exceptions."

For termination, changes may occur only to result fields. In this context, the term "result field" includes the condition code, registers, and any storage locations that are provided and that are designated to be changed by the instruction. Therefore, if an instruction is due to change only the contents of a field in storage and every byte of the field is in a location that is not available in the configuration, the operation is suppressed. When part of an operand location is available in the configuration and part is not, storing may be performed in the part that is available in the configuration.

When an addressing exception occurs during the fetching of an instruction or during the fetching of a DAT table entry associated with an instruction fetch, it is unpredictable whether the ILC is 1, 2, or 3. When the exception is associated with fetching the target of EXECUTE, the ILC is 2.

In all cases of addressing exceptions not associated with instruction fetching, the ILC is 1, 2, or 3, indicating the length of the instruction that caused the reference.

An addressing exception is indicated by a program-interruption code of 0005 hex (or 0005 hex if a concurrent PER event is indicated).
<table>
<thead>
<tr>
<th>Exception</th>
<th>Table-Entry Fetch¹</th>
<th>Instruction Fetch</th>
<th>Operand Reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>Addressing exception</td>
<td>Suppress</td>
<td>Suppress</td>
<td>Suppress for IPTE, LASP, LPSW, MSCH, SCKC, SPT, SPX, SSCH, SSM, STCRW, STNSM, STOSM, TPI, TPROT, and tracing². Terminate for all others.³</td>
</tr>
<tr>
<td>Protection exception for key-controlled protection</td>
<td>--</td>
<td>Suppress</td>
<td>Suppress for IPTE, LASP, LPSW, MSCH, SCKC, SPT, SPX, SSCH, STNSM, STOSM, and TPI⁴. Terminate for all others.³</td>
</tr>
<tr>
<td>Protection exception for page protection</td>
<td>--</td>
<td>--</td>
<td>Suppress for STCRW, STNSM, STOSM, and TPI⁴. Terminate for all others.³</td>
</tr>
<tr>
<td>Protection exception for low-address protection</td>
<td>--</td>
<td>--</td>
<td>Suppress for STCRW, STNSM, STOSM, TPI⁴, and tracing². Terminate for all others.³</td>
</tr>
</tbody>
</table>

Explanation:

-- Not applicable.

¹ Table entries include segment table, page table, linkage table, entry table, ASN first table, ASN second table, and authority table.

² The following instructions cause an entry to be made in the trace table when the corresponding tracing function is turned on: BALR, BASR, BASSM, PC, PT, SSAR, and TRACE. The stores into the trace table are subject to addressing and low-address-protection exceptions. The operation is suppressed for these exceptions.

³ For termination, changes may occur only to result fields. In this context, "result field" includes condition code, registers, and storage locations, if any, which are designated to be changed by the instruction. However, no change is made to storage location or a storage key when the reference causes an access exception. Therefore, if an instruction is due to change only the contents of a field in main storage, and every byte of that field would cause an access exception, the operation is suppressed.

⁴ When the effective address of TPI is zero, the store access is to implicit real locations 184-191, and key-controlled protection, page protection, and low-address protection do not apply.

Summary of Action for Addressing and Protection Exceptions
**AFX-Translation Exception**

An AFX-translation exception is recognized when, during ASH translation in PROGRAM CALL with space switching (PC-ss), PROGRAM TRANSFER with space switching (PT-ss), or SET SECONDARY ASH with space switching (SSAR-ss), bit 0 of the ASH-first-table entry used is not zero.

The ASH being translated is stored at real locations 146-147, and real locations 144-145 are set to zeros.

The operation is nullified.

The instruction-length code is 2.

The AFX-translation exception is indicated by a program-interruption code of 0020 hex (or 00A0 hex if a concurrent PER event is indicated).

**ASN-Translation-Specification Exception**

An ASN-translation-specification exception is recognized during ASH translation in LOAD ADDRESS SPACE PARAMETERS, PROGRAM CALL with space switching (PC-ss), PROGRAM TRANSFER with space switching (PT-ss), or SET SECONDARY ASH with space switching (SSAR-ss) when either:

1. Bit positions 28-31 of a valid ASH-first-table entry do not contain zeros.
2. Bit positions 30, 31, and 60-63 of a valid ASH-second-table entry do not contain zeros.

The operation is suppressed.

The instruction-length code is 2 or 3.

The ASN-translation-specification exception is indicated by a program-interruption code of 0017 hex (or 0097 hex if a concurrent PER event is indicated).

**ASX-Translation Exception**

An ASX-translation exception is recognized when, during ASH translation in PROGRAM CALL with space switching (PC-ss), PROGRAM TRANSFER with space switching (PT-ss), or SET SECONDARY ASH with space switching (SSAR-ss), bit 0 of the ASH-second-table entry used is not zero.

The ASH being translated is stored at real locations 146-147, and real locations 144-145 are set to zeros.

The operation is nullified.

The instruction-length code is 2.

The ASX-translation exception is indicated by a program-interruption code of 0021 hex (or 00A1 hex if a concurrent PER event is indicated).

**Data Exception**

A data exception is recognized when any of the following is true:

1. The sign or digit codes of operands in the decimal instructions (described in Chapter 8, "Decimal Instructions") or in CONVERT TO BINARY are invalid.
2. The operand fields in ADD DECIMAL, COMPARE DECIMAL, DIVIDE DECIMAL, MULTIPLY DECIMAL, and SUBTRACT DECIMAL overlap in a way other than with coincident rightmost bytes; or operand fields in ZERO AND ADD overlap, and the rightmost byte of the second operand is to the right of the rightmost byte of the first operand.
3. The multiplicand in MULTIPLY DECIMAL has an insufficient number of leftmost zeros.

The action taken for a data exception depends on whether a sign code is invalid. The operation is suppressed when a sign code is invalid, regardless of whether any other condition causing the exception exists; when no sign code is invalid, the operation is terminated.

For all instructions other than EDIT and EDIT AND MARK, when the operation is terminated, the contents of the sign position in the rightmost byte of the result field either remain unchanged or are set to the preferred sign code; the contents of the remainder of the result field are unpredictable.

In the case of EDIT and EDIT AND MARK, an invalid sign code cannot occur; the operation is terminated on a data exception for an invalid digit code.

The instruction-length code is 2 or 3.

The data exception is indicated by a program-interruption code of 0007 hex (or 0087 hex if a concurrent PER event is indicated).
Programming Notes

1. The definition for data exception permits termination when digit codes are invalid but no sign code is invalid. On some models, valid digit codes may be placed in the result field even if the original contents were invalid. Thus it is possible, after a data exception occurs, for all fields to contain valid codes.

2. An invalid sign code for the rightmost byte of the result field is not generated when the operation is terminated. However, an invalid second-operand sign code is not necessarily preserved when it is located in the numeric portion of the result field.

3. When, after a program interruption for data exception, a sign code is found to be invalid, the operation has been suppressed if both of the following conditions are met:
   a. The invalid sign of the source field is not located in the numeric portion of the result field.
   b. The invalid sign code is in a position specified by the instruction to be checked for a valid sign. (This condition excludes the first operand of ZERO AND ADD, both operands of EDIT, and EDIT AND MARK.)

Decimal-Divide Exception

A decimal-divide exception is recognized when in decimal division the divisor is zero or the quotient exceeds the specified data-field size.

The decimal-divide exception is indicated only if the sign codes of both the divisor and dividend are valid and only if the digit or digits used in establishing the exception are valid.

The operation is suppressed.

The instruction-length code is 2 or 3.

The decimal-divide exception is indicated by a program-interruption code of 000B hex (or 008B hex if a concurrent PER event is indicated).

Decimal-Overflow Exception

A decimal-overflow exception is recognized when one or more nonzero digits are lost because the destination field in a decimal operation is too short to contain the result.

The interruption may be disallowed by the decimal-overflow mask (PSW bit 21).

The operation is completed. The result is obtained by ignoring the overflow digits, and condition code 3 is set.

The instruction-length code is 2 or 3.

The decimal-overflow exception is indicated by a program-interruption code of 000A hex (or 008A hex if a concurrent PER event is indicated).

Execute Exception

The execute exception is recognized when the target instruction of EXECUTE is another EXECUTE.

The operation is suppressed.

The instruction-length code is 2.

The execute exception is indicated by a program-interruption code of 0003 hex (or 0083 hex if a concurrent PER event is indicated).

Exponent-Overflow Exception

An exponent-overflow exception is recognized when the result characteristic of a floating-point operation exceeds 127 and the result fraction is not zero.

The operation is completed. The fraction is normalized, and the sign and fraction of the result remain correct. The result characteristic is made 128 smaller than the correct characteristic.

The instruction-length code is 1 or 2.

The exponent-overflow exception is indicated by a program-interruption code of XX0C hex (or XX8C hex if a concurrent PER event is indicated), where XX is the exception-extension code.

Exponent-Underflow Exception

An exponent-underflow exception is recognized when the result characteristic of a floating-point operation is less than zero and the result fraction is not zero. For an extended-format floating-point result, exponent underflow is indicated only when the high-order characteristic underflows.

6-16 370-XA Principles of Operation
The interruption may be disallowed by the exponent-underflow mask (PSW bit 22).

The operation is completed. The exponent-underflow mask also affects the result of the operation. When the mask bit is zero, the sign, characteristic, and fraction are set to zero, making the result a true zero. When the mask bit is one, the fraction is normalized, the characteristic is made 128 larger than the correct characteristic, and the sign and fraction remain correct.

The instruction-length code is 1 or 2.

The exponent-underflow exception is indicated by a program-interruption code of XX0D hex (or XX8D hex if a concurrent PER event is indicated), where XX is the exception-extension code.

EX-Translation Exception

An EX-translation exception is recognized during PC-number translation in PROGRAM CALL when the entry-table entry indicated by the entry-table-index part of the PC number is beyond the length of the entry table as designated by the linkage-table entry.

The PC number is stored in bit positions 12-31 of the word at real location 144, and the leftmost 12 bits of the word are set to zeros.

The operation is nullified.

The instruction-length code is 2.

The EX-translation exception is indicated by a program-interruption code of 0023 hex (or 00A3 hex if a concurrent PER event is indicated).

Fixed-Point-Divide Exception

A fixed-point-divide exception is recognized when in floating-point division the divisor has a zero fraction.

The operation is suppressed.

The instruction-length code is 1 or 2.

The floating-point-divide exception is indicated by a program-interruption code of XX0F hex (or XX8F hex if a concurrent PER event is indicated), where X is the exception-extension code.

Fixed-Point-Overflow Exception

A fixed-point-overflow exception is recognized when an overflow occurs during signed binary arithmetic or signed left-shift operations.

The interruption may be disallowed by the fixed-point-overflow mask (PSW bit 20).

The operation is completed. The result is obtained by ignoring the overflow information, and condition code 3 is set.

The instruction-length code is 1 or 2.

The fixed-point-overflow exception is indicated by a program-interruption code of XX08 hex (or XX88 hex if a concurrent PER event is indicated), where XX is the exception-extension code.

Floating-Point-Divide Exception

A floating-point-divide exception is recognized when in floating-point division the divisor has a zero fraction.

The operation is suppressed.

The instruction-length code is 1 or 2.

The floating-point-divide exception is indicated by a program-interruption code of XX0F hex (or XX8F hex if a concurrent PER event is indicated), where X is the exception-extension code.

Fixed-Point-Overflow Exception

A fixed-point-overflow exception is recognized when in floating-point division the divisor has a zero fraction.

The operation is completed. The result is obtained by ignoring the overflow information, and condition code 3 is set.

The instruction-length code is 1 or 2.

The fixed-point-overflow exception is indicated by a program-interruption code of XX08 hex (or XX88 hex if a concurrent PER event is indicated), where XX is the exception-extension code.

Floating-Point-Divide Exception

A floating-point-divide exception is recognized when in floating-point division the divisor has a zero fraction.

The operation is suppressed.

The instruction-length code is 1 or 2.

The floating-point-divide exception is indicated by a program-interruption code of XX0F hex (or XX8F hex if a concurrent PER event is indicated), where X is the exception-extension code.

Fixed-Point-Divide Exception

A fixed-point-divide exception is recognized when in signed binary division the divisor is zero or when the quotient in signed binary division or the result of CONVERT TO BINARY cannot be expressed as a 32-bit signed binary integer.

In the case of division, the operation is suppressed. The execution of CONVERT TO BINARY is completed by ignoring the leftmost bits that cannot be placed in the register.

The instruction-length code is 1 or 2.

The fixed-point-divide exception is indicated by a program-interruption code of 0009 hex (or 0089 hex if a concurrent PER event is indicated).
The LX-translation exception is indicated by a program-interruption code of 0022 hex (or 00A2 hex if a concurrent PER event is indicated).

**Monitor Event**

A monitor event is recognized when MONITOR CALL is executed and the monitor-mask bit in control register 8 corresponding to the class specified by instruction bits 12-15 is one. The information in control register 8 has the following format:

<table>
<thead>
<tr>
<th>Monitor Masks</th>
<th>16 31</th>
</tr>
</thead>
</table>

The monitor-mask bits, bits 16-31 of control register 8, correspond to monitor classes 0-15, respectively. Any number of monitor-mask bits may be on at a time; together they specify the classes of monitor events that are monitored at that time. The mask bits are initialized to zeros.

When MONITOR CALL is executed and the corresponding monitor-mask bit is one, a program interruption for monitor event occurs.

Additional information is stored at real locations 148-149 and 156-159. The format of the information stored at these locations is as follows:

**Real Locations 148-149**

<table>
<thead>
<tr>
<th>Monitor Class No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 8 15</td>
</tr>
</tbody>
</table>

**Real Locations 156-159**

<table>
<thead>
<tr>
<th>Monitor Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 31</td>
</tr>
</tbody>
</table>

The contents of bit positions 8-15 of the MONITOR CALL instruction are stored at real location 149 and constitute the monitor-class number. Zeros are stored at real location 148. The effective address specified by the B, and D, fields of the instruction forms the monitor code, which is stored in the word at real location 156. The value of the address is under control of the addressing mode, bit 32 of the current PSW; in the 24-bit addressing mode, bits 0-7 of the address are zeros, while in the 31-bit addressing mode, bit 0 is zero.

The operation is completed.

The instruction-length code is 2.

The monitor event is indicated by a program-interruption code of 0040 hex (or 00C0 hex if a concurrent PER event is indicated).

**Operand Exception**

An operand exception is recognized when any of the following is true:

1. Execution of CLEAR SUBCHANNEL, HALT SUBCHANNEL, MODIFY SUBCHANNEL, RESUME SUBCHANNEL, START SUBCHANNEL, STORE SUBCHANNEL, or TEST SUBCHANNEL is attempted, and bits 0-15 of general register 1 do not contain 0001 hex.

2. Execution of MODIFY SUBCHANNEL is attempted, and bits 0-1 and 5-7 of word 1 and bits 0-31 of word 6 of the SCHIB operand are not all zeros.

3. Execution of MODIFY SUBCHANNEL is attempted, and bits 9 and 10 of word 1 of the SCHIB operand are both ones.

4. Execution of RESET CHANNEL PATH is attempted, and bits 0-23 of general register 1 are not all zeros.

5. Execution of SET ADDRESS LIMIT is attempted, and bits 0 and 16-31 of general register 1 are not all zeros.

6. Execution of SET CHANNEL MONITOR is attempted, bit 30 of general register 1 is one, and bits 0 and 27-31 of general register 2 are not all zeros.

7. Execution of SET CHANNEL MONITOR is attempted, and bits 4-29 of general register 1 are not all zeros.

8. On some models, execution of START SUBCHANNEL is attempted, and bits 5-7, 13-15, and 25-31 of word 1 and bit 0 of word 2 of the ORB operand are not all zeros.

9. On some models, execution of START SUBCHANNEL is attempted, the incorrect-length-indication suppression facility is not installed, and bit 24 of word 1 of the ORB is one.

The operation is suppressed.

The instruction-length code is 2.
The operand exception is indicated by a program-interruption code of 0015 hex (or 0095 hex if a concurrent PER event is indicated).

**Operation Exception**

An operation exception is recognized when the CPU attempts to execute an instruction with an invalid operation code. The operation code may be unassigned, or the instruction with that operation code may not be installed on the CPU.

For the purpose of checking the operation code of an instruction, the operation code is defined as follows:

1. When the first eight bits of an instruction have the value 01, B2, A9, A5, A6, E4, or E5 hex, the first 16 bits form the operation code.
2. In all other cases, the first eight bits alone form the operation code.

The operation is suppressed.

The instruction-length code is 1, 2, or 3.

The operation exception is indicated by a program-interruption code of 0001 hex (or 0081 hex if a concurrent PER event is indicated).

**Programming Notes**

1. Some models may offer instructions not described in this publication, such as those provided for assists or as part of special or custom features. Consequently, operation codes not described in this publication do not necessarily cause an operation exception to be recognized. Furthermore, these instructions may cause modes of operation to be set up or may otherwise alter the machine so as to affect the execution of subsequent instructions. To avoid causing such an operation, an instruction with an operation code not described in this publication should be executed only when the specific function associated with the operation code is desired.

2. The operation code 00, with a two-byte instruction format, currently is not assigned. It is improbable that this operation code will ever be assigned.

**Page-Translation Exception**

A page-translation exception is recognized when either:

1. The page-table entry indicated by the page-index portion of a virtual address is outside the page table.
2. The page-invalid bit is one.

The exception is recognized as part of the execution of the instruction that needs the page-table entry in the translation of either an instruction or operand address, except for the operand address in LOAD REAL ADDRESS and TEST PROTECTION, in which case the condition is indicated by the setting of the condition code.

The segment-index and page-index portion of the virtual address causing the exception is stored at real locations 144-147. Bit 0 of real location 144 is set to zero if the virtual address was relative to the primary address space, or it is set to one if the virtual address was relative to the secondary address space. The rightmost 12 bits of the address stored are unpredictable.

The unit of operation is nullified.

When the exception occurs during fetching of an instruction, it is unpredictable whether the ILC is 1, 2, or 3. When the exception occurs during a reference to the target of EXECUTE, the ILC is 2.

When the exception occurs during a reference to an operand location, the instruction-length code (ILC) is 1, 2, or 3 and indicates the length of the instruction causing the exception.

The page-translation exception is indicated by a program-interruption code of 0011 hex (or 0091 hex if a concurrent PER event is indicated).

**PC-Translation-Specification Exception**

A PC-translation-specification exception is recognized during PC-number translation in PROGRAM CALL when bit position 32 of the entry-table entry is zero and bit positions 33-39 are not all zeros.

The operation is suppressed.

The instruction-length code is 2.

The PC-translation-specification exception is indicated by a program-interruption code of 001F hex (or 009F...
**PER Event**

A PER event is recognized when the CPU is enabled for PER and one or more of these events occur.

The PER mask, bit 1 of the PSW, controls whether the CPU is enabled for PER. When the PER mask is zero, PER events are not recognized. When the bit is one, PER events are recognized, subject to the PER-event-mask bits in control register 9.

The unit of operation is completed, unless another condition has caused the unit of operation to be inhibited, nullified, suppressed, or terminated.

Additional information identifying the event is stored at real locations 150-155.

The instruction-length code is 0, 1, 2, or 3. Code 0 is set only if a specific exception is indicated concurrently.

The PER event is indicated by setting bit 8 of the program-interruption code to one.

See the section "Program-Event Recording" in Chapter 4, "Control," for a detailed description of the PER event and the associated interruption information.

**Primary-Authority Exception**

A primary-authority exception is recognized during ASN authorization in PROGRAM TRANSFER with space switching (PT-ss) when either:

1. The authority-table entry indicated by the authorization index in control register 4 is beyond the length of the authority table designated by the ASN-second-table entry.

2. The primary-authority bit indicated by the authorization index is zero.

The ASN being translated is stored at real locations 146-147, and real locations 144-145 are set to zeros.

The operation is nullified.

The instruction-length code is 2.

The primary-authority exception is indicated by a program-interruption code of 0024 hex (or 00A4 hex if a concurrent PER event is indicated).

**Privileged-Operation Exception**

A privileged-operation exception is recognized when any of the following is true:

1. Execution of a privileged instruction is attempted in the problem state.

2. The value of the rightmost bit of the general register designated by the R2 field of the PROGRAM TRANSFER instruction is zero and would cause the PSW problem-state bit to change from the problem state (one) to the supervisor state (zero).

3. In the problem state, the key value specified by the second operand of the SET PSW KEY FROM ADDRESS instruction corresponds to a zero PSW-key-mask bit in control register 3.

4. In the problem state, the key value specified by the rightmost byte of the register designated by the R3 field of the MOVE WITH KEY instruction corresponds to a zero PSW-key-mask bit in control register 3.

5. In the problem state, the key value specified by the rightmost byte of the register designated by the R3 field of the instructions MOVE TO PRIMARY and MOVE TO SECONDARY corresponds to a zero PSW-key-mask bit in control register 3.

6. In the problem state, any of the instructions

   - EXTRACT PRIMARY ASN
   - EXTRACT SECONDARY ASN
   - INSERT ADDRESS SPACE CONTROL
   - INSERT PSW KEY
   - INSERT VIRTUAL STORAGE KEY

   is encountered, and the extraction-authority control, bit 4 of control register 0, is zero.

7. In the problem state, the result of ANDing the authorization key mask (AKM) with the PSW-key mask in control register 3 during PROGRAM CALL produces a result of zero.

The operation is suppressed.

The instruction-length code is 2 or 3.

The privileged-operation exception is indicated by a program-interruption code of 0002 hex (or 0082 hex if a concurrent PER event is indicated).
**Protection Exception**

A protection exception is recognized when any of the following is true:

1. **Key-Controlled Protection:** The CPU attempts to access a storage location that is protected against the type of reference, and the access key does not match the storage key.

2. **Low-Address Protection:** The CPU attempts a store that is subject to low-address protection, the effective address is in the range 0-511, and the low-address protection control, bit 3 of control register 0, is one.

3. **Page Protection:** The CPU attempts to store, with DAT on, into a page which has the page-protection bit set to one.

The operation is suppressed when the location of the instruction is protected against fetching. Similarly, the operation is suppressed when the location of the target instruction of EXECUTE is protected against fetching.

Except for some specific instructions whose execution is suppressed, the operation is terminated when a protection exception is encountered during a reference to an operand location. See the figure "Summary of Action for Protection and Addressing Exceptions," which is included in the section "Addressing Exception" in this chapter.

For termination, changes may occur only to result fields. In this context, the term "result field" includes condition code, registers, and storage locations, if any, which are due to be changed by the instruction. However, no change is made to a storage location when a reference to that location causes a protection exception. Therefore, if an instruction is due to change only the contents of a field in storage, and every byte of that field would cause a protection exception, the operation is suppressed. When termination occurs on fetching, the protected information is not loaded into an addressable register nor moved to another storage location.

When the exception occurs during fetching of an instruction, it is unpredictable whether the ILC is 1, 2, or 3. When the exception occurs during the fetching of the target of EXECUTE, the ILC is 2.

For a protected operand location, the instruction-length code (ILC) is 1, 2, or 3, indicating the length of the instruction that caused the reference.

The protection exception is indicated by a program-interruption code of 0004 hex (or 0084 hex if a concurrent PER event is indicated).

**Secondary-Authority Exception**

A secondary-authority exception is recognized during ASH authorization in SET SECONDARY ASN with space switching (SSAR-ss) when either:

1. The authority-table entry indicated by the authorization index in control register 4 is beyond the length of the authority table designated by the ASN-second-table entry.

2. The secondary-authority bit indicated by the authorization index is zero.

The ASN being translated is stored at real locations 146-147, and real locations 144-145 are set to zeros.

The operation is nullified.

The instruction-length code is 2.

The secondary-authority exception is indicated by a program-interruption code of 0025 hex (or 00A5 hex if a concurrent PER event is indicated).

**Segment-Translation Exception**

A segment-translation exception is recognized when either:

1. The segment-table entry indicated by the segment-index portion of a virtual address is outside the segment table.

2. The segment-invalid bit is one.

The exception is recognized as part of the execution of the instruction that needs the segment-table entry in the translation of either the instruction or operand address, except for the operand address in LOAD REAL ADDRESS and TEST PROTECTION, in which case the condition is indicated by the setting of the condition code.

The segment-index and page-index portion of the virtual address causing the exception is stored at real locations 144-147. Bit 0 of real location 144 is set to zero if the virtual address was relative to the primary address space, or it is set to one if the virtual address was relative to the secondary address space. The rightmost 12 bits of the address stored are unpredictable.

Chapter 6. Interruptions 6-21
The unit of operation is nullified.

When the exception occurs during fetching of an instruction, it is unpredictable whether the ILC is 1, 2, or 3. When the exception occurs during the fetching of the target of EXECUTE, the ILC is 2.

When the exception occurs during a reference to an operand location, the instruction-length code (ILC) is 1, 2, or 3 and indicates the length of the instruction causing the exception.

The segment-translation exception is indicated by a program-interruption code of 0010 hex (or 0090 hex if a concurrent PER event is indicated).

**Significance Exception**

A significance exception is recognized when the result fraction in floating-point addition or subtraction is zero.

The interruption may be disallowed by the significance mask (PSM bit 23).

The operation is completed. The significance mask also affects the result of the operation. When the mask bit is zero, the operation is completed by replacing the result with a true zero. When the mask bit is one, the operation is completed without further change to the characteristic of the result.

The instruction-length code is 1 or 2.

The significance exception is indicated by a program-interruption code of XXOE hex (or XXBE hex if a concurrent PER event is indicated), where XX is the exception-extension code.

**Space-Switch Event**

A space-switch event is recognized at the completion of a PROGRAM CALL with space switching (PC-ss) or a PROGRAM TRANSFER with space switching (PT-ss) when any of the following is true:

1. The space-switch-event-control bit, bit 0 of control register 1, is one before the operation.
2. The space-switch-event-control bit is one after the operation.
3. A PER event is reported.

The old PASN, which is in the right half of control register 4 before the execution of the instruction PC-ss or PT-ss, is stored at real locations 146-147. The old space-switch-event-control bit is placed in bit position 0 and zeros are placed in bit positions 1-15 at real locations 144-145.

The operation is completed.

The instruction-length code is 2.

The space-switch event is indicated by a program-interruption code of 001C hex (or 009C hex if a concurrent PER event is indicated).

**Programming Notes**

1. The space-switch event permits the control program to gain control whenever a program enters or leaves a particular address space. The space-switch-event-control bit is loaded into control register 1, along with the remaining bits of the primary segment-table designation, whenever control register 1 is loaded.

2. The space-switch event may be useful in obtaining programmed authorization checking, in causing additional trace information to be recorded, or in enabling or disabling the CPU for PER or tracing.

3. Bit 64 of the ASH-second-table entry (ASTE) is loaded into bit position 0 of control register 1 as part of the PC-ss and PT-ss operations. If bit 64 of the ASTE for a particular address space is set to one, then a space-switch event is recognized when a program enters or leaves the address space by means of either a PC-ss or a PT-ss.

4. The occurrence of a space-switch event at the completion of a PC-ss or PT-ss when any PER event is indicated permits the control program to determine the address space from which the instruction causing the PER event was fetched.

**Special-Operation Exception**

A special-operation exception is recognized when any of the following is true:

1. Execution of SET SYSTEM MASK is attempted in the supervisor state and the SSM-suppression control, bit 1 of control register 0, is one.
2. Execution of any of the following instructions is attempted with DAT off:

   ```
   EXTRACT PRIMARY ASN
   ```
EXTRACT SECONDARY ASN
INSERT ADDRESS SPACE CONTROL
INSERT VIRTUAL STORAGE KEY
MOVE TO PRIMARY
MOVE TO SECONDARY
SET ADDRESS SPACE CONTROL
SET SECONDARY ASN

3. Execution of PROGRAM CALL or
PROGRAM TRANSFER is attempted, and
the CPU is not in the primary-space
mode.

4. Execution of LOAD ADDRESS SPACE
PARAMETERS, PROGRAM CALL with space
switching (PC-ss), PROGRAM TRANSFER
with space switching (PT-ss), or
SET SECONDARY ASN (SSAR-cp or
SSAR-ss) is attempted, and the
ASN-translation control, bit 12 of
control register 14, is zero.

5. Execution of PROGRAM CALL or
PROGRAM TRANSFER is attempted and,
the subsystem-linkage control, bit
0 of control register 5, is zero.

6. Execution of SET ADDRESS SPACE
CONTROL, MOVE TO PRIMARY, or
MOVE TO SECONDARY is attempted, and the
secondary-space control, bit 5 of
control register 0, is zero.

The operation is suppressed.

The instruction-length code is 1, 2, or
3, and indicates the length of the
instruction causing the exception.

The special-operation exception is indi­
cated by a program-interruption code of
0013 hex (or 0093 hex if a concurrent
PER event is indicated).

Specification Exception

A specification exception is recognized
when any of the following is true:

1. A one is introduced into an unas­
signed bit position of the PSW
(that is, any of bit positions 0,
2-4, 17, or 24-31). This is
handled as an early PSW specifi­
cation exception.

2. A zero is introduced into bit posi­
tion 12 of the PSW. This is
handled as an early PSW specifi­
cation exception.

3. A zero is introduced into bit posi­
tion 32 of the PSW, but bits 33-39
are not all zeros. This is handled
as an early PSW specification
exception.

4. The PSW contains an odd instruction
address.

5. An operand address does not desig­
nate an integral boundary in an
instruction requiring such
integral-boundary designation.

6. An odd-numbered general register is
designated by an R field of an
instruction that requires an even­
numbered register designation.

7. A floating-point register other
than 0, 2, 4, or 6 is designated for
a short or long operand, or a
floating-point register other than
0 or 4 is designated for an
extended operand.

8. The multiplier or divisor in deci­
mal arithmetic exceeds 15 digits
and sign.

9. The length of the first-operand
field is less than or equal to the
length of the second-operand field
in decimal multiplication or divi­
sion.

10. Bit positions 8-11 of MONITOR CALL
do not contain zeros.

11. Bits 20-22 of the second-operand
address of SET ADDRESS SPACE
CONTROL are not all zeros.

12. The addressing bit in the general
register designated by the R field
of PROGRAM TRANSFER is zero, but
the leftmost seven bits of the
instruction address in the same
register are not all zeros.

13. Execution of COMPARE AND FORM CODE­
WORD is attempted, and general
registers 1, 2, and 3 do not
initially contain even values.

14. Execution of UPDATE TREE is
attempted, and bits 29-31 of gener­
al registers 4 and 5 do not
initially contain zeros.

The execution of the instruction identi­
fied by the old PSW is suppressed. However, for early PSW specification exceptions (causes 1-3), the operation
that introduces the new PSW is
completed, but an interruption occurs
immediately thereafter.

Except as noted below, the instruction­
length code (ILC) is 1, 2, or 3, indi­
cating the length of the instruction
causing the exception.

When the instruction address is odd
(cause 4), it is unpredictable whether
the ILC is 1, 2, or 3.

When the exception is recognized because
of an early PSW specification exception,
(cause 1-3), and the exception has been
introduced by LOAD PSW or an inter­
ruption, the ILC is 0. When the excep­
tion is introduced by SET SYSTEM MASK or
by STORE THEN OR SYSTEM MASK, the ILC is 2.

The specification exception is indicated by a program-interruption code of 0006 hex (or 0056 hex if a concurrent PER event is indicated).

Programming Note

See the section "Exceptions Associated with the PSW" in this chapter for a definition of when the exceptions associated with the PSW are recognized.

Trace-Table Exception

A trace-table exception is recognized when the CPU attempts to store a trace-table entry which would reach or cross the next 4K-byte block boundary. For the purpose of recognizing this exception in the TRACE instruction, the explicit trace entry is treated as being 76 bytes long.

The operation is nullified.

The instruction-length code is 1, 2, or 3, indicating the length of the instruction causing the exception.

The trace-table exception is indicated by a program-interruption code of 0016 hex (or 0066 hex if a concurrent PER event is indicated).

Translation-Specification Exception

A translation-specification exception is recognized when translation of a virtual address is attempted and any of the following is true:

1. Bit positions 8-12 of control register 0 do not contain the code 10110.

2. The segment-table entry used for the translation is valid, and bit position 0 in the entry does not contain zero.

3. The page-table entry used for the translation is valid, and bit positions 0, 20, and 23 in the entry do not contain zeros.

The exception is recognized only as part of the execution of an instruction using address translation, that is, when DAT is on and a logical address, instruction address, or virtual address must be translated, or when LOAD REAL ADDRESS or INVALIDATE PAGE TABLE ENTRY is executed. Cause 1 is recognized on any translation attempt; causes 2 and 3 are recognized only for table entries that are actually used.

The unit of operation is suppressed.

When the exception occurs during fetching of an instruction, it is unpredictable whether the ILC is 1, 2, or 3. When the exception occurs during the fetching of the target of EXECUTE, the ILC is 2.

When the exception occurs during a reference to an operand location, the instruction-length code (ILC) is 1, 2, or 3 and indicates the length of the instruction causing the exception.

The translation-specification exception is indicated by a program-interruption code of 0012 hex (or 0092 hex if a concurrent PER event is indicated).

Programming Note

When a translation-specification exception is recognized in the process of translating an instruction address, the operation is nullified. In this case, the instruction-length code (ILC) is needed to derive the address of the instruction, as the instruction address in the old PSW has been incremented by the amount indicated by the ILC. In the case of segment-translation and page-translation exceptions, the operation is nullified, the instruction address in the old PSW identifies the instruction, and the ILC may be arbitrarily set to 1, 2, or 3.

Unnormalized-Operand Exception

An unnormalized-operand exception is recognized when, in a vector floating-point divide or multiply operation, a source-operand element has a nonzero fraction with a leftmost hexadecimal digit of zero. For more details, see the publication IBM System/370 Vector Operations, SA22-7125.

The unit of operation is inhibited.

The instruction-length code is 2.

The unnormalized-operand exception is indicated by a program-interruption code of XX16 hex (or XX9E hex if a concurrent PER event is indicated), where XX is the exception-extension code.
Vector-Operation Exception

A vector-operation exception is recognized when a vector-facility instruction is executed while bit 14 of control register 0 is zero on a CPU which has the vector facility installed and available. The vector-operation exception is also recognized when a vector-facility instruction is executed and the vector facility is not installed or available on this CPU, but the facility can be made available to the program either on this CPU or another CPU in the configuration.

When a vector-facility instruction is executed, and the vector facility is not installed on any CPU which is or can be placed in the configuration, it depends on the model whether a vector-operation exception or an operation exception is recognized.

The operation is nullified when the vector-operation exception is recognized.

The instruction-length code is 2 or 3.

The vector-operation exception is indicated by a program-interruption code of 0019 hex (or 0099 hex if a concurrent PER event is indicated).

COLLECTIVE PROGRAM-INTERRUPTION NAMES

For the sake of convenience, certain program exceptions are grouped together under a single collective name. These collective names are used when it is necessary to refer to the complete set of exceptions, such as in instruction definitions. Three collective names are used:

Access exceptions
ASN-translation exceptions
Trace exceptions

The individual exceptions and their priorities are listed in the section "Multiple-Program-Interruption Conditions" in this chapter.

RECOGNITION OF ACCESS EXCEPTIONS

The figure "Handling of Access Exceptions" summarizes the conditions that can cause access exceptions and the action taken when they are encountered.

Any access exception is recognized as part of the execution of the instruction with which the exception is associated.

An access exception is not recognized when the CPU attempts to prefetch from an unavailable location or detects some other access-exception condition, but a branch instruction or an interruption changes the instruction sequence such that the instruction is not executed.

Every instruction can cause an access exception to be recognized because of instruction fetch. Additionally, access exceptions associated with instruction execution may occur because of an access to an operand in storage.

An access exception due to fetching an instruction is indicated when the first instruction halfword cannot be fetched without encountering the exception. When the first halfword of the instruction has no access exceptions, access exceptions may be indicated for additional halfwords according to the instruction length specified by the first two bits of the instruction; however, when the operation can be performed without accessing the second or third halfwords of the instruction, it is unpredictable whether the access exception is indicated for the unused part. Since the indication of access exceptions for instruction fetch is common to all instructions, it is not covered in the individual instruction definitions.

Except where otherwise indicated in the individual instruction description, the following rules apply for exceptions associated with an access to an operand location. For a fetch-type operand, access exceptions are necessarily indicated only for that portion of the operand which is required for completing the operation. It is unpredictable whether access exceptions are indicated for those portions of a fetch-type operand which are not required for completing the operation. For a store-type operand, access exceptions are recognized for the entire operand even if the operation could be completed without the use of the inaccessible part of the operand. In situations where the value of a store-type operand is defined to be unpredictable, it is unpredictable whether an access exception is indicated.

Whenever an access to an operand location can cause an access exception to be recognized, the word "access" is included in the list of program exceptions in the description of the instruction. This entry also indicates which operand can cause the exception to be recognized and whether the exception is recognized on a fetch or store access to that operand location. Access exceptions are recognized only for the portion of the operand as defined by each particular instruction.
<table>
<thead>
<tr>
<th>Condition</th>
<th>Translation for Virtual Address of LRA</th>
<th>Translation and Access for Logical Address of TPRT</th>
<th>Translation and Access for Any Other Address</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Indication</td>
<td>Action</td>
<td>Indication</td>
</tr>
<tr>
<td>Control-register-0 contents&lt;sup&gt;1&lt;/sup&gt;</td>
<td>Invalid encoding of bits 8-12</td>
<td>TS</td>
<td>Suppress</td>
</tr>
<tr>
<td>Segment-table entry</td>
<td>Segment-table-length violation</td>
<td>cc3</td>
<td>Complete</td>
</tr>
<tr>
<td>Entry protected against fetching</td>
<td>A</td>
<td>Suppress</td>
<td>A</td>
</tr>
<tr>
<td>Invalid address of entry</td>
<td>I bit on</td>
<td>cc1</td>
<td>Complete</td>
</tr>
<tr>
<td>One in a bit position which is checked for zero&lt;sup&gt;3&lt;/sup&gt;</td>
<td>Page-table entry</td>
<td>Page-table-length violation</td>
<td>cc3</td>
</tr>
<tr>
<td>Entry protected against fetching</td>
<td>A</td>
<td>Suppress</td>
<td>A</td>
</tr>
<tr>
<td>Invalid address of entry</td>
<td>I bit on</td>
<td>cc2</td>
<td>Complete</td>
</tr>
<tr>
<td>One in a bit position which is checked for zero&lt;sup&gt;3&lt;/sup&gt;</td>
<td>Access for instruction fetch</td>
<td>Location protected</td>
<td>-</td>
</tr>
<tr>
<td>Invalid address</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Access for operands</td>
<td>Location protected</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Invalid address</td>
<td>-</td>
<td>-</td>
<td>A</td>
</tr>
</tbody>
</table>

**Explanation:**

- The condition does not apply.
- Action is to terminate except where otherwise specified in this publication.
- A translation-specification exception for an invalid code in control register 0, bit positions 8-12, is recognized as part of the execution of the instruction using address translation; when DAT is on, it is recognized during translation of the instruction address, and, when DAT is off, it is only recognized during execution of INVALIDATE PAGE TABLE ENTRY or for translation of the operand address of LOAD REAL ADDRESS.
- A translation-specification exception cannot occur for the logical address of TEST PROTECTION because this exception would have been recognized during the instruction fetch for the instruction.
- A translation-specification exception for a format error in a table entry is recognized only when the execution of an instruction requires the entry for translation of an address.
- The condition code is set as follows:
  0 Operand location not protected.
  1 Fetches permitted, but stores not permitted.
  2 Neither fetches nor stores permitted.

**Notes:**

1. Addressing exception.
2. Condition code 1 set.
3. Condition code 2 set.
5. Protection exception.
7. Segment-translation exception.
8. Translation-specification exception.

**Handling of Access Exceptions**
MULTIPLE PROGRAM-INTERRUPTION CONDITIONS

Except for PER events, only one program-interruption condition is indicated with a program interruption. The existence of one condition, however, does not preclude the existence of other conditions. When more than one program-interruption condition exists, only the condition having the highest priority is identified in the interruption code.

With two conditions of the same priority, it is unpredictable which is indicated. In particular, the priority of access exceptions associated with the two parts of an operand that crosses a page or protection boundary is unpredictable and is not necessarily related to the sequence specified for the access of bytes within the operand.

The type of ending which occurs (nullification, suppression, or termination) is that which is defined for the type of exception that is indicated in the interruption code. However, if a condition is indicated which permits termination, and another condition also exists which would cause either nullification or suppression, then the unit of operation is suppressed.

The figure "Priority of Program-Interruption Conditions" lists the priorities of all program-interruption conditions other than PER events and exceptions associated with some of the more complex control instructions. All exceptions associated with references to storage for a particular instruction halfword or a particular operand byte are grouped as a single entry called "access." The figure "Priority of Access Exceptions" lists the priority of access exceptions for a single access. Thus, the second figure specifies which of several exceptions, encountered either in the access of a particular portion of an instruction or in any particular access associated with an operand, has highest priority, and the first figure specifies the priority of this condition in relation to other conditions detected in the operation. Similarly, the priorities for exceptions occurring as part of ASN translation and tracing are covered in the figures "Priority of ASN-Translation Exceptions" and "Priority of Trace Exceptions," respectively.

For some instructions, the priority is shown in the individual instruction description.

The relative priorities of any two conditions listed in the figure can be found by comparing the priority numbers, as found in the figure, from left to right until a mismatch is found. If the first inequality is between numeric characters, either the two conditions are mutually exclusive or, if both can occur, the condition with the smaller number is indicated. If the first inequality is between alphabetic characters, then the two conditions are not exclusive, and it is unpredictable which is indicated when both occur.

To understand the use of the table, consider an example involving the instruction ADD DECIMAL, which is a six-byte instruction. Assume that the first four bytes of the instruction can be accessed but that the instruction crosses a boundary so that an addressing exception exists for the last two bytes. Additionally, assume that the first operand addressed by the instruction contains invalid decimal digits and is in a location that can be fetched from, but not stored into, because of key-controlled protection. The three exceptions which could result from attempted execution of the ADD DECIMAL are:

<table>
<thead>
<tr>
<th>Priority Number</th>
<th>Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>8.B</td>
<td>Access exceptions (operand 1).</td>
</tr>
<tr>
<td>8.D</td>
<td>Data exception.</td>
</tr>
</tbody>
</table>

Since the first inequality (7≤8) is between numeric characters, the addressing exception would be indicated. If, however, the entire ADD DECIMAL instruction can be fetched, and only the second two exceptions listed above exist, then the inequality (B≤D) is between alphabetic characters, and it is unpredictable whether the protection exception or the data exception would be indicated.
1. Specification exception due to any PSW error of the type that causes an immediate interruption.  
2. Specification exception due to an odd instruction address in the PSW.  
3. Access exceptions for first halfword of EXECUTE.  
4. Access exceptions for second halfword of EXECUTE.  
5. Specification exception due to target instruction of EXECUTE not being specified on halfword boundary.  
7.C.1 Vector-operation exception.  
7.C.2 Operation exception.  
7.C.3 Privileged-operation exception for privileged instructions.  
7.C.4 Execute exception  
7.C.5 Special-operation exception  
8.A Specification exception due to conditions other than those included in 1, 2, and 5 above.  
8.B Access exceptions for an access to an operand in storage.  
8.C Access exceptions for any other access to an operand in storage.  
8.D Data exception.  
8.E Decimal-divide exception.  
8.F Trace exceptions.  
9. Events other than PER events, exceptions which result in completion, and the following exceptions: fixed-point divide, floating-point divide, operand, and unnormalized operand. Either these exceptions and events are mutually exclusive or their priority is specified in the corresponding definitions.

Priority of Program-Interruption Conditions (Part 1 of 2)
Explanation:
Numbers indicate priority, with "1" being the highest priority; letters indicate no priority.

1. PSW errors which cause an immediate interruption may be introduced by a new PSW loaded as a result of an interruption or by the instructions LOAD PSW, SET SYSTEM MASK, and STORE THEN OR SYSTEM MASK. The priority shown in the chart is for a PSW error introduced by an interruption and may also be considered as the priority for a PSW error introduced by the previous instruction. The error is introduced only if the instruction encounters no other exceptions. The resulting interruption has a higher priority than any interruption caused by the instruction which would have been executed next; it has lower priority, however, than any interruption caused by the instruction which introduced the erroneous PSW.

2. Priorities 3, 4, and 5 are for the EXECUTE instruction, and priorities starting with 6 are for the target instruction. When no EXECUTE is encountered, priorities 3, 4, and 5 do not apply.

3. Separate accesses may occur for each halfword of an instruction. The second instruction halfword is accessed only if bits 0-1 of the instruction are not both zeros. The third instruction halfword is accessed only if bits 0-1 of the instruction are both ones. Access exceptions for one of these halfwords are not necessarily recognized if the instruction can be completed without use of the contents of the halfword or if an exception of lower priority can be determined without the use of the halfword.

4. As in instruction fetching, separate accesses may occur for each portion of an operand. Each of these accesses is of equal priority, and the two entries 8.B and 8.C are listed to represent the relative priorities of exceptions associated with any two of these accesses. Access exceptions for INSERT STORAGE KEY EXTENDED, INSERT VIRTUAL STORAGE KEY, INVALIDATE PAGE TABLE ENTRY, LOAD REAL ADDRESS, RESET REFERENCE BIT EXTENDED, SET STORAGE KEY EXTENDED, and TEST PROTECTION are also included in 8.B.

5. For MOVE LONG and COMPARE LOGICAL LONG, an access exception for a particular operand can be indicated only if the R field for that operand designates an even-numbered register.

6. The exception can be indicated only if the sign, digit, or digits responsible for the exception were fetched without encountering an access exception.

7. The exception can be indicated only if the digits used in establishing the exception, and also the signs, were fetched without encountering an access exception, only if the signs are valid, and only if the digits used in establishing the exception are valid.

Priority of Program-Interruption Conditions (Part 2 of 2)

Access Exceptions

The access exceptions consist of those exceptions which can be encountered while using an absolute, instruction, logical, real, or virtual address to access storage. Thus, with DAT on, the exceptions are:

1. Translation specification
2. Segment translation
3. Page translation
4. Addressing
5. Protection (key-controlled, page, and low-address)

With DAT off, the exceptions are:

1. Addressing
2. Protection (key-controlled and low-address)

Additionally, the instructions LOAD REAL ADDRESS and INVALIDATE PAGE TABLE ENTRY can encounter a translation-specification exception even with DAT off.

Chapter 6. Interruptions 6-29
<table>
<thead>
<tr>
<th></th>
<th>Protection exception (low-address protection) due to a store-type operand reference with an effective address in the range 0-511.</th>
</tr>
</thead>
<tbody>
<tr>
<td>B.1</td>
<td>Translation-specification exception due to invalid encoding of bits 8-12 of control register 0.¹</td>
</tr>
<tr>
<td>B.2</td>
<td>Segment-translation exception due to segment-table entry being outside table.²</td>
</tr>
<tr>
<td>B.3</td>
<td>Addressing exception for access to segment-table entry.³</td>
</tr>
<tr>
<td>B.4</td>
<td>Segment-translation exception due to I bit in segment-table entry having the value one.²</td>
</tr>
<tr>
<td>B.5</td>
<td>Translation-specification exception due to invalid ones in segment-table entry.³</td>
</tr>
<tr>
<td>B.6</td>
<td>Page-translation exception due to page-table entry being outside table.²</td>
</tr>
<tr>
<td>B.7</td>
<td>Addressing exception for access to page-table entry.¹</td>
</tr>
<tr>
<td>B.8</td>
<td>Page-translation exception due to I bit in page-table entry having the value one.²</td>
</tr>
<tr>
<td>B.9</td>
<td>Translation-specification exception due to invalid ones in page-table entry.³</td>
</tr>
<tr>
<td>B.10.A</td>
<td>Protection exception (page protection) due to a store-type operand reference to a virtual address which is protected against stores.⁴</td>
</tr>
<tr>
<td>B.10.B</td>
<td>Addressing exception for access to instruction or operand.</td>
</tr>
<tr>
<td>B.11</td>
<td>Protection exception (key-controlled protection) due to attempt to access a protected instruction or operand location.</td>
</tr>
</tbody>
</table>

**Explanation:**

¹ Not applicable when DAT is off, except for execution of INVALIDATE PAGE TABLE ENTRY and for translation of operand address of LOAD REAL ADDRESS.

² Not applicable when DAT is off; not applicable to operand addresses for LOAD REAL ADDRESS and TEST PROTECTION.

³ Not applicable when DAT is off except for translation of operand address for LOAD REAL ADDRESS.

⁴ Not applicable when DAT is off.

Priority of Access Exceptions
ASN-Translation Exceptions

The ASN-translation exceptions are those exceptions which are common to the process of translating an ASN in the instructions PROGRAM CALL, PROGRAM TRANSFER, and SET SECONDARY ASN. The exceptions and the priority in which they are detected are shown in the figure "Priority of ASN-Translation Exceptions."

1. Addressing exception for access to ASN-first-table entry.
2. AFX-translation exception due to I bit (bit 0) in ASN-first-table entry being one.
3. ASN-translation-specification exception due to invalid ones (bits 28-31) in ASN-first-table entry.
4. Addressing exception for access to ASN-second-table entry.
5. ASX-translation exception due to I bit (bit 0) in ASN-second-table entry being one.
6. ASN-translation-specification exception due to invalid ones (bits 30, 31, 60-63) in ASN-second-table entry.

Priority of ASN-Translation Exceptions

Trace Exceptions

The trace exceptions are those exceptions which can be encountered while forming a trace-table entry. The exceptions and their priority are shown in the figure "Priority of Trace Exceptions."

A. Protection exception (low-address protection) due to entry address being in the range 0-511.
B.1 Trace-table exception due to new entry reaching or crossing next 4K-byte boundary.
B.2 Addressing exception for access to trace-table entry.

Priority of Trace Exceptions

RESTART INTERRUPTION

The restart interruption provides a means for the operator or another CPU to invoke the execution of a specified program. The CPU cannot be disabled for this interruption.

A restart interruption causes the old PSW to be stored at real location 8 and a new PSW, designating the start of the program to be executed, to be fetched from real location 0. The instruction-length code and interruption code are not stored.

If the CPU is in the operating state, the exchange of the PSWs occurs at the completion of the current unit of operation and after all other pending interruption conditions for which the CPU is enabled have been honored. If the CPU is in the stopped state, the CPU enters the operating state and exchanges the PSWs without first honoring any other pending interruptions.

The restart interruption is initiated by activating the restart key. The operation can also be initiated at the addressed CPU by executing a SIGNAL PROCESSOR instruction which specifies the restart order.

When the rate control is set to the instruction-step position, it is unpredictable whether restart causes a unit of operation or additional interruptions to be performed after the PSWs have been exchanged.

Programming Note

To perform a restart when the CPU is in the check-stop state, the CPU has to be reset. Resetting with loss of the least amount of information can be accomplished by means of the system-reset-normal key, which does not clear the contents of program-addressable registers, including the control registers, but causes the channel subsystem to be reset. The CPU-reset SIGNAL PROCESSOR order can be used to clear the CPU without affecting the channel subsystem.

SUPERVISOR-CALL INTERRUPTION

The supervisor-call interruption occurs when the instruction SUPERVISOR CALL is executed. The CPU cannot be disabled for the interruption, and the interruption occurs immediately upon the execution of the instruction.
The supervisor-call interruption causes the old PSW to be stored at real location 32 and a new PSW to be fetched from real location 96.

The contents of bit positions 8-15 of the SUPERVISOR CALL instruction are placed in the rightmost byte of the interruption code. The leftmost byte of the interruption code is set to zero. The instruction-length code is 1, unless the instruction was executed by means of EXECUTE, in which case the code is 2.

The interruption code is placed at real locations 138-139; the instruction-length code is placed in bit positions 5 and 6 of the byte at real location 137, with the other bits set to zeros; and zeros are stored at real location 136.

PRIORITY OF INTERRUPTIONS

During the execution of an instruction, several interruption-causing events may occur simultaneously. The instruction may give rise to a program interruption, a request for an external interruption may be received, equipment malfunctioning may be detected, an I/O-interruption request may be made, and the restart key may be activated. Instead of the program interruption, a supervisor-call interruption might occur; or both can occur if PER is active. Simultaneous interruption requests are honored in a predetermined order.

An exigent machine-check condition has the highest priority. When it occurs, the current operation is terminated or nullified. Program and supervisor-call interruptions that would have occurred as a result of the current operation may be eliminated. Any pending repressible machine-check conditions may be indicated with the exigent machine-check interruption. Every reasonable attempt is made to limit the side effects of an exigent machine-check condition, and requests for external, I/O, and restart interruptions normally remain unaffected.

In the absence of an exigent machine-check condition, interruption requests existing concurrently at the end of a unit of operation are honored, in descending order of priority, as follows:

- Supervisor call
- Program
- Repressible machine check
- External
- Input/output
- Restart

The processing of multiple simultaneous interruption requests consists in storing the old PSW and fetching the new PSW belonging to the interruption first honored. This new PSW is subsequently stored without the execution of any instructions, and the new PSW associated with the next interruption is fetched. Storing and fetching of PSWs continues until no more interruptions are to be serviced. The priority is reevaluated after each new PSW is loaded. Each evaluation takes into consideration any additional interruptions which may have become pending. Additionally, external and I/O interruptions, as well as machine-check interruptions due to repressible conditions, occur only if the current PSW at the instant of evaluation indicates that the CPU is interruptible for the cause.

Instruction execution is resumed using the last-fetched PSW. The order of executing interruption subroutines is, therefore, the reverse of the order in which the PSWs are fetched.

If the new PSW for a program interruption does not specify the wait state and has an odd instruction address, or causes an access exception to be recognized, another program interruption occurs. Since this second interruption introduces the same unacceptable PSW, a string of interruptions is established. These program exceptions are recognized as part of the execution of the following instruction, and the string may be broken by an internal, I/O, machine-check, or restart interruption or by the stop function.

If the new PSW for a program interruption contains a zero in bit position 12 or contains a one in an unassigned bit position or if the leftmost seven bits of the instruction address are not zeros when bit 32 indicates 24-bit addressing, another program interruption occurs. This condition is of higher priority than restart, I/O, external, or repressible machine-check conditions, or the stop function, and CPU reset has to be used to break the string of interruptions.

A string of interruptions for other interruption classes can also exist if the new PSW allows the interruption which has just occurred. These include machine-check interruptions, external interruptions, and I/O interruptions due to PCI conditions generated because of CCWs which form a loop. Furthermore, a string of interruptions involving more than one interruption class can exist. For example, assume that the CPU-timer is negative and that the CPU-timer subclass mask is one. If the external new PSW has a one in an unassigned bit position, and the program new PSW is enabled for external interruptions, then a string of interruptions occurs, alternating between external and program. More complex strings of interruptions are possible. As long as more interruptions...
must be serviced, the string of inter-
ruptions cannot be broken by employing
the stop function; CPU reset is
required.

Similarly, CPU reset has to be invoked
to terminate the condition that exists
when an interruption is attempted with a
prefix value designating a storage
location that is not available to the
CPU.

Interruptions for all requests for which
the CPU is enabled occur before the CPU
is placed in the stopped state. When
the CPU is in the stopped state, restart
has the highest priority.

Programming Note

The order in which concurrent inter-
ruption requests are honored can be
changed to some extent by masking.
CHAPTER 7. GENERAL INSTRUCTIONS

Data Format ........................................................................................................ 7-2
Binary-Integer Representation ......................................................................... 7-2
Binary Arithmetic ............................................................................................... 7-5
Signed Binary Arithmetic .................................................................................. 7-5
Addition and Subtraction .................................................................................... 7-3
Fixed-Point Overflow .......................................................................................... 7-3
Unsigned Binary Arithmetic ............................................................................. 7-3
Signed and Logical Comparison ........................................................................ 7-4
Instructions ......................................................................................................... 7-4
ADD ...................................................................................................................... 7-8
ADD HALFWORD ................................................................................................. 7-8
ADD LOGICAL ..................................................................................................... 7-9
AND ....................................................................................................................... 7-9
BRANCH AND LINK ............................................................................................. 7-10
BRANCH AND SAVE ........................................................................................... 7-11
BRANCH AND SAVE AND SET MODE ................................................................. 7-11
BRANCH AND SET MODE ................................................................................... 7-12
BRANCH ON CONDITION .................................................................................... 7-12
BRANCH ON COUNT ........................................................................................... 7-13
BRANCH ON INDEX HIGH .................................................................................. 7-13
BRANCH ON INDEX LOW OR EQUAL ................................................................. 7-14
COMPARE ............................................................................................................. 7-14
COMPARE AND FORM CODEWORD .................................................................. 7-15
COMPARE AND SWAP ......................................................................................... 7-19
COMPARE DOUBLE AND SWAP ........................................................................... 7-19
COMPARE HALFWORD ......................................................................................... 7-20
COMPARE LOGICAL ............................................................................................. 7-21
COMPARE LOGICAL CHARACTERS UNDER MASK ........................................... 7-21
COMPARE LOGICAL LONG .................................................................................. 7-22
CONVERT TO BINARY .......................................................................................... 7-23
CONVERT TO DECIMAL ....................................................................................... 7-24
DIVIDE .................................................................................................................. 7-24
EXCLUSIVE OR ..................................................................................................... 7-25
EXECUTE ............................................................................................................... 7-26
INSERT CHARACTER ............................................................................................ 7-27
INSERT CHARACTERS UNDER MASK ................................................................. 7-27
INSERT PROGRAM MASK .................................................................................... 7-27
LOAD ....................................................................................................................... 7-28
LOAD ADDRESS ................................................................................................. 7-28
LOAD AND TEST .................................................................................................. 7-28
LOAD COMPLEMENT ............................................................................................ 7-28
LOAD HALFWORD ................................................................................................. 7-29
LOAD MULTIPLE ................................................................................................... 7-29
LOAD NEGATIVE .................................................................................................. 7-29
LOAD POSITIVE ................................................................................................. 7-30
MONITOR CALL .................................................................................................... 7-30
MOVE ...................................................................................................................... 7-31
MOVE INVERSE .................................................................................................... 7-31
MOVE LONG .......................................................................................................... 7-32
MOVE NUMERICs ................................................................................................. 7-35
MOVE WITH OFFSET ............................................................................................ 7-35
MOVE ZONES ......................................................................................................... 7-36
MULTIPLY ............................................................................................................... 7-36
MULTIPLY HALFWORD ......................................................................................... 7-37
OR ............................................................................................................................ 7-37
PACK ....................................................................................................................... 7-38
SET PROGRAM MASK ......................................................................................... 7-39
SHIFT LEFT DOUBLE ............................................................................................ 7-39
SHIFT LEFT DOUBLE LOGICAL ............................................................................. 7-40
SHIFT LEFT SINGLE ............................................................................................. 7-40
SHIFT LEFT SINGLE LOGICAL ............................................................................. 7-40
SHIFT RIGHT DOUBLE ........................................................................................ 7-41
SHIFT RIGHT DOUBLE LOGICAL .......................................................................... 7-41
SHIFT RIGHT SINGLE .......................................................................................... 7-41
SHIFT RIGHT SINGLE LOGICAL ......................................................................... 7-42
STORE ..................................................................................................................... 7-42
STORE CHARACTER ............................................................................................. 7-42
STORE CHARACTERS UNDER MASK ................................................................. 7-42
Chapter 7. General Instructions 7-1
This chapter includes all the unprivileged instructions described in this publication other than the decimal and floating-point instructions.

**DATA FORMAT**

The general instructions treat data as being of four types: signed binary integers, unsigned binary integers, unstructured logical data, and decimal data. Data is treated as decimal by the conversion, packing, and unpacking instructions. Decimal data is described in Chapter 8, "Decimal Instructions."

The general instructions manipulate data which resides in general registers or in storage or is introduced from the instruction stream. Some general instructions operate on data which resides in the PSW or the TOD clock.

In a storage-to-storage operation the operand fields may be defined in such a way that they overlap. The effect of this overlap depends upon the operation. When the operands remain unchanged, as in COMPARE or TRANSLATE AND TEST, overlapping does not affect the execution of the operation. For instructions such as MOVE and TRANSLATE, one operand is replaced by new data, and the execution of the operation may be affected by the amount of overlap and the manner in which data is fetched or stored. For purposes of evaluating the effect of overlapped operands, data is considered to be handled one eight-bit byte at a time. Special rules apply to the operands of MOVE LONG and MOVE INVERSE.

**BINARY-INTEGER REPRESENTATION**

Binary integers are treated as signed or unsigned.

In an unsigned binary integer, all bits are used to express the absolute value of the number. When two unsigned binary integers of different lengths are added, the shorter number is considered to be extended on the left with zeros.

In some operations, the result is achieved by the use of the one's complement of the number. The one's complement of a number is obtained by inverting each bit of the number, including the sign.

For signed binary integers, the leftmost bit represents the sign, which is followed by the numeric field. Positive numbers are represented in true binary notation with the sign bit set to zero. When the value is zero, all bits are zeros, including the sign bit. Negative numbers are represented in two's-complement binary notation with a one in the sign-bit position.

Specifically, a negative number is represented by the two's complement of the positive number of the same absolute value. The two's complement of a number is obtained by forming the one's complement of the number, adding a value of one in the rightmost bit position, allowing a carry into the sign position, and ignoring any carry out of the sign position.

This number representation can be considered the rightmost portion of an infinitely long representation of the number. When the number is positive, all bits to the left of the most significant bit of the number are zeros. When the number is negative, these bits are ones. Therefore, when a signed operand must be extended with bits on the left, the extension is achieved by setting these bits equal to the sign bit of the operand.

The notation for signed binary integers does not include a negative zero. It has a number range in which, for a given length, the set of negative nonzero numbers is one larger than the set of positive nonzero numbers. The maximum positive number consists of a sign bit of zero followed by all ones, whereas the maximum negative number (the negative number with the greatest absolute
value) consists of a sign bit of one followed by all zeros.

A signed binary integer of either sign, except for zero and the maximum negative number, can be changed to a number of the same magnitude but opposite sign by forming its two's complement. Forming the two's complement of a number is equivalent to subtracting the number from zero. The two's complement of zero is zero.

The two's complement of the maximum negative number cannot be represented in the same number of bits. When an operation, such as LOAD COMPLEMENT, attempts to produce the two's complement of the maximum negative number, the result is the maximum negative number, and a fixed-point-overflow exception is recognized. An overflow does not result, however, when the maximum negative number is complemented as an intermediate result but the final result is within the representable range. An example of this case is a subtraction of the maximum negative number from -1. The product of two maximum negative numbers of a given length is representable as a positive number of double that length.

In discussions of signed binary integers in this publication, a signed binary integer includes the sign bit. Thus, the expression "32-bit signed binary integer" denotes an integer with 31 numeric bits and a sign bit, and the expression "64-bit signed binary integer" denotes an integer with 63 numeric bits and a sign bit.

In an arithmetic operation, a carry out of the numeric field of a signed binary integer is carried into the sign bit. However, in algebraic left-shifting, the sign bit does not change even if significant numeric bits are shifted out.

Programming Notes

1. An alternate way of forming the two's complement of a signed binary integer is to invert all bits to the left of the rightmost one bit, leaving the rightmost one bit and all zero bits to the right of it unchanged.

2. The numeric bits of a signed binary integer may be considered to represent a positive value, with the sign representing a value of either zero or the maximum negative number.

BINARY ARITHMETIC

SIGNED BINARY ARITHMETIC

Addition and Subtraction

Addition of signed binary integers is performed by adding all bits of each operand, including the sign bits. When one of the operands is shorter, the shorter operand is considered to be extended on the left to the length of the longer operand by propagating the sign-bit value.

Subtraction is performed by adding the one's complement of the second operand and a value of one to the first operand.

Fixed-Point Overflow

A fixed-point-overflow condition exists for signed binary addition or subtraction when the carry out of the sign-bit position and the carry out of the leftmost numeric bit position disagree. Detection of an overflow does not affect the result produced by the addition. In mathematical terms, signed addition and subtraction produce a fixed-point overflow when the result is outside the range of representation for signed binary integers. Specifically, for ADD and SUBTRACT, which operate on 32-bit signed binary integers, there is an overflow when the proper result would be greater than or equal to $2^{31}$ or less than $-2^{31}$. The actual result placed in the general register after an overflow differs from the proper result by $2^{32}$. A fixed-point overflow causes a program interruption if allowed by the program mask.

The instructions SHIFT LEFT SINGLE and SHIFT LEFT DOUBLE produce an overflow when the result is outside the range of representation for signed binary integers. The actual result differs from that for addition and subtraction in that the sign of the result remains the same as the original sign.

UNSIGNED BINARY ARITHMETIC

Addition of unsigned binary integers is performed by adding all bits of each operand. When one of the operands is shorter, the shorter operand is considered to be extended on the left with zeros. Unsigned binary arithmetic is used in address arithmetic for adding the X, B, and D fields. (See the
section "Address Generation" in Chapter 5, "Program Execution." It is also used to obtain the addresses of the function bytes in TRANSLATE and TRANSLATE AND TEST. Furthermore, unsigned binary arithmetic is used on 32-bit unsigned binary integers by ADD LOGICAL and SUBTRACT LOGICAL. Given the same two operands, ADD and ADD LOGICAL produce the same 32-bit result. The instructions differ only in the interpretation of this result. ADD interprets the result as a signed binary integer and inspects it for sign, magnitude, and overflow to set the condition code accordingly. ADD LOGICAL interprets the result as an unsigned binary integer and sets the condition code according to whether the result is zero and whether there was a carry out of bit position 0. Such a carry is not considered an overflow, and no program interruption for overflow can occur for ADD LOGICAL.

SUBTRACT LOGICAL differs from ADD LOGICAL in that the one's complement of the second operand and a value of one are added to the first operand.

Programming Notes

1. Logical addition and subtraction may be used to perform arithmetic on multiple-precision binary integer operands. Thus, for multiple-precision addition, ADD LOGICAL can be used to add the corresponding parts of the operands beginning with the lowest-order parts. If the condition code indicates a carry, a value of one should be added to the sum of the next-higher-order parts. If the multiple-precision operands are signed, ADD should be used on the highest-order parts. The condition code then indicates any overflow or the proper sign and magnitude of the entire result; an overflow is also indicated by a program interruption for fixed-point overflow if allowed by the program mask. If the multiple-precision operands are unsigned, ADD LOGICAL should be used throughout.

2. Another use for ADD LOGICAL is to increment values representing binary counters, which are allowed to wrap around from all ones to all zeros without indicating overflow.

SIGNED AND LOGICAL COMPARISON

Comparison operations determine whether two operands are equal or not and, for most operations, which of two unequal operands is the greater (high). Signed-binary-comparison operations are provided which treat the operands as signed binary integers, and logical-comparison operations are provided which treat the operands as unsigned binary integers or as unstructured data.

COMPARE and COMPARE HALFWORD are signed-binary-comparison operations. These instructions are equivalent to SUBTRACT and SUBTRACT HALFWORD without replacing either operand, the resulting difference being used only to set the condition code. The operations permit comparison of numbers of opposite sign which differ by 2^{31} or more. Thus, unlike SUBTRACT, COMPARE cannot cause overflow.

Logical comparison of two operands is performed byte by byte, in a left-to-right sequence. The operands are equal when all their bytes are equal. When the operands are unequal, the comparison result is determined by a left-to-right comparison of corresponding bit positions in the first unequal pair of bytes: the zero bit in the first unequal pair of bits indicates the low operand, and the one bit the high operand. Since the remaining bit and byte positions do not change the comparison, it is not necessary to continue comparing unequal operands beyond the first unequal bit pair.

INSTRUCTIONS

The general instructions and their mnemonics, formats, and operation codes are listed in the figure "Summary of General Instructions." The figure also indicates when the condition code is set and the exceptional conditions in operand designations, data, or results that cause a program interruption.

A detailed definition of instruction formats, operand designation and length, and address generation is contained in the section "Instructions" in Chapter 5, "Program Execution." Exceptions to the general rules stated in that section are explicitly identified in the individual instruction descriptions.

Note: In the detailed descriptions of the individual instructions, the mnemonics and the symbolic operand designations for the assembler language are shown with each instruction. For example, LTR is the mnemonic and R1, R2 the operand designation.
Programming Note

The general instructions in the 370-XA mode differ from those provided in the System/370 mode in that (1) conditional-swapping and branch-and-save facilities which are optional in the System/370 mode are part of the standard instruction set in the 370-XA mode, and (2) the following additional general instructions are available in the 370-XA mode:

- BRANCH AND SAVE AND SET MODE
- BRANCH AND SET MODE
- COMPARE AND FORM CODEWORD

In general, bimodal addressing affects the general instructions only in the manner in which logical storage addresses are handled. The instructions BRANCH AND LINK (BAL, BALR), COMPARE LOGICAL LONG, LOAD ADDRESS, MOVE LONG, and TRANSLATE AND TEST are affected in that the leftmost byte of the results in registers is handled differently in the two modes. Otherwise, the general instructions are executed the same way in both the 24-bit and 31-bit addressing modes.
<table>
<thead>
<tr>
<th>Name</th>
<th>Mnemonic</th>
<th>Characteristics</th>
<th>Op Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD</td>
<td>AR</td>
<td>RR C</td>
<td>IF</td>
</tr>
<tr>
<td>ADD</td>
<td>A</td>
<td>RX C</td>
<td>A IF</td>
</tr>
<tr>
<td>ADD HALFWORD</td>
<td>AH</td>
<td>RX C</td>
<td>A IF</td>
</tr>
<tr>
<td>ADD LOGICAL</td>
<td>ALR</td>
<td>RR C</td>
<td>A</td>
</tr>
<tr>
<td>ADD LOGICAL</td>
<td>AL</td>
<td>RX C</td>
<td>A</td>
</tr>
<tr>
<td>AND</td>
<td>NR</td>
<td>RR C</td>
<td>A</td>
</tr>
<tr>
<td>AND</td>
<td>N</td>
<td>RX C</td>
<td>A</td>
</tr>
<tr>
<td>AND (character)</td>
<td>NC</td>
<td>SS C</td>
<td>A</td>
</tr>
<tr>
<td>AND (immediate)</td>
<td>NI</td>
<td>SI C</td>
<td>A</td>
</tr>
<tr>
<td>BRANCH AND LINK</td>
<td>BALR</td>
<td>RR T</td>
<td>B R</td>
</tr>
<tr>
<td>BRANCH AND LINK</td>
<td>BASR</td>
<td>RX T</td>
<td>B R</td>
</tr>
<tr>
<td>BRANCH AND SAVE</td>
<td>BASIS</td>
<td>RR T</td>
<td>B R</td>
</tr>
<tr>
<td>BRANCH AND SAVE</td>
<td>BAS</td>
<td>RX T</td>
<td>B R</td>
</tr>
<tr>
<td>BRANCH AND SAVE AND SET MODE</td>
<td>BASSM</td>
<td>RR T</td>
<td>B R</td>
</tr>
<tr>
<td>BRANCH AND SET MODE</td>
<td>BSM</td>
<td>RR T</td>
<td>B R</td>
</tr>
<tr>
<td>BRANCH ON CONDITION</td>
<td>BCR</td>
<td>RR T</td>
<td>B</td>
</tr>
<tr>
<td>BRANCH ON CONDITION</td>
<td>BC</td>
<td>RX T</td>
<td>B</td>
</tr>
<tr>
<td>BRANCH ON COUNT</td>
<td>BCTR</td>
<td>RR T</td>
<td>B R</td>
</tr>
<tr>
<td>BRANCH ON COUNT</td>
<td>BCT</td>
<td>RX T</td>
<td>B R</td>
</tr>
<tr>
<td>BRANCH ON INDEX HIGH</td>
<td>BXH</td>
<td>RS T</td>
<td>B R</td>
</tr>
<tr>
<td>BRANCH ON INDEX LOW OR EQUAL</td>
<td>BXLE</td>
<td>RS T</td>
<td>B R</td>
</tr>
<tr>
<td>COMPARE</td>
<td>CR</td>
<td>RR C</td>
<td>A SP</td>
</tr>
<tr>
<td>COMPARE</td>
<td>C</td>
<td>RX C</td>
<td>A</td>
</tr>
<tr>
<td>COMPARE AND FORM CODEWORD</td>
<td>CFC</td>
<td>S C</td>
<td>A SP $</td>
</tr>
<tr>
<td>COMPARE AND SWAP</td>
<td>CS</td>
<td>RS C</td>
<td>A SP $</td>
</tr>
<tr>
<td>COMPARE DOUBLE AND SWAP</td>
<td>CDS</td>
<td>RS C</td>
<td>A SP $</td>
</tr>
<tr>
<td>COMPARE HALFWORD</td>
<td>CH</td>
<td>RX C</td>
<td>A</td>
</tr>
<tr>
<td>COMPARE LOGICAL</td>
<td>CLR</td>
<td>RR C</td>
<td>A</td>
</tr>
<tr>
<td>COMPARE LOGICAL (character)</td>
<td>CLC</td>
<td>SS C</td>
<td>A</td>
</tr>
<tr>
<td>COMPARE LOGICAL (immediate)</td>
<td>CLI</td>
<td>SI C</td>
<td>A</td>
</tr>
<tr>
<td>COMPARE LOGICAL C. UNDER MASK</td>
<td>CLM</td>
<td>RS C</td>
<td>A SP II</td>
</tr>
<tr>
<td>COMPARE LOGICAL LONG</td>
<td>CLCL</td>
<td>RR C</td>
<td>A SP II</td>
</tr>
<tr>
<td>CONVERT TO BINARY</td>
<td>CVB</td>
<td>RX A</td>
<td>D</td>
</tr>
<tr>
<td>CONVERT TO DECIMAL</td>
<td>CVD</td>
<td>RX A</td>
<td>A</td>
</tr>
<tr>
<td>DIVIDE</td>
<td>DR</td>
<td>RR SP</td>
<td>IK</td>
</tr>
<tr>
<td>DIVIDE</td>
<td>D</td>
<td>RX A</td>
<td>SP $</td>
</tr>
<tr>
<td>EXCLUSIVE OR</td>
<td>XR</td>
<td>RR C</td>
<td>A</td>
</tr>
<tr>
<td>EXCLUSIVE OR</td>
<td>X</td>
<td>RX C</td>
<td>A</td>
</tr>
<tr>
<td>EXCLUSIVE OR (character)</td>
<td>XC</td>
<td>SS C</td>
<td>A</td>
</tr>
<tr>
<td>EXCLUSIVE OR (immediate)</td>
<td>XI</td>
<td>SI C</td>
<td>A</td>
</tr>
<tr>
<td>EXECUTE</td>
<td>EX</td>
<td>RX AI SP</td>
<td>EX</td>
</tr>
<tr>
<td>INSERT CHARACTER</td>
<td>IC</td>
<td>RX A</td>
<td>A</td>
</tr>
<tr>
<td>INSERT CHARACTERS UNDER MASK</td>
<td>ICM</td>
<td>RS C</td>
<td>A</td>
</tr>
<tr>
<td>INSERT PROGRAM MASK</td>
<td>IPM</td>
<td>RRE</td>
<td>R</td>
</tr>
<tr>
<td>LOAD</td>
<td>LR</td>
<td>RR A</td>
<td>A</td>
</tr>
<tr>
<td>LOAD</td>
<td>L</td>
<td>RX A</td>
<td>A</td>
</tr>
<tr>
<td>LOAD ADDRESS</td>
<td>LA</td>
<td>RX A</td>
<td>A</td>
</tr>
<tr>
<td>LOAD AND TEST</td>
<td>LTR</td>
<td>RR C</td>
<td>IF</td>
</tr>
<tr>
<td>LOAD COMPLEMENT</td>
<td>LCR</td>
<td>RR C</td>
<td>IF</td>
</tr>
</tbody>
</table>

Summary of General Instructions (Part 1 of 3)
<table>
<thead>
<tr>
<th>Name</th>
<th>Mnemonic</th>
<th>Characteristics</th>
<th>Op Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOAD HALFWORD</td>
<td>LH</td>
<td>R RX A</td>
<td>48 R</td>
</tr>
<tr>
<td>LOAD MULTIPLE</td>
<td>LM</td>
<td>R RS A</td>
<td>98 R</td>
</tr>
<tr>
<td>LOAD NEGATIVE</td>
<td>LHR</td>
<td>R RR C</td>
<td>11 R</td>
</tr>
<tr>
<td>LOAD POSITIVE</td>
<td>LPR</td>
<td>R RR C</td>
<td>10 R</td>
</tr>
<tr>
<td>MONITOR CALL</td>
<td>MC</td>
<td>R SI A</td>
<td>AF MO</td>
</tr>
<tr>
<td>MOVE (character)</td>
<td>MVC</td>
<td>ST SS A</td>
<td>D2 ST</td>
</tr>
<tr>
<td>MOVE (immediate)</td>
<td>MVI</td>
<td>ST SI A</td>
<td>92 ST</td>
</tr>
<tr>
<td>MOVE INVERSE</td>
<td>MVCIN</td>
<td>ST SS MI A</td>
<td>1E8 ST</td>
</tr>
<tr>
<td>MOVE LONG</td>
<td>MVL</td>
<td>ST RR C A SP II</td>
<td>0E R</td>
</tr>
<tr>
<td>MOVE NUMERICIS</td>
<td>MVN</td>
<td>ST SS A</td>
<td>D1 ST</td>
</tr>
<tr>
<td>MOVE WITH OFFSET</td>
<td>MVO</td>
<td>ST SS A</td>
<td>D1 ST</td>
</tr>
<tr>
<td>MOVE ZONES</td>
<td>MVZ</td>
<td>ST SS A</td>
<td>D3 ST</td>
</tr>
<tr>
<td>MULTIPLY</td>
<td>MR</td>
<td>R RR A SP</td>
<td>1C R</td>
</tr>
<tr>
<td>MULTIPLY</td>
<td>M</td>
<td>R RX A SP</td>
<td>5C R</td>
</tr>
<tr>
<td>MULTIPLY HALFWORD</td>
<td>MH</td>
<td>R RX A</td>
<td>4C R</td>
</tr>
<tr>
<td>OR</td>
<td>OR</td>
<td>R RR C A</td>
<td>16 R</td>
</tr>
<tr>
<td>OR (character)</td>
<td>OC</td>
<td>ST SS C A</td>
<td>56 ST</td>
</tr>
<tr>
<td>OR (immediate)</td>
<td>OI</td>
<td>ST SI C A</td>
<td>96 ST</td>
</tr>
<tr>
<td>PACK</td>
<td>PACK</td>
<td>ST SS A</td>
<td>F2 ST</td>
</tr>
<tr>
<td>SET PROGRAM MASK</td>
<td>SPM</td>
<td>R R L SP IF</td>
<td>04 R</td>
</tr>
<tr>
<td>SHIFT LEFT DOUBLE</td>
<td>SLDA</td>
<td>R RS C SP IF</td>
<td>8F R</td>
</tr>
<tr>
<td>SHIFT LEFT DOUBLE LOGICAL</td>
<td>SDL</td>
<td>R RS SP IF</td>
<td>8D R</td>
</tr>
<tr>
<td>SHIFT LEFT SINGLE</td>
<td>SLA</td>
<td>R RS C IF</td>
<td>8B R</td>
</tr>
<tr>
<td>SHIFT LEFT SINGLE LOGICAL</td>
<td>SLL</td>
<td>R RS IF</td>
<td>89 R</td>
</tr>
<tr>
<td>SHIFT RIGHT DOUBLE</td>
<td>SRDA</td>
<td>R RS SP</td>
<td>8E R</td>
</tr>
<tr>
<td>SHIFT RIGHT DOUBLE LOGICAL</td>
<td>SRDL</td>
<td>R RS SP</td>
<td>8C R</td>
</tr>
<tr>
<td>SHIFT RIGHT SINGLE</td>
<td>SRA</td>
<td>R RS C</td>
<td>8A R</td>
</tr>
<tr>
<td>SHIFT RIGHT SINGLE LOGICAL</td>
<td>SRL</td>
<td>R RS</td>
<td>88 R</td>
</tr>
<tr>
<td>STORE CHARACTER</td>
<td>STC</td>
<td>R RX A</td>
<td>50 ST</td>
</tr>
<tr>
<td>STORE CHARACTERS UNDER MASK</td>
<td>STCM</td>
<td>R RS A $</td>
<td>42 ST</td>
</tr>
<tr>
<td>STORE CLOCK</td>
<td>STCK</td>
<td>R S C A $</td>
<td>BE ST</td>
</tr>
<tr>
<td>STORE HALFWORD</td>
<td>STH</td>
<td>R RX A</td>
<td>285 B</td>
</tr>
<tr>
<td>STORE MULTIPLE</td>
<td>STM</td>
<td>R RS A</td>
<td>90 ST</td>
</tr>
<tr>
<td>SUBTRACT</td>
<td>SR</td>
<td>R RR C IF</td>
<td>1B R</td>
</tr>
<tr>
<td>SUBTRACT</td>
<td>S</td>
<td>R RX C A IF</td>
<td>5B R</td>
</tr>
<tr>
<td>SUBTRACT HALFWORD</td>
<td>SH</td>
<td>R RX C IF</td>
<td>4B R</td>
</tr>
<tr>
<td>SUBTRACT LOGICAL</td>
<td>SLR</td>
<td>R RR C IF</td>
<td>1F R</td>
</tr>
<tr>
<td>SUBTRACT LOGICAL</td>
<td>SL</td>
<td>R RX C IF</td>
<td>5F R</td>
</tr>
<tr>
<td>SUPERVISOR CALL</td>
<td>SVC</td>
<td>R RR $</td>
<td>0A ST</td>
</tr>
<tr>
<td>TEST AND SET</td>
<td>TS</td>
<td>R S C A $</td>
<td>93 ST</td>
</tr>
<tr>
<td>TEST UNDER MASK</td>
<td>TM</td>
<td>R SI C A</td>
<td>91 ST</td>
</tr>
<tr>
<td>TRANSLATE</td>
<td>TR</td>
<td>R SS A GM</td>
<td>1D DC</td>
</tr>
<tr>
<td>TRANSLATE AND TEST</td>
<td>TRT</td>
<td>R SS C A</td>
<td>0102 ST</td>
</tr>
<tr>
<td>UNPACK</td>
<td>UNPK</td>
<td>ST SS A</td>
<td>F3 ST</td>
</tr>
<tr>
<td>UPDATE TREE</td>
<td>UPT</td>
<td>ST E C A SP II</td>
<td>901 ST</td>
</tr>
</tbody>
</table>

Summary of General Instructions (Part 2 of 3)
Explanation:

- A: Causes serialization and checkpoint synchronization.
- B: Causes serialization.
- C: Access exceptions for logical addresses.
- D: Access exceptions for instruction address.
- E: PER branch event.
- EX: Condition code is set.
- F: Data exception.
- G: E instruction format.
- GM: Execute exception.

Instruction execution includes the implied use of multiple general registers:
- General registers 1 and 2 for TRANSLATE AND TEST.
- General registers 1, 2, and 3 for COMPARE AND FORM CODEWORD.
- General registers 0-5 for UPDATE TREE.

IF: Fixed-point-overflow exception.
II: Interruptible instruction.
IK: Fixed-point-divide exception.
L: New condition code is loaded.
MI: Move-inverse facility.
MU: Monitor event.
R: PER general-register-alteration event.
RR: RR instruction format.
RRE: RRE instruction format.
RS: RS instruction format.
RX: RX instruction format.
S: S instruction format.
SI: SI instruction format.
SP: Specification exception.
SS: SS instruction format.
ST: PER storage-alteration event.
T: Trace exceptions (includes trace table, addressing, and low-address protection).

Summary of General Instructions (Part 3 of 3)

ADD

AR R1, R2 [RR]

<table>
<thead>
<tr>
<th>'1A'</th>
<th>R1, R2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8 12 15</td>
</tr>
</tbody>
</table>

A R1, D2(X1, B2) [RX]

<table>
<thead>
<tr>
<th>'5A'</th>
<th>R1, X1, B2, D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8 12 16 20 31</td>
</tr>
</tbody>
</table>

The second operand is added to the first operand, and the sum is placed at the first-operand location. The operands and the sum are treated as 32-bit signed binary integers.

When there is an overflow, the result is obtained by allowing any carry into the sign-bit position and ignoring any carry out of the sign-bit position, and condition code 3 is set. If the fixed-point-overflow mask is one, a program interruption for fixed-point overflow occurs.

Resulting Condition Code:

- 0: Result zero; no overflow
- 1: Result less than zero; no overflow
- 2: Result greater than zero; no overflow
- 3: Overflow

Program Exceptions:

Access (fetch, operand 2 of A only)
Fixed-point overflow

ADD HALFWORD

AH R1, D2(X1, B-) [RX]

<table>
<thead>
<tr>
<th>'9A'</th>
<th>R1, X1, B2, D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8 12 16 20 31</td>
</tr>
</tbody>
</table>

The second operand is added to the first operand, and the sum is placed at the first-operand location. The second operand is two bytes in length and is treated as a 16-bit signed binary inte-
ger. The first operand and the sum are treated as 32-bit signed binary integers.

When there is an overflow, the result is obtained by allowing any carry into the sign-bit position and ignoring any carry out of the sign-bit position, and condition code 3 is set. If the fixed-point-overflow mask is one, a program interruption for fixed-point overflow occurs.

**Resulting Condition Code:**

0 Result zero; no overflow  
1 Result less than zero; no overflow  
2 Result greater than zero; no overflow  
3 Overflow

**Program Exceptions:**  
Access (fetch, operand 2)  
Fixed-point overflow

**Programming Note**

An example of the use of the `ADD HALF-WORD` instruction is given in Appendix A.

```plaintext
ADD LOGICAL
```

```plaintext
ALR R1, R2 [RR]
```

```plaintext
'1E' R1 R2
```

0 8 12 15

```plaintext
AL R1, D2(X2, B2) [RX]
```

```plaintext
'5E' R1 X2 B2 D2
```

0 8 12 16 20 31

The second operand is added to the first operand, and the sum is placed at the first-operand location. The operands and the sum are treated as 32-bit unsigned binary integers.

**Resulting Condition Code:**

0 Result zero; no carry  
1 Result not zero; no carry  
2 Result zero; carry  
3 Result not zero; carry

**Program Exceptions:**  
Access (fetch, operand 2 of AL only)

---

```
AND
```

```plaintext
NR R1, R2 [RR]
```

```plaintext
'14' R1 R2
```

0 8 12 15

```plaintext
N R1, D2(X2, B2) [RX]
```

```plaintext
'54' R1 X2 B2 D2
```

0 8 12 16 20 31

```plaintext
NI D1(B1), I3 [SI]
```

```plaintext
'94' I3 B1 D1
```

0 8 16 20 31

```plaintext
NC D1(L, B1), D2(B2) [SS]
```

```plaintext
'D4' L B1 D1 D2 D3
```

0 8 16 20 32 36 47

The AND of the first and second operands is placed at the first-operand location. The connective AND is applied to the operands bit by bit. A bit position in the result is set to one if the corresponding bit positions in both operands contain ones; otherwise, the result bit is set to zero.

For AND (NC), each operand is processed left to right. When the operands overlap, the result is obtained as if the operands were processed one byte at a time and each result byte were stored immediately after fetching the necessary operand bytes.

For AND (NI), the first operand is one byte in length, and only one byte is stored.

**Resulting Condition Code:**

0 Result zero  
1 Result not zero  
2 --  
3 --

**Program Exceptions:**  
Access (fetch, operand 2, N and NC;  
fetch and store, operand 1, NI  
and NC)
Programming Notes

1. An example of the use of the AND instruction is given in Appendix A.

2. The AND instruction may be used to set a bit to zero.

3. Accesses to the first operand of AND (NI) and AND (NC) consist in fetching a first-operand byte from storage and subsequently storing the updated value. These fetch and store accesses to a particular byte do not necessarily occur one immediately after the other. Thus, the instruction AND cannot be safely used to update a location in storage if the possibility exists that another CPU or a channel program may also be updating the location. An example of this effect is shown for OR (OI) in the section "Multiprogramming and Multiprocessing Examples" in Appendix A.

BRANCH AND LINK

BALR \( R_1, R_2 \) [RR]

\[
\begin{array}{c|c|c}
0 & 8 & 12 15
\end{array}
\]

BAL \( R_1, D_2(X_2,B_2) \) [RX]

\[
\begin{array}{c|c|c|c}
0 & 8 & 12 & 16 20 31
\end{array}
\]

Information from the current PSW, including the updated instruction address, is loaded as link information at the first-operand location. Subsequently, the instruction address is replaced by the branch address.

In the RX format, the second-operand address is used as the branch address. In the RR format, the contents of general register \( R_2 \) are used to generate the branch address; however, when the \( R_2 \) field is zero, the operation is performed without branching. The branch address is computed before general register \( R_1 \) is changed.

The link information in the 24-bit addressing mode consists of the instruction-length code (ILC), the condition code (CC), the program-mask bits, and the rightmost 24 bits of the updated instruction address, arranged in the following format:

<table>
<thead>
<tr>
<th>ILC</th>
<th>CC</th>
<th>Program Mask</th>
<th>Instruction Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>2</td>
<td>4 8</td>
<td>31</td>
</tr>
</tbody>
</table>

The instruction-length code is 1 or 2.

The link information in the 31-bit addressing mode consists of the right half of the PSW, that is, the addressing-mode bit (always a one) and a 31-bit updated instruction address, arranged in the following format:

<table>
<thead>
<tr>
<th>Instruction Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 31</td>
</tr>
</tbody>
</table>

Condition Code: The code remains unchanged.

Program Exceptions:

Trace (\( R_2 \) field nonzero, BALR only)

Programming Notes

1. An example of the use of the BRANCH AND LINK instruction is given in Appendix A.

2. When the \( R_2 \) field in the RR format is zero, the link information is loaded without branching.

3. The BRANCH AND LINK instruction (BAL and BALR) is provided in the 370-XA mode for compatibility purposes. It is recommended that, where possible, the BRANCH AND SAVE instruction (BAS and BASR) be used and BRANCH AND LINK avoided, since the latter places nonzero information in bit positions 0-7 of the link register in the 24-bit addressing mode, which may lead to problems. Additionally, BRANCH AND LINK may be slower than BRANCH AND SAVE because BRANCH AND SAVE always saves the right half of the PSW, and BRANCH AND LINK, which does not, may require additional time to test the addressing mode, and even more time, if the 24-bit addressing mode is in effect, to construct the ILC, condition code, and program mask to be placed in the leftmost byte of the link register.

4. The condition-code and program-mask information, which is provided in the leftmost byte of the link information only in the 24-bit addressing mode, can be obtained in both the 24-bit and 31-bit addressing modes by means of the INSERT PROGRAM MASK instruction.
BRANCH AND SAVE

BASR R₁, R₂ [RR]

<table>
<thead>
<tr>
<th>'0D'</th>
<th>R₁</th>
<th>R₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
</tr>
</tbody>
</table>

Bits 32-63 of the current PSW, including the updated instruction address, are saved as link information at the first-operand location. Subsequently, the instruction address is replaced by the branch address.

In the 24-bit addressing mode, the link information consists of a 24-bit instruction address with eight zeros appended on the left. In the 31-bit addressing mode, the link information consists of a 31-bit address with a one appended on the left.

In the RX format, the second-operand address is used as the branch address. In the RR format, the contents of general register R₂ are used to generate the branch address; however, when the R₂ field is zero, the operation is performed without branching.

Condition Code: The code remains unchanged.

Program Exceptions: Trace (R₂ field nonzero, BASR only)

Programming Notes

1. An example of the use of the BRANCH AND SAVE instruction is given in Appendix A.

2. The BRANCH AND SAVE instruction (BAS and BASR) is intended to be used for linkage to programs known to be in the same addressing mode as the caller. This instruction should be used in place of the BRANCH AND LINK instruction (BAL and BALR). See the programming notes at the end of the section "Subroutine Linkage" in Chapter 5, "Program Execution," for a detailed discussion of these and other linkage instructions. See also the programming note under BRANCH AND LINK for a discussion of the advantages of the BRANCH AND SAVE instruction.

BRANCH AND SAVE AND SET MODE

BASSM R₁, R₂ [RR]

<table>
<thead>
<tr>
<th>'0C'</th>
<th>R₁</th>
<th>R₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
</tr>
</tbody>
</table>

Bits 32-63 of the current PSW, including the updated instruction address, are saved as link information at the first-operand location. Subsequently, the addressing mode and instruction address in the current PSW are replaced from the second operand. The action associated with the second operand is not performed if the R₂ field is zero.

The contents of general register R₂ specify the new addressing mode and designate the branch address; however, when the R₂ field is zero, the operation is performed without branching and without setting the addressing mode.

When the contents of general register R₂ are used, bit 0 of the register specifies the new addressing mode and replaces bit 32 of the current PSW, and the branch address is generated from the contents of the register under the control of the new addressing mode. The new value for the PSW is computed before general register R₁ is changed.

Condition Code: The code remains unchanged.

Program Exceptions: Trace (R₂ field nonzero)

Programming Notes

1. An example of the use of the BRANCH AND SAVE AND SET MODE instruction is given in Appendix A.

2. BRANCH AND SAVE AND SET MODE is intended to be the principal calling instruction to subroutines which may operate in a different addressing mode from that of the caller. See the programming note at the end of the section "Subroutine Linkage" in Chapter 5, "Program Execution," for a detailed discussion of this and other linkage instructions.

Chapter 7. General Instructions 7-11
BRANCH AND SET MODE

BSM R₁, R₂  [RR]

<table>
<thead>
<tr>
<th>0B</th>
<th>R₁</th>
<th>R₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
</tr>
</tbody>
</table>

Bit 32 of the current PSW, the addressing mode, is inserted into the first operand. Subsequently the addressing mode and instruction address in the current PSW are replaced from the second operand. The action associated with an operand is not performed if the associated R field is zero.

The value of bit 32 of the PSW is placed in bit position 0 of general register R₁, and bits 1-31 of the register remain unchanged; however, when the R₁ field is zero, the bit is not inserted, and the contents of general register 0 are not changed.

The contents of general register R₂ specify the new addressing mode and designate the branch address; however, when the R₂ field is zero, the operation is performed without branching and without setting the addressing mode.

When the contents of general register R₂ are used, bit 0 of the register specifies the new addressing mode and replaces bit 32 of the current PSW, and the branch address is generated from the contents of the register under the control of the new addressing mode. The new value for the PSW is computed before general register R₁ is changed.

Condition Code: The code remains unchanged.

Program Exceptions: None.

Programming Notes

1. An example of the use of the BRANCH AND SET MODE instruction is given in Appendix A.

2. BRANCH AND SET MODE with an R₁ field of zero is intended to be the standard return instruction. BRANCH AND SAVE AND SET MODE with a nonzero R₁ field is intended to be used in a "glue module" to connect old 24-bit programs and new programs which may exploit bimodal addressing. See the programming note at the end of the section "Subroutine Linkage" in Chapter 5, "Program Execution," for a detailed discussion of this and other linkage instructions.

BRANCH ON CONDITION

BCR M₁, R₂  [RR]

<table>
<thead>
<tr>
<th>07</th>
<th>M₁</th>
<th>R₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
</tr>
</tbody>
</table>

The instruction address in the current PSW is replaced by the branch address if the condition code has one of the values specified by M₁; otherwise, normal instruction sequencing proceeds with the updated instruction address.

In the RX format, the second-operand address is used as the branch address. In the RR format, the contents of general register R₂ are used to generate the branch address; however, when the R₂ field is zero, the operation is performed without branching.

The M₁ field is used as a four-bit mask. The four condition codes (0, 1, 2, and 3) correspond, left to right, with the four bits of the mask, as follows:

<table>
<thead>
<tr>
<th>Condition Code</th>
<th>Instruction Bit No. of Mask</th>
<th>Mask Position Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>1</td>
<td>9</td>
<td>4</td>
</tr>
<tr>
<td>2</td>
<td>10</td>
<td>2</td>
</tr>
<tr>
<td>3</td>
<td>11</td>
<td>1</td>
</tr>
</tbody>
</table>

The current condition code is used to select the corresponding mask bit. If the mask bit selected by the condition code is one, the branch is successful. If the mask bit selected is zero, normal instruction sequencing proceeds with the next sequential instruction.

When the M₁ and R₂ fields of BRANCH ON CONDITION (BCR) are all ones and all zeros, respectively, a serialization and checkpoint-synchronization function is performed.

Condition Code: The code remains unchanged.

Program Exceptions: None.
Programming Notes

1. An example of the use of the BRANCH ON CONDITION instruction is given in Appendix A.

2. When a branch is to depend on more than one condition, the pertinent condition codes are specified in the mask as the sum of their mask position values. A mask of 12, for example, specifies that a branch is to be made when the condition code is 0 or 1.

3. When all four mask bits are zeros or when the R2 field in the RR format contains zero, the branch instruction is equivalent to a no-operation. When all four mask bits are ones, that is, the mask value is 15, the branch is unconditional unless the R2 field in the RR format is zero.

4. Execution of BCR 15,0 (that is, an instruction with a value of 07F0 hex) may result in significant performance degradation. To ensure optimum performance, the program should avoid use of BCR 15,0 except in cases when the serialization or the checkpoint-synchronization function is actually required.

5. Note that the relation between the RR and RX formats in branch-address specification is not the same as in operand-address specification. For branch instructions in the RX format, the branch address is the address specified by X2, B2, and D2; in the RR format, the branch address is contained in the register designated by R2. For operands, the address specified by X2, B2, and D2 is the operand address, but the register designated by R2 contains the operand, not the operand address.

BRANCH ON COUNT

BCTR R1, R2 [RR]

<table>
<thead>
<tr>
<th>'06'</th>
<th>R1</th>
<th>R2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
</tr>
</tbody>
</table>

BCT R1, D2(X2, B2) [RX]

<table>
<thead>
<tr>
<th>'46'</th>
<th>R1</th>
<th>X2</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

A one is subtracted from the first operand, and the result is placed at the first-operand location. The first operand and result are treated as 32-bit binary integers, with overflow ignored. When the result is zero, normal instruction sequencing proceeds with the updated instruction address. When the result is not zero, the instruction address in the current PSW is replaced by the branch address.

In the RX format, the second-operand address is used as the branch address. In the RR format, the contents of general register R2 are used to generate the branch address; however, when the R2 field is zero, the operation is performed without branching. The branch address is computed before general register R2 is changed.

Condition Code: The code remains unchanged.

Program Exceptions: None.

Programming Notes

1. An example of the use of the BRANCH ON COUNT instruction is given in Appendix A.

2. The first operand and result can be considered as either signed or unsigned binary integers since the result of a binary subtraction is the same in both cases.

3. An initial count of one results in zero, and no branching takes place; an initial count of zero results in -1 and causes branching to be executed; an initial count of -1 results in -2 and causes branching to be executed; and so on. In a loop, branching takes place each time the instruction is executed until the result is again zero. Note that, because of the number range, an initial count of -2^31 results in a positive value of 2^31 - 1.

4. Counting is performed without branching when the R2 field in the RR format contains zero.

BRANCH ON INDEX HIGH

BXH R1, R2, D2 (B2) [RS]

<table>
<thead>
<tr>
<th>'86'</th>
<th>R1</th>
<th>R2</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>
BRANCH ON INDEX LOW OR EQUAL

BXLE R1, R3, D2(B2) [RS]

<table>
<thead>
<tr>
<th>'87</th>
<th>R1</th>
<th>R3</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

An increment is added to the first operand, and the sum is compared with a compare value. The result of the comparison determines whether branching occurs. Subsequently, the sum is placed at the first-operand location. The second-operand address is used as a branch address. The R3 field designates registers containing the increment and the compare value.

For BRANCH ON INDEX HIGH, when the sum is high, the instruction address in the current PSW is replaced by the branch address. When the sum is low or equal, normal instruction sequencing proceeds with the updated instruction address.

For BRANCH ON INDEX LOW OR EQUAL, when the sum is low or equal, the instruction address in the current PSW is replaced by the branch address. When the sum is high, normal instruction sequencing proceeds with the updated instruction address.

When the R3 field is even, it designates a pair of registers; the contents of the even and odd registers of the pair are used as the increment and the compare value, respectively. When the R3 field is odd, it designates a single register, the contents of which are used as both the increment and the compare value.

For purposes of the addition and comparison, all operands and results are treated as 32-bit signed binary integers. Overflow caused by the addition is ignored.

The original contents of the compare-value register are used as the compare value even when that register is also specified to be the first-operand location. The branch address is computed before general register R1 is changed.

The sum is placed at the first-operand location, regardless of whether the branch is taken.

Condition Code: The code remains unchanged.

Program Exceptions: None.

Programming Notes

1. Several examples of the use of the BRANCH ON INDEX HIGH and BRANCH ON INDEX LOW OR EQUAL instructions are given in Appendix A.

2. The word "index" in the names of these instructions indicates that one of the major purposes is the incrementing and testing of an index value. The increment, being a signed binary integer, may be used to increase or decrease the value in general register R1 by an arbitrary amount.

3. Care must be taken in the 31-bit addressing mode when a data area in storage is at the rightmost end of an address space and a BRANCH ON INDEX LOW OR EQUAL or BRANCH ON INDEX HIGH instruction is used to step upward through the data. Since the addition and comparison operations performed during the execution of these instructions treat the operands as 32-bit signed binary integers, the value following $2^{31} - 1$ is not $2^{31}$, which cannot be represented in that format, but $-2^{31}$. The instruction does not provide an indication of such overflow. Consequently, some common looping techniques based on the use of these instructions do not work when a data area ends at address $2^{31} - 1$. This problem is illustrated in a BRANCH ON INDEX LOW OR EQUAL example in Appendix A.

COMPARE

CR R1, R2 [RR]

<table>
<thead>
<tr>
<th>'19</th>
<th>R1</th>
<th>R2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
</tr>
</tbody>
</table>

The first operand is compared with the second operand, and the result is indicated in the condition code. The operands are treated as 32-bit signed binary integers.

Resulting Condition Code:

0 Operands equal
1 First operand low
2 First operand high
3 --
Program Exceptions:
Access (fetch, operand 2 of C only)

COMPARE AND FORM CODEWORD

CFC  \( \text{D}_1(\text{B}_2) \)  [5]

<table>
<thead>
<tr>
<th>'B21A'</th>
<th>( \text{B}_2 )</th>
<th>( \text{D}_2 )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

General register 2 contains an index, which is used along with the contents of general registers 1 and 3 to designate the starting addresses of two fields in storage, called the first and third operands. The first and third operands are logically compared, and a codeword is formed for use in sort/merge algorithms.

The second-operand address is not used to address data. Bits 17-30 of the second-operand address, with one rightmost and one leftmost zero appended, are used as a 16-bit index limit. Bit 31 of the second-operand address is the operand-control bit. When bit 31 is zero, the codeword is formed from the high operand; when bit 31 is one, the codeword is formed from the low operand. The remainder of the second-operand address is ignored.

General registers 1 and 3 contain the base addresses of the first and third operands. Bits 16-31 of general register 2 are used as an index for addressing both the first and third operands. General registers 1, 2, and 3 must all initially contain even values; otherwise, a specification exception is recognized.

The operation consists in comparing the first and third operands halfword by halfword and incrementing the index until an unequal pair of halfwords is found or the index exceeds the index limit. This proceeds in units of operation, between which interruptions may occur.

At the start of a unit of operation, the index, bits 16-31 of general register 2, is logically compared with the index limit. If the index is larger, the instruction is completed by placing the contents of general register 3, with bit 0 set to one, in general register 2, and by setting condition code 0.

If the index is less than or equal to the index limit, the index is applied to the first-operand and third-operand base addresses to locate the current pair of halfwords to be compared. The index, with 16 leftmost zeros appended, and the contents of general register 1 are added to form a 32-bit intermediate value. A carry out of bit 0, if any, is ignored. The address of the current first-operand halfword is generated from the intermediate value by following the normal rules for operand address generation. The address of the current third-operand halfword is formed in the same manner by adding the contents of general register 3 and the index.

The current first-operand and third-operand halfwords are logically compared. If they are equal, general register 2 is incremented by 2, and a unit of operation ends.

If the compare values are unequal, general register 2 is incremented by 2 and then shifted left logically by 16 positions. If the operand-control bit is zero, (1) the one's complement of the higher halfword is placed in the right half of general register 2, and (2) if operand 1 was higher, the contents of general registers 1 and 3 are interchanged. If the operand-control bit is one, (1) the lower halfword is placed in the right half of general register 2, and (2) if operand 1 was lower, the contents of general registers 1 and 3 are interchanged.

For the purpose of recognizing access exceptions, operand 1 and operand 3 are both considered to have a length equal to 2 more than the value of the index limit minus the index. When the index is initially larger than the index limit, access exceptions are not recognized for the storage operands. For operands longer than 4K bytes, access exceptions are not recognized more than 4K bytes beyond the byte being processed. Access exceptions are not recognized more than 4K bytes beyond the first unequal byte and are not recognized when a specification exception exists.

If the \( \text{B}_2 \) field designates general register 2, it is unpredictable whether or not the index limit is recomputed; thus, in this case the operand length is unpredictable. However, in no case can the operands exceed \( 2^{15} \) bytes in length.

Resulting Condition Code:
0  Operands equal
1  Operand-control bit zero and operand 1 low, or operand-control bit one and operand 3 low
2  Operand-control bit zero and operand 1 high, or operand-control bit one and operand 3 high
3  --

Program Exceptions:
Access (fetch, operands 1 and 3)
Specification
Programming Notes

1. The offset of the halfword of the first and third operands at which comparison is to begin should be placed in bit positions 16-31 of general register 2 before executing COMPARE AND FORM CODEWORD. The index limit derived from the second-operand address should be the offset of the last halfword of the first and third operands for which comparison can be made. When the operands do not compare equal, the left half of the codeword formed in general register 2 by the execution of COMPARE AND FORM CODEWORD gives the offset of the first halfword not compared. If the codewords compare equal in an UPDATE TREE operation, bit positions 0-15 of general register 2 will contain the offset at which another COMPARE AND FORM CODEWORD should resume comparison for breaking codeword ties. Operand-control-bit values of zero or one are used for sorting operands in ascending or descending order, respectively.

2. The condition code indicates the results of comparing operands up to 32,768 bytes long. Equal operands result in a negative codeword in general register 2. A negative codeword also results when the index limit is 32,766 and the operands that are compared differ in only their last two bytes. If this latter codeword is used by UPDATE TREE, an incorrect result may be indicated in general registers 0 and 1. Therefore, the index limit should not exceed 32,764 when the resulting codeword is to be used by UPDATE TREE.

3. The figures "Operation of COMPARE AND FORM CODEWORD" and "Execution of COMPARE AND FORM CODEWORD" contain summaries of the operation.

4. Special precautions should be taken if COMPARE AND FORM CODEWORD is made the target of EXECUTE. See the programming note concerning interruptible instructions under EXECUTE.

5. Further programming notes concerning interruptible instructions are included in the section "Interruptible Instructions" in Chapter 5, "Program Execution."
<table>
<thead>
<tr>
<th>Operand-</th>
<th>Control Bit</th>
<th>Relation</th>
<th>Resulting Condition Code</th>
<th>Result in GR2</th>
<th>Result in GR1</th>
<th>Result in GR3</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>op1 = op3</td>
<td>0</td>
<td>OGR3b1</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>op1 &lt; op3</td>
<td>1</td>
<td>X, nop3</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>op1 &gt; op3</td>
<td>2</td>
<td>X, nop1</td>
<td>OGR3</td>
<td>OGR1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>op1 = op3</td>
<td>0</td>
<td>OGR3b1</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>op1 &lt; op3</td>
<td>2</td>
<td>X, top1</td>
<td>OGR3</td>
<td>OGR1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>op1 &gt; op3</td>
<td>1</td>
<td>X, top3</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

**Explanation:**
- The contents of the register remain unchanged.
- OGR1: The original contents of GR1
- OGR3: The original contents of GR3
- OGR3b1: The original contents of GR3 with bit 0 set to one
- X: Bits 0-15 of GR2 contain 2 more than the index of the first unequal halfword.
- nop1: Bits 16-31 of GR2 contain the one's complement of the first unequal halfword in operand 1.
- nop3: Bits 16-31 of GR2 contain the one's complement of the first unequal halfword in operand 3.
- top1: Bits 16-31 of GR2 contain the first unequal halfword in operand 1.
- top3: Bits 16-31 of GR2 contain the first unequal halfword in operand 3.

Operation of COMPARE AND FORM CODEWORD
Execution of COMPARE AND FORM CODEWORD
COMPARE AND SWAP

CS \( R_1, R_3, D_2(B_2) \) [RS]

<table>
<thead>
<tr>
<th>'BA'</th>
<th>R_1</th>
<th>R_3</th>
<th>B_2</th>
<th>D_2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

COMPARE DOUBLE AND SWAP

CDS \( R_1, R_3, D_2(B_2) \) [RS]

<table>
<thead>
<tr>
<th>'BB'</th>
<th>R_1</th>
<th>R_3</th>
<th>B_2</th>
<th>D_2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

The first and second operands are compared. If they are equal, the third operand is stored at the second-operand location. If they are unequal, the second operand is loaded into the first-operand location. The result of the comparison is indicated in the condition code.

For COMPARE AND SWAP, the first and third operands are 32 bits in length, with each operand occupying a general register. The second operand is a word in storage.

For COMPARE DOUBLE AND SWAP, the first and third operands are 64 bits in length, with each operand occupying an even-odd pair of general registers. The second operand is a doubleword in storage.

When an equal comparison occurs, the third operand is stored at the second-operand location. The fetch of the second operand for purposes of comparison and the store into the second-operand location appear to be a block-concurrent interlocked-update reference as observed by other CPUs.

When the result of the comparison is unequal, the second-operand location remains unchanged. However, on some models, the value may be fetched and subsequently stored back unchanged at the second-operand location. This update appears to be a block-concurrent interlocked-update reference as observed by other CPUs.

A serialization function is performed before the operand is fetched and again after the operation is completed.

The second operand of COMPARE AND SWAP must be designated on a word boundary. The \( R_t \) and \( R_3 \) fields for COMPARE DOUBLE AND SWAP must each designate an even register, and the second operand for the CDS instruction must be designated on a doubleword boundary. Otherwise, a specification exception is recognized.

Resulting Condition Code:

0 First and second operands equal, second operand replaced by third operand
1 First and second operands unequal, first operand replaced by second operand
2 --
3 --

Program Exceptions:

Access (fetch and store, operand 2) Specification

Programming Notes

1. Several examples of the use of the COMPARE AND SWAP and COMPARE DOUBLE AND SWAP instructions are given in Appendix A.

2. COMPARE AND SWAP can be used by CPU programs sharing common storage areas in either a multiprogramming or multiprocessing environment. Two examples are:

   a. By performing the following procedure, a CPU program can modify the contents of a storage location even though the possibility exists that the CPU program may be interrupted by another CPU program that will update the location or that another CPU program may simultaneously update the location. First, the entire word containing the byte or bytes to be updated is loaded into a general register. Next, the updated value is computed and placed in another general register. Then COMPARE AND SWAP is executed with the \( R_t \) field designating the register that contains the original value and the \( R_3 \) field designating the register that contains the updated value. If the update has been successful, condition code 0 is set. If the storage location no longer contains the original value, the update has not been successful, the general register designated by the \( R_t \) field of the COMPARE AND SWAP instruction contains the new current value of the storage location, and condition code 1 is set. When condition code 1 is set, the CPU program can repeat the procedure using the new current value.
b. COMPARE AND SWAP can be used for controlled sharing of a common storage area, including the capability of leaving a message (in a chained list of messages) when the common area is in use. To accomplish this, a word in storage can be used as a control word, with a zero value in the word indicating that the common area is not in use and that no messages exist, a negative value indicating that the area is in use and that no messages exist, and a nonzero positive value indicating that the common area is in use and that the value is the address of the most recent message added to the list. Thus, any number of CPU programs desiring to seize the area can use COMPARE AND SWAP to update the control word to indicate that the area is in use or to add messages to the list. The single CPU program which has seized the area can also safely use COMPARE AND SWAP to remove messages from the list.

3. COMPARE DOUBLE AND SWAP can be used in a manner similar to that described for COMPARE AND SWAP. In addition, it has another use. Consider a chained list, with a control word used to address the first message in the list, as described in programming note 2b above. If multiple CPU programs are to be permitted to delete messages by using COMPARE AND SWAP (and not just the single program which has seized the common area), there is a possibility the list will be incorrectly updated. This would occur if, for example, after one program has fetched the address of the most recent message in order to remove the message, another program removes the first two messages and then adds the first message back into the chain. The first program, on continuing, cannot easily detect that the list is changed. By increasing the size of the control word to a doubleword containing both the first message address and a word with a change number that is incremented for each modification of the list, and by using COMPARE DOUBLE AND SWAP to update both fields together, the possibility of the list being incorrectly updated is reduced to a negligible level. That is, an incorrect update can occur only if the first program is delayed while changes exactly equal in number to a multiple of $2^{32}$ take place and only if the last change places the original message address in the control word.

4. COMPARE AND SWAP and COMPARE DOUBLE AND SWAP do not interlock against storage accesses by channel programs. Therefore, the instructions should not be used to update a location at which a channel program may store, since the channel-program data may be lost.

5. For the case of a condition-code setting of 1, COMPARE AND SWAP and COMPARE DOUBLE AND SWAP may or may not, depending on the model, cause any of the following to occur for the second-operand location: a PER storage-alteration event may be recognized; a protection exception for storing may be recognized; and, provided no access exception exists, the change bit may be set to one.

**COMPARE HALFWORD**

CH $\text{R}_1$, $\text{D}_2(\text{X}_2, \text{B}_2)$  [RX]

<table>
<thead>
<tr>
<th>0</th>
<th>8</th>
<th>12</th>
<th>16</th>
<th>20</th>
<th>31</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The first operand is compared with the second operand, and the result is indicated in the condition code. The second operand is two bytes in length and is treated as a 16-bit signed binary integer. The first operand is treated as a 32-bit signed binary integer.

**Resulting Condition Code:**

0 Operands equal
1 First operand low
2 First operand high
3 --

**Program Exceptions:**

Access (fetch, operand 2)

**Programming Note**

An example of the use of the COMPARE HALFWORD instruction is given in Appendix A.
COMPARE LOGICAL

CLR $R_1,$R_2 [RR]

<table>
<thead>
<tr>
<th>'15'</th>
<th>$R_1$</th>
<th>$R_2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
</tr>
</tbody>
</table>

CL $R_1,$D_2($X_2,$B_2) [RX]

<table>
<thead>
<tr>
<th>'55'</th>
<th>$R_1$</th>
<th>$X_2$</th>
<th>$B_2$</th>
<th>$D_2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

CLI $D_1($B_1$),$I_2$ [SI]

<table>
<thead>
<tr>
<th>'95'</th>
<th>$I_2$</th>
<th>$B_1$</th>
<th>$D_1$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

CLC $D_1($L,$B_2$),D_2($B_2$) [SS]

<table>
<thead>
<tr>
<th>'D5'</th>
<th>$L$</th>
<th>$B_1$</th>
<th>$D_1$</th>
<th>$B_2$</th>
<th>$D_2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>16</td>
<td>20</td>
<td>32</td>
<td>36</td>
</tr>
</tbody>
</table>

The first operand is compared with the second operand, and the result is indicated in the condition code.

The comparison proceeds left to right, byte by byte, and ends as soon as an inequality is found or the end of the fields is reached. For COMPARE LOGICAL (CL) and COMPARE LOGICAL (CLC), access exceptions may or may not be recognized for the portion of a storage operand to the right of the first unequal byte.

Resulting Condition Code:

0 Operands equal
1 First operand low
2 First operand high
3 --

Program Exceptions:

Access (fetch, operand 2, CL and CLC; fetch, operand 1, CLI and CLC)

Programming Notes

1. Examples of the use of the COMPARE LOGICAL instruction are given in Appendix A.

2. COMPARE LOGICAL treats all bits of each operand alike as part of a field of unstructured logical data. For COMPARE LOGICAL (CLC), the comparison may extend to field lengths of 256 bytes.

COMPARE LOGICAL CHARACTERS UNDER MASK

CLM $R_1,$M_1,$D_2($B_2$) [RS]

<table>
<thead>
<tr>
<th>'BD'</th>
<th>$R_1$</th>
<th>$M_1$</th>
<th>$B_2$</th>
<th>$D_2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

The first operand is compared with the second operand under control of a mask, and the result is indicated in the condition code.

The contents of the $M_1$ field are used as a mask. These four bits, left to right, correspond one for one with the four bytes, left to right, of general register $R_1$. The byte positions corresponding to ones in the mask are considered as a contiguous field and are compared with the second operand. The second operand is a contiguous field in storage, starting at the second-operand address and equal in length to the number of ones in the mask. The bytes in the general register corresponding to zeros in the mask do not participate in the operation.

The comparison proceeds left to right, byte by byte, and ends as soon as an inequality is found or the end of the fields is reached.

When the mask is not zero, exceptions associated with storage-operand access are recognized for no more than the number of bytes specified by the mask. Access exceptions may or may not be recognized for the portion of a storage operand to the right of the first unequal byte. When the mask is zero, access exceptions are recognized for one byte at the second-operand address.

Resulting Condition Code:

0 Operands equal, or mask bits all zeros
1 First operand low
2 First operand high
3 --

Program Exceptions:

Access (fetch, operand 2)

Programming Note

An example of the use of the COMPARE LOGICAL CHARACTERS UNDER MASK instruction is given in Appendix A.
COMPARE LOGICAL LONG

CLCL R1, R2 [RR]

<table>
<thead>
<tr>
<th>'0F'</th>
<th>R1</th>
<th>R2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
</tr>
<tr>
<td></td>
<td>15</td>
<td></td>
</tr>
</tbody>
</table>

The first operand is compared with the second operand, and the result is indicated in the condition code. The shorter operand is considered to be extended on the right with padding bytes.

The R1 and R2 fields each designate an even-odd pair of general registers and must designate an even-numbered register; otherwise, a specification exception is recognized.

The location of the leftmost byte of the first operand and second operand is designated by the contents of general registers R1 and R2, respectively. The number of bytes in the first-operand and second-operand locations is specified by bits 8-31 of general registers R1 + 1 and R2 + 1, respectively. Bit positions 0-7 of general register R2 + 1 contain the padding byte. The contents of bit positions 0-7 of general register R1 + 1 are ignored.

The handling of the addresses in general registers R1 and R2 is dependent on the addressing mode.

In the 24-bit addressing mode, the contents of bit positions 8-31 of general registers R1 and R2 constitute the address, and the contents of bit positions 0-7 are ignored. In the 31-bit addressing mode, the contents of bit positions 1-31 of general registers R1 and R2 constitute the address, and the contents of bit position 0 are ignored.

The contents of the registers just described are shown in the figure "Register Contents for COMPARE LOGICAL LONG."

---

**Register Contents for COMPARE LOGICAL LONG**

<table>
<thead>
<tr>
<th>24-Bit Addressing Mode</th>
<th>31-Bit Addressing Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>R1</strong></td>
<td><strong>R1</strong></td>
</tr>
<tr>
<td>&quot;&quot;&quot;&quot;&quot;&quot;&quot;&quot; First-Operand Address</td>
<td></td>
</tr>
<tr>
<td>0 8 31</td>
<td>0 1 31</td>
</tr>
<tr>
<td><strong>R1 + 1</strong></td>
<td><strong>R1 + 1</strong></td>
</tr>
<tr>
<td>&quot;&quot;&quot;&quot;&quot;&quot;&quot;&quot; First-Operand Length</td>
<td></td>
</tr>
<tr>
<td>0 8 31</td>
<td>0 8 31</td>
</tr>
<tr>
<td><strong>R2</strong></td>
<td><strong>R2</strong></td>
</tr>
<tr>
<td>&quot;&quot;&quot;&quot;&quot;&quot;&quot;&quot; Second-Operand Address</td>
<td></td>
</tr>
<tr>
<td>0 8 31</td>
<td>0 1 31</td>
</tr>
<tr>
<td><strong>R2 + 1</strong></td>
<td><strong>R2 + 1</strong></td>
</tr>
<tr>
<td>Pad Second-Operand Length</td>
<td></td>
</tr>
<tr>
<td>0 8 31</td>
<td>0 8 31</td>
</tr>
</tbody>
</table>

---

7-22 370-XA Principles of Operation
The comparison proceeds left to right, byte by byte, and ends as soon as an inequality is found or the end of the longer operand is reached. If the operands are not of the same length, the shorter operand is considered to be extended on the right with the appropriate number of padding bytes.

If both operands are of zero length, the operands are considered to be equal.

The execution of the instruction is interruptible. When an interruption occurs, other than one that causes termination, the contents of general registers \( R_1 + 1 \) and \( R_2 + 1 \) are decremented by the number of bytes compared, and the contents of general registers \( R_1 \) and \( R_2 \) are incremented by the same number, so that the instruction, when reexecuted, resumes at the point of interruption. The leftmost bits which are not part of the address in general registers \( R_1 \) and \( R_2 \) are set to zeros; the contents of bit positions 0-7 of general registers \( R_1 + 1 \) and \( R_2 + 1 \) remain unchanged; and the condition code is unpredictable. If the operation is interrupted after the shorter operand has been exhausted, the length field pertaining to the shorter operand is zero, and its address is updated accordingly.

If the operation ends because of an inequality, the address fields in general registers \( R_1 \) and \( R_2 \) at completion identify the first unequal byte in each operand. The lengths in bit positions 8-31 of general registers \( R_1 + 1 \) and \( R_2 + 1 \) are decremented by the number of bytes that were equal, unless the inequality occurred with the padding byte, in which case the length field for the shorter operand is set to zero. The addresses in general registers \( R_1 \) and \( R_2 \) are incremented by the amounts by which the corresponding length fields were reduced.

If the two operands, including the padding byte, if necessary, are equal, both length fields are made zero at completion, and the addresses are incremented by the corresponding operand-length values.

At the completion of the operation, the leftmost bits which are not part of the address in general registers \( R_1 \) and \( R_2 \) are set to zeros, including the case when one or both of the initial length values are zero. The contents of bit positions 0-7 of general registers \( R_1 + 1 \) and \( R_2 + 1 \) remain unchanged.

Access exceptions for the portion of a storage operand to the right of the first unequal byte may or may not be recognized. For operands longer than 2K bytes, access exceptions are not recognized more than 2K bytes beyond the byte being processed. Access exceptions are not indicated for locations more than 2K bytes beyond the first unequal byte.

When the length of an operand is zero, no access exceptions are recognized for that operand. Access exceptions are not recognized for an operand if the \( R \) field associated with that operand is odd.

Resulting Condition Code:

- 0 Operands equal, or both zero length
- 1 First operand low
- 2 First operand high
- 3 --

Program Exceptions:

Access (fetch, operands 1 and 2)

Specification

Programming Notes

1. An example of the use of the COMPARE LOGICAL LONG instruction is given in Appendix A.
2. When the \( R_1 \) and \( R_2 \) fields are the same, the operation proceeds in the same way as when two distinct pairs of registers having the same contents are specified, and, in the absence of dynamic modification of the operand area by another CPU or by a channel program, condition code 0 is set. However, it is unpredictable whether access exceptions are recognized for the operand since the operation can be completed without storage being accessed.
3. Other programming notes concerning interruptible instructions are included in the section "Interruptible Instructions" in Chapter 5, "Program Execution."
4. Special precautions should be taken when COMPARE LOGICAL LONG is made the target of EXECUTE. See the programming note concerning interruptible instructions under EXECUTE.

CONVERT TO BINARY

\[
\text{CVB } R_1, D_2(X_2, B_2) \quad [RX]
\]

<table>
<thead>
<tr>
<th>'4F'</th>
<th>( R_1 )</th>
<th>( X_2 )</th>
<th>( B_2 )</th>
<th>( D_2 )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

The second operand is changed from decimal to binary, and the result is placed at the first-operand location.
The second operand occupies eight bytes in storage and has the format of packed decimal data, as described in Chapter 8, "Decimal Instructions." It is checked for valid sign and digit codes, and a data exception is recognized when an invalid code is detected.

The result of the conversion is a 32-bit signed binary integer, which is placed in general register $R_t$. The maximum positive number that can be converted and still be contained in a 32-bit register is $2,147,483,647$; the maximum negative number (the negative number with the greatest absolute value) that can be converted is $-2,147,483,648$. For any decimal number outside this range, the operation is completed by placing the 32 rightmost bits of the binary result in the register, and a fixed-point-divide exception is recognized.

**Condition Code:** The code remains unchanged.

**Program Exceptions:**
- Access (store, operand 2)
- Data
- Fixed-point divide

**Programming Notes**
1. An example of the use of the CONVERT TO BINARY instruction is given in Appendix A.
2. When the second operand is negative, the result is in two's-complement notation.
3. The storage-operand references for CONVERT TO BINARY may be multiple-access references. (See the section "Storage-Operand Consistency" in Chapter 5, "Program Execution.")

### CONVERT TO DECIMAL

**CVD** $R_1, D_2(X_2, B_2)$  [RX]

<table>
<thead>
<tr>
<th>'4E'</th>
<th>$R_1$</th>
<th>$X_2$</th>
<th>$B_2$</th>
<th>$D_2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

The first operand is changed from binary to decimal, and the result is stored at the second-operand location. The first operand is treated as a 32-bit signed binary integer.

The result occupies eight bytes in storage and is in the format for packed decimal data, as described in Chapter 8, "Decimal Instructions." The rightmost four bits of the result represent the sign. A positive sign is encoded as 1100; a negative sign is encoded as 1101.

**Condition Code:** The code remains unchanged.

**Program Exceptions:**
- Access (fetch, operand 2)
- Data
- Fixed-point divide

**Programming Notes**
1. An example of the use of the CONVERT TO DECIMAL instruction is given in Appendix A.
2. The number to be converted is a 32-bit signed binary integer obtained from a general register. Since 15 decimal digits are available for the result, and the decimal equivalent of 31 bits requires at most 10 decimal digits, an overflow cannot occur.
3. The storage-operand references for CONVERT TO DECIMAL may be multiple-access references. (See the section "Storage-Operand Consistency" in Chapter 5, "Program Execution.")

### DIVIDE

**DR** $R_1, R_2$  [RR]

<table>
<thead>
<tr>
<th>'1D'</th>
<th>$R_1$</th>
<th>$R_2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
</tr>
</tbody>
</table>

**D** $R_1, D_2(X_2, B_2)$  [RX]

<table>
<thead>
<tr>
<th>'5D'</th>
<th>$R_1$</th>
<th>$X_2$</th>
<th>$B_2$</th>
<th>$D_2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

The doubleword first operand (the dividend) is divided by the second operand (the divisor), and the remainder and the quotient are placed at the first-operand location.

The $R_1$ field designates an even-odd pair of general registers, and must designate an even-numbered register; otherwise, a specification exception is recognized.

The dividend is treated as a 64-bit signed binary integer. The divisor, the remainder, and the quotient are treated as 32-bit signed binary integers. The remainder is placed in general register
and the quotient is placed in general register \( R_t + 1 \).

The sign of the quotient is determined by the rules of algebra. The remainder has the same sign as the dividend, except that a zero quotient or a zero remainder is always positive.

When the divisor is zero, or when the magnitudes of the dividend and divisor are such that the quotient cannot be expressed by a 32-bit signed binary integer, a fixed-point-divide exception is recognized. This includes the case of division of zero by zero.

**Condition Code:** The code remains unchanged.

**Program Exceptions:**

- Access (fetch, operand 2 of D only)
- Fixed-point divide
- Specification

**EXCLUSIVE OR**

\[
XR \quad R_t, R_2 \quad \text{[RR]}
\]

\[
\begin{array}{cccc}
& 17' & R_1 & R_2 \\
0 & 8 & 12 & 15
\end{array}
\]

\[
X \quad R_t, D_2(X_2, B_2) \quad \text{[RX]}
\]

\[
\begin{array}{cccccc}
& 57' & R_1 & X_2 & B_2 & D_2 \\
0 & 8 & 12 & 16 & 20 & 31
\end{array}
\]

\[
XI \quad D_1(B_1), I_2 \quad \text{[SI]}
\]

\[
\begin{array}{cccc}
& 97' & I_2 & B_1 & D_1 \\
0 & 8 & 16 & 20 & 31
\end{array}
\]

\[
XC \quad D_1(L, B_1), D_2(B_2) \quad \text{[SS]}
\]

\[
\begin{array}{cccccc}
& D7' & L & B_1 & D_1 & B_2 & D_2 \\
0 & 8 & 16 & 20 & 32 & 36 & 47
\end{array}
\]

The EXCLUSIVE OR of the first and second operands is placed at the first-operand location.

The connective EXCLUSIVE OR is applied to the operands bit by bit. A bit position in the result is set to one if the corresponding bit positions in the two operands are unlike; otherwise, the result bit is set to zero.

For EXCLUSIVE OR (XC), each operand is processed left to right. When the operands overlap, the result is obtained as if the operands were processed one byte at a time and each result byte were stored immediately after fetching the necessary operand bytes.

For EXCLUSIVE OR (XI), the first operand is one byte in length, and only one byte is stored.

**Resulting Condition Code:**

- 0 Result zero
- 1 Result not zero
- 2 --
- 3 --

**Program Exceptions:**

- Access (fetch, operand 2, X and XC; fetch and store, operand 1, XI and XC)

**Programming Notes**

1. An example of the use of the EXCLUSIVE OR instruction is given in Appendix A.

2. EXCLUSIVE OR may be used to invert a bit, an operation particularly useful in testing and setting programmed binary bit switches.

3. A field EXCLUSIVE-ORed with itself becomes all zeros.

4. For EXCLUSIVE OR (XR), the sequence A EXCLUSIVE-OR B, B EXCLUSIVE-OR A, A EXCLUSIVE-OR B results in the exchange of the contents of A and B without the use of an additional general register.

5. Accesses to the first operand of EXCLUSIVE OR (XI) and EXCLUSIVE OR (XC) consist in fetching a first-operand byte from storage and subsequently storing the updated value. These fetch and store accesses to a particular byte do not necessarily occur one immediately after the other. Thus, EXCLUSIVE OR cannot be safely used to update a location in storage if the possibility exists that another CPU or a channel program may also be updating the location. An example of this effect is shown for OR (01) in the section "Multiprogramming and Multiprocessing Examples" in Appendix A.
EXECUTE

EX  R₁, D₂(X₂, B₂)  [RX]

<table>
<thead>
<tr>
<th>'44'</th>
<th>R₁</th>
<th>X₂</th>
<th>B₂</th>
<th>D₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

The single instruction at the second-operand address is modified by the contents of general register R₁, and the resulting instruction, called the target instruction, is executed.

When the R₁ field is not zero, bits 8-15 of the instruction designated by the second-operand address are ORed with bits 24-31 of general register R₁. The ORing does not change either the contents of general register R₁, or the instruction in storage, and it is effective only for the interpretation of the instruction to be executed. When the R₁ field is zero, no ORing takes place.

The target instruction may be two, four, or six bytes in length. The execution and exception handling of the target instruction are exactly as if the target instruction were obtained in normal sequential operation, except for the instruction address and the instruction-length code.

The instruction address of the current PSW is increased by the length of EXECUTE. This updated address and the instruction-length code of EXECUTE are used, for example, as part of the link information when the target instruction is BRANCH AND LINK. When the target instruction is a successful branching instruction, the instruction address of the current PSW is replaced by the branch address specified by the target instruction.

When the target instruction is in turn EXECUTE, an execute exception is recognized.

The effective address of EXECUTE must be even; otherwise, a specification exception is recognized. When the target instruction is two or three halfwords in length but can be executed without fetching its second or third halfword, it is unpredictable whether access exceptions are recognized for the unused halfwords. Access exceptions are not recognized for the second-operand address when the address is odd.

The second-operand address of EXECUTE is an instruction address rather than a logical address; thus, when the CPU is in the secondary-space mode, it is unpredictable whether the target instruction is fetched from the primary space or the secondary space.

Condition Code: The code may be set by the target instruction.

Program Exceptions:

Access (fetch, target instruction)
Execute
Specification

Programming Notes

1. An example of the use of the EXECUTE instruction is given in Appendix A.
2. The ORing of eight bits from the general register with the designated instruction permits the indirect specification of the length, index, mask, immediate-data, register, or extended-op-code field.
3. The fetching of the target instruction is considered to be an instruction fetch for purposes of program-event recording and for purposes of reporting access exceptions.
4. An access or specification exception may be caused by EXECUTE or by the target instruction.
5. When an interruptible instruction is made the target of EXECUTE, the program normally should not designate any register updated by the interruptible instruction as the R₁, X₂, or B₂ register for EXECUTE. Otherwise, on resumption of execution after an interruption, or if the instruction is refetched without an interruption, the updated values of these registers will be used in the execution of EXECUTE. Similarly, the program should normally not let the destination field in storage of an interruptible instruction include the location of EXECUTE, since the new contents of the location may be interpreted when resuming execution.
6. EXECUTE should be executed in the secondary-space mode only if the virtual address of the target instruction translates to the same real address by means of both the primary segment table and secondary segment table. Otherwise, unpredictable results may occur.
INSERT CHARACTER

IC \( R_1, D_2(X_2, B_2) \) \( [RX] \)

\[
\begin{array}{c|c|c|c|c}
\text{'43'} & R_1 & X_2 & B_2 & D_2 \\
0 & 8 & 12 & 16 & 20 & 31
\end{array}
\]

The byte at the second-operand location is inserted into bit positions 24-31 of general register \( R_t \). The remaining bits in the register remain unchanged.

Condition Code: The code remains unchanged.

Program Exceptions:
Access (fetch, operand 2)

INSERT CHARACTERS UNDER MASK

ICM \( R_1, M_3, D_3(B_2) \) \( [RS] \)

\[
\begin{array}{c|c|c|c|c}
\text{'BF'} & R_1 & M_3 & B_2 & D_2 \\
0 & 8 & 12 & 16 & 20 & 31
\end{array}
\]

Bytes from contiguous locations beginning at the second-operand address are inserted into general register \( R_t \) under control of a mask.

The contents of the \( M_3 \) field are used as a mask. These four bits, left to right, correspond one for one with the four bytes, left to right, of general register \( R_t \). The byte positions corresponding to ones in the mask are filled, left to right, with bytes from successive storage locations beginning at the second-operand address. When the mask is not zero, the length of the second operand is equal to the number of ones in the mask. The bytes in the general register corresponding to zeros in the mask remain unchanged.

The resulting condition code is based on the mask and on the value of the bits inserted. When the mask is zero or when all inserted bits are zeros, the condition code is set to 0. When the inserted bits are not all zeros, the code is set according to the leftmost bit of the storage operand: if this bit is one, the code is set to 1; if this bit is zero, the code is set to 2.

When the mask is not zero, exceptions associated with storage-operand access are recognized only for the number of bytes specified by the mask. When the mask is zero, access exceptions are recognized for one byte at the second-operand address.

Resulting Condition Code:
0 All inserted bits zeros, or mask bits all zeros
1 Leftmost inserted bit one
2 Leftmost inserted bit zero, and not all inserted bits zeros
3 --

Program Exceptions:
Access (fetch, operand 2)

Programming Notes

1. Examples of the use of the INSERT CHARACTERS UNDER MASK instruction are given in Appendix A.
2. The condition code for INSERT CHARACTERS UNDER MASK is defined such that, when the mask is 1111, the instruction causes the same condition code to be set as for LOAD AND TEST. Thus, the instruction may be used as a storage-to-register load-and-test operation.
3. INSERT CHARACTERS UNDER MASK with a mask of 1111 or 0001 performs a function similar to that of a LOAD (L) or INSERT CHARACTER (IC) instruction, respectively, with the exception of the condition-code setting. However, the performance of INSERT CHARACTERS UNDER MASK may be slower.

INSERT PROGRAM MASK

IPM \( R_1 \) \( [RRE] \)

\[
\begin{array}{c|c|c|c|c}
\text{'B222'} & ///// & R_1 & /// \\
0 & 16 & 24 & 28 & 31
\end{array}
\]

The condition code and program mask from the current PSW are inserted into bit positions 2-3 and 4-7, respectively, of general register \( R_t \). Bits 0 and 1 of the register are set to zeros; bits 8-31 are left unchanged.

Bits 16-23 and 28-31 of the instruction are ignored.

Condition Code: The code remains unchanged.

Program Exceptions: None.

Chapter 7. General Instructions 7-27
LOAD

LR  R₁, R₂  [RR]

```
'18'    R₁    R₂
0   8  12  15
```

The second operand is placed unchanged at the first-operand location.

**Condition Code:** The code remains unchanged.

**Program Exceptions:**
Access (fetch, operand 2 of L only)

**Programming Note**
An example of the use of the LOAD ADDRESS instruction is given in Appendix A.

LOAD ADDRESS

LA  R₁, D₂(X₂, B₂)  [RX]

```
'58'    R₁    X₂    B₂    D₂
0   8  12  16  20  31
```

The address specified by the X₂, B₂, and D₂ fields is placed in general register R₁. The address computation follows the rules for address arithmetic.

In the 24-bit addressing mode, the address is placed in bit positions 8-31, and bits 0-7 are set to zero. In the 31-bit addressing mode, the address is placed in bit positions 1-31, and bit 0 is set to zero.

No storage references for operands take place, and the address is not inspected for access exceptions.

**Condition Code:** The code remains unchanged.

**Program Exceptions:** None.

**Programming Notes**

1. An example of the use of the LOAD ADDRESS instruction is given in Appendix A.

2. LOAD ADDRESS may be used to increment the rightmost bits of a general register, other than register 0, by the contents of the D₂ field of the instruction. The register to be incremented should be designated by R₁ and by either X₂ (with B₂ set to zero) or B₂ (with X₂ set to zero). The instruction updates 24 bits in the 24-bit addressing mode and updates 31 bits in the 31-bit addressing mode.

LOAD AND TEST

LTR  R₁, R₂  [RR]

```
'12'    R₁    R₂
0   8  12  15
```

The second operand is placed unchanged at the first-operand location, and the sign and magnitude of the second operand, treated as a 32-bit signed binary integer, are indicated in the condition code.

**Resulting Condition Code:**

1. Result zero
2. Result less than zero
3. Result greater than zero

**Program Exceptions:** None.

**Programming Note**
When the R₁ and R₂ fields designate the same register, the operation is equivalent to a test without data movement.

LOAD COMPLEMENT

LCR  R₁, R₂  [RR]

```
'13'    R₁    R₂
0   8  12  15
```

The two's complement of the second operand is placed at the first-operand location. The second operand and result are treated as 32-bit signed binary integers.
When there is an overflow, the result is obtained by allowing any carry into the sign-bit position and ignoring any carry out of the sign-bit position, and condition code 3 is set. If the fixed-point-overflow mask is one, a program interruption for fixed-point overflow occurs.

**Resulting Condition Code:**

<table>
<thead>
<tr>
<th>Code</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Result zero; no overflow</td>
</tr>
<tr>
<td>1</td>
<td>Result less than zero; no overflow</td>
</tr>
<tr>
<td>2</td>
<td>Result greater than zero; no overflow</td>
</tr>
<tr>
<td>3</td>
<td>Overflow</td>
</tr>
</tbody>
</table>

**Program Exceptions:**

- Fixed-point overflow

**Programming Note**

The operation complements all numbers. Zero and the maximum negative number remain unchanged. An overflow condition occurs when the maximum negative number is complemented.

**LOAD HALFWORD**

<table>
<thead>
<tr>
<th>'48'</th>
<th>R₁</th>
<th>X₂</th>
<th>B₂</th>
<th>D₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

The second operand is considered to be extended to a 32-bit signed binary integer and is placed at the first-operand location. The second operand is two bytes in length and is considered to be a 16-bit signed binary integer. The second operand is extended to 32 bits by setting each of the 16 leftmost bit positions equal to the sign bit of the storage operand.

**Condition Code:** The code remains unchanged.

**Program Exceptions:**

- Access (fetch, operand 2)

**LOAD MULTIPLE**

<table>
<thead>
<tr>
<th>'98'</th>
<th>R₁</th>
<th>R₃</th>
<th>B₂</th>
<th>D₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

The set of general registers starting with general register R₁ and ending with general register R₃ is loaded from storage beginning at the location designated by the second-operand address and continuing through as many locations as needed.

The general registers are loaded in the ascending order of their register numbers, starting with general register R₁ and continuing up to and including general register R₃, with general register 0 following general register 15.

**Condition Code:** The code remains unchanged.

**Program Exceptions:**

- Access (fetch, operand 2)

**Programming Note**

All combinations of register numbers specified by R₁ and R₃ are valid. When the register numbers are equal, only four bytes are transmitted. When the number specified by R₃ is less than the number specified by R₁, the register numbers wrap around from 15 to 0.

**LOAD NEGATIVE**

<table>
<thead>
<tr>
<th>'11'</th>
<th>R₁</th>
<th>R₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
</tr>
</tbody>
</table>

The two's complement of the absolute value of the second operand is placed at the first-operand location. The second operand and result are treated as 32-bit signed binary integers.

**Resulting Condition Code:**

<table>
<thead>
<tr>
<th>Code</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Result zero</td>
</tr>
<tr>
<td>1</td>
<td>Result less than zero</td>
</tr>
<tr>
<td>2</td>
<td>Result greater than zero</td>
</tr>
<tr>
<td>3</td>
<td>Overflow</td>
</tr>
</tbody>
</table>

**Program Exceptions:** None.

Chapter 7. General Instructions 7-30
The operation complements positive numbers; negative numbers remain unchanged. The number zero remains unchanged.

LOAD POSITIVE
LPR R₁, R₂ [RR]

The absolute value of the second operand is placed at the first-operand location. The second operand and the result are treated as 32-bit signed binary integers.

When there is an overflow, the result is obtained by allowing any carry into the sign-bit position and ignoring any carry out of the sign-bit position, and condition code 3 is set. If the fixed-point-overflow mask is one, a program interruption for fixed-point overflow occurs.

Resulting Condition Code:
<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
</table>
| 0 | Result zero; no overflow
| 1 | --
| 2 | Result greater than zero; no overflow
| 3 | Overflow

Program Exceptions:
- Fixed-point overflow

The monitor-mask bits are in bit positions 16-31 of control register 8, which correspond to monitor classes 0-15, respectively.

Bit positions 12-15 in the I₁ field contain a binary number specifying one of 16 monitoring classes. When the monitor-mask bit corresponding to the class specified by the I₁ field is one, a monitor-event program interruption occurs. The contents of the I₁ field are stored at location 149, with zeros stored at location 148. Bit 9 of the program-interruption code is set to one.

The first-operand address is not used to address data; instead, the address specified by the B₁ and D₁ fields forms the monitor code, which is placed in the word at location 156. Address computation follows the rules of address arithmetic; in the 24-bit addressing mode, bits 0-7 are set to zeros; in the 31-bit addressing mode, bit 0 is set to zero.

When the monitor-mask bit corresponding to the class specified by bits 12-15 of the instruction is zero, no interruption occurs, and the instruction is executed as a no-operation.

Bit positions 8-11 of the instruction must contain zeros; otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.

Program Exceptions:
- Monitor event specification exception

Programming Notes

1. MONITOR CALL provides the capability for passing control to a monitoring program when selected points are reached in the monitored program. This is accomplished by implanting MONITOR CALL instructions at the desired points in the monitored program. This function may be useful in performing various measurement functions; specifically, tracing information can be generated indicating which programs were executed, counting information can be generated indicating how often particular programs were used, and timing information can be generated indicating how long a particular program required for execution.

2. The monitor masks provide a means of disallowing all monitor-event program interruptions or allowing
monitor-event program interruptions for all or selected classes.

3. The monitor code provides a means of associating descriptive information, in addition to the class number, with each MONITOR CALL. Without the use of a base register, up to 4,096 distinct monitor codes can be associated with a monitoring interruption. With the base register designated by a nonzero value in the Bt field, each monitoring interruption can be identified by a 24-bit code in the 24-bit addressing mode or a 31-bit code in the 31-bit addressing mode.

MOVE

MVI \( D_1(B_1), I_2 \) \[SI\]

\[
\begin{array}{ccccc}
'92' & I_2 & B_1 & D_1 \\
0 & 8 & 16 & 20 & 31
\end{array}
\]

MVC \( D_1(L, B_1), D_2(B_2) \) \[SS\]

\[
\begin{array}{ccccc}
'D2' & L & B_1 & D_1 & B_2 & D_2 \\
0 & 8 & 16 & 20 & 32 & 36 & 47
\end{array}
\]

The second operand is placed at the first-operand location.

For MOVE (MVC), each operand is processed left to right. When the operands overlap, the result is obtained as if the operands were processed one byte at a time and each result byte were stored immediately after fetching the necessary operand byte.

For MOVE (MVI), the first operand is one byte in length, and only one byte is stored.

Condition Code: The code remains unchanged.

Program Exceptions:

Access (fetch, operand 2; store, operand 1)

Operation (if the move-inverse facility is not installed)

Programming Notes

1. Examples of the use of the MOVE instruction are given in Appendix A.

2. It is possible to propagate one byte through an entire field by having the first operand start one byte to the right of the second operand.

MOVE INVERSE

MVCIN \( D_1(L, B_1), D_2(B_2) \) \[SS\]

\[
\begin{array}{ccccccc}
'E8' & L & B_1 & D_1 & B_2 & D_2 \\
0 & 8 & 16 & 20 & 32 & 36 & 47
\end{array}
\]

The first operand is placed at the first-operand location with the left-to-right sequence of the bytes inverted.

The first-operand address designates the leftmost byte of the first operand. The second-operand address designates the rightmost byte of the second operand. Both operands have the same length.

The result is obtained as if the second operand were processed from right to left and the first operand from left to right. The second operand may wrap around from location 0 to location \( 2^{24} - 1 \) in the 24-bit addressing mode, or, in the 31-bit addressing mode, to location \( 2^{31} - 1 \). The first operand may, in the 24-bit addressing mode, wrap around from location \( 2^{24} - 1 \) to location 0, or, in the 31-bit addressing mode, from location \( 2^{31} - 1 \) to location 0.

When the operands overlap by more than one byte, the contents of the overlapped portion of the result field are unpredictable.

Condition Code: The code remains unchanged.

Program Exceptions:

Access (fetch, operand 2; store, operand 1)

Operation (if the move-inverse facility is not installed)

Programming Notes

1. An example of the use of the MOVE INVERSE instruction is given in Appendix A.

2. The contents of each byte moved remain unchanged.

3. MOVE INVERSE is the only SS-format instruction for which the second-operand address designates the rightmost, instead of the leftmost, byte of the second operand.

4. The storage-operand references for MOVE INVERSE may be multiple-access references. (See the section Chapter 7. General Instructions 7-31
"Storage-Operand Consistency" in Chapter 5, "Program Execution.")

MOVE LONG

MVCL R1,R2 [RR]

The second operand is placed at the first-operand location, provided overlapping of operand locations would not affect the final contents of the first-operand location. The remaining rightmost byte positions, if any, of the first-operand location are filled with padding bytes.

The R1 and R2 fields each designate an even-odd pair of general registers and must designate an even-numbered register; otherwise, a specification exception is recognized.

The location of the leftmost byte of the first operand and second operand is designated by the contents of general registers R1 and R2, respectively. The number of bytes in the first-operand and second-operand locations is specified by bits 8-31 of general registers R1 + 1 and R2 + 1, respectively. Bit positions 0-7 of register R2 + 1 contain the padding byte. The contents of bit positions 0-7 of register R1 + 1 are ignored.

The handling of the addresses in general registers R1 and R2 is dependent on the addressing mode. In the 24-bit addressing mode, the contents of bit positions 8-31 of registers R1 and R2 constitute the address, and the contents of bit positions 0-7 are ignored. In the 31-bit addressing mode, the contents of bit positions 1-31 of registers R1 and R2 constitute the address, and the contents of bit position 0 are ignored.

The contents of the registers just described are shown in the figure "Register Contents for MOVE LONG."

24-Bit Addressing Mode 31-Bit Addressing Mode

<table>
<thead>
<tr>
<th>R1</th>
<th>First-Operand Address</th>
<th>/ First-Operand Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 8 31</td>
<td>/ / / / / / / / / / /</td>
<td>0 1 31</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>R1 + 1</th>
<th>First-Operand Length</th>
<th>/ First-Operand Length</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 8 31</td>
<td>/ / / / / / / / / / /</td>
<td>0 1 31</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>R2</th>
<th>Second-Operand Address</th>
<th>/ Second-Operand Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 8 31</td>
<td>/ / / / / / / / / / /</td>
<td>0 1 31</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>R2 + 1</th>
<th>Pad</th>
<th>Second-Operand Length</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 8 31</td>
<td>Pad</td>
<td>/ / / / / / / / / / /</td>
</tr>
</tbody>
</table>

Register Contents for MOVE LONG
The movement starts at the left end of both fields and proceeds to the right. The operation is ended when the number of bytes specified by bit positions 8-31 of general register $R_1 + 1$ have been moved into the first-operand location. If the second operand is shorter than the first operand, the remaining rightmost bytes of the first-operand location are filled with the padding byte.

As part of the execution of the instruction, the values of the two length fields are compared for the setting of the condition code, and a check is made for destructive overlap of the operands. Operands are said to overlap destructively when the first-operand location is used as a source after data has been moved into it, assuming the inspection for overlap is performed by the use of logical operand addresses. When the operands overlap destructively, no movement takes place, and condition code 3 is set.

Operands do not overlap destructively, and movement is performed, if the leftmost byte of the first operand does not coincide with any of the second-operand bytes participating in the operation other than the leftmost byte of the second operand. When an operand wraps around from location $2^{31} - 1$ (or $2^{31} + 1$) to location 0, operand bytes in locations up to and including $2^{31} - 1$ (or $2^{31} + 1$) are considered to be to the left of bytes in locations from 0 up.

In the 24-bit addressing mode, wraparound is from location $2^{24} - 1$ to location 0; in the 31-bit addressing mode, wraparound is from location $2^{31} - 1$ to location 0.

When the length specified by bit positions 8-31 of general register $R_1 + 1$ is zero, no movement takes place, and condition code 0 or 1 is set to indicate the relative values of the lengths.

The execution of the instruction is interruptible. When an interruption occurs other than one that causes termination, the contents of general registers $R_1 + 1$ and $R_2 + 1$ are decremented by the number of bytes moved, and the contents of general registers $R_1$ and $R_2$ are incremented by the same number, so that the instruction, when reexecuted, resumes at the point of interruption. The leftmost bits which are not part of the address in general registers $R_1$ and $R_2$ are set to zeros; the contents of bit positions 0-7 of general registers $R_1 + 1$ and $R_2 + 1$ remain unchanged; and the condition code is unpredictable. If the operation is interrupted during padding, the length field in general register $R_2 + 1$ is 0, the address in general register $R_2$ is incremented by the original contents of general register $R_2 + 1$, and general registers $R_1$ and $R_1 + 1$ reflect the extent of the padding byte.

When the first-operand location includes the location of the instruction or of EXECUTE, the instruction may be refetched from storage and reinterpreted even in the absence of an interruption during execution. The exact point in the execution at which such a refetch occurs is unpredictable.

As observed by other CPUs and by channel programs, that portion of the first operand which is filled with the padding byte is not necessarily stored into in a left-to-right direction and may appear to be stored into more than once.

At the completion of the operation, the length in general register $R_1 + 1$ is decremented by the number of bytes stored at the first-operand location, and the address in general register $R_1$ is incremented by the same amount. The length in general register $R_2 + 1$ is decremented by the number of bytes moved out of the second-operand location, and the address in general register $R_2$ is incremented by the same amount. The leftmost bits which are not part of the address in general registers $R_1$ and $R_2$ are set to zeros, including the case when one or both of the original length values are zeros or when condition code 3 is set. The contents of bit positions 0-7 of general registers $R_1 + 1$ and $R_2 + 1$ remain unchanged.

When condition code 3 is set, no exceptions associated with operand access are recognized. When the length of an operand is zero, no access exceptions for that operand are recognized. Similarly, when the second operand is longer than the first operand, access exceptions are not recognized for the part of the second-operand field that is in excess of the first-operand field. For operands longer than 2K bytes, access exceptions are not recognized for locations more than 2K bytes beyond the current location being processed. Access exceptions are not recognized for an operand if the R field associated with that operand is odd. Also, when the R field is odd, PER storage-alteration events are not recognized, and no change bits are set.

**Resulting Condition Code:**

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Operand lengths equal; no destructive overlap</td>
</tr>
<tr>
<td>1</td>
<td>First-operand length low; no destructive overlap</td>
</tr>
<tr>
<td>2</td>
<td>First-operand length high; no destructive overlap</td>
</tr>
<tr>
<td>3</td>
<td>No movement performed because of destructive overlap</td>
</tr>
</tbody>
</table>

Chapter 7. General Instructions 7-33
Program Exceptions:

1. An example of the use of the MOVE LONG instruction is given in Appendix A.

2. MOVE LONG may be used for clearing storage by setting the padding byte to zero and the second-operand length to zero. On most models, this is the fastest instruction for clearing storage areas in excess of 256 bytes. However, the stores associated with this clearing may be multiple-access stores and should not be used to clear an area if the possibility exists that another CPU or a channel program will attempt to access and use the area as soon as it appears to be zero. For more details, see the section "Storage-Operand Consistency" in Chapter 5, "Program Execution."

3. The program should avoid specification of a length for either operand which would result in an addressing exception. Addressing (and also protection) exceptions may result in termination of the entire operation, not just the current unit of operation. The termination may be such that the content of all result fields are unpredictable; in the case of MOVE LONG, this includes the condition code and the two even-odd general-register pairs, as well as the first-operand location in main storage. The following are situations that have actually occurred on one or more models:

   a. When there is a protection exception occurs on a 4K-byte block of a first operand which is several blocks in length, stores to the protected block are suppressed. However, the move continues into the subsequent blocks of the first operand, which are not protected. Similarly, an addressing exception on a block does not necessarily suppress processing of subsequent blocks which are available.

   b. Some models may update the general registers only when an external, I/O, repressible machine-check, or restart interruption occurs, or when a program interruption occurs for which it is required to nullify or suppress a unit of operation. Thus, if after a move into several blocks of the first operand, an addressing or protection exception occurs, the general registers may remain unchanged.

4. When the first-operand length is zero, the operation consists in setting the condition code and setting the leftmost bytes of general registers R1 and R2 to zero.

5. When the contents of the R1 and R2 fields are the same, the operation proceeds the same way as when two distinct pairs of registers having the same contents are designated. Condition code 0 is set.

6. The following is a detailed description of those cases in which movement takes place, that is, where destructive overlap does not exist. Depending on whether the second operand wraps around from location 2^{24} - 1 to location 0, or, in the 31-bit addressing mode, from location 2^{31} - 1 to location 0, movement takes place in the following cases:

   a. When the second operand does not wrap around, movement is performed if the leftmost byte of the first operand coincides with or is to the left of the leftmost byte of the second operand, or if the leftmost byte of the first operand is to the right of the rightmost second-operand byte participating in the operation.

   b. When the second operand wraps around, movement is performed if the leftmost byte of the first operand coincides with or is to the left of the leftmost byte of the second operand, and if the leftmost byte of the first operand is to the right of the rightmost second-operand byte participating in the operation.

   The rightmost second-operand byte is determined by using the smaller of the first-operand and second-operand lengths.

   When the second-operand length is one or zero, destructive overlap cannot exist.

7. Special precautions should be taken if MOVE LONG is made the target of EXECUTE. See the programming note concerning interruptible instructions under EXECUTE.
8. Since the execution of MOVE LONG is interruptible, the instruction cannot be used for situations where the program must rely on uninterrupted execution of the instruction. Similarly, the program should normally not let the first operand of MOVE LONG include the location of the instruction or of EXECUTE because the new contents of the location may be interpreted for a resumption after an interruption, or the instruction may be refetched without an interruption.

9. Further programming notes concerning interruptible instructions are included in the section "Interruptible Instructions" in Chapter 5, "Program Execution."

MOVE NUMERIC

MVN \( D_1, (L, B), D_2(B) \) \([SS]\)

<table>
<thead>
<tr>
<th>'D1'</th>
<th>L</th>
<th>B_1</th>
<th>D_1</th>
<th>B_2</th>
<th>D_2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>16</td>
<td>20</td>
<td>32</td>
<td>36</td>
</tr>
</tbody>
</table>

The rightmost four bits of each byte in the second operand are placed in the rightmost bit positions of the corresponding bytes in the first operand. The leftmost four bits of each byte in the first operand remain unchanged.

Each operand is processed left to right. When the operands overlap, the result is obtained as if the operands were processed one byte at a time and each result byte were stored immediately after fetching the necessary operand bytes.

**Condition Code:** The code remains unchanged.

**Program Exceptions:**

- Access (fetch, operand 2; fetch and store, operand 1)

**Programming Notes**

1. An example of the use of the MOVE NUMERICs instruction is given in Appendix A.

2. MOVE NUMERICs moves the numeric portion of a decimal-data field that is in the zoned format. The zoned-decimal format is described in Chapter 8, "Decimal Instructions." The operands are not checked for valid sign and digit codes.

---

3. Accesses to the first operand of MOVE NUMERICs consist in fetching the rightmost four bits of each byte in the first operand and subsequently storing the updated value of the byte. These fetch and store accesses to a particular byte do not necessarily occur one immediately after the other. Thus, this instruction cannot be safely used to update a location in storage if the possibility exists that another CPU or a channel program may also be updating the location. An example of this effect is shown for OR (01) in the section "Multiprogramming and Multiprocessing Examples" in Appendix A.

MOVE WITH OFFSET

MVO \( D_1(L_1, B_1), D_2(L_2, B_2) \) \([SS]\)

<table>
<thead>
<tr>
<th>'F1'</th>
<th>L_1</th>
<th>L_2</th>
<th>B_1</th>
<th>D_1</th>
<th>B_2</th>
<th>D_2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
<td>32</td>
<td>36</td>
</tr>
</tbody>
</table>

The second operand is placed to the left of and adjacent to the rightmost four bits of the first operand.

The rightmost four bits of the first operand are attached as the rightmost bits to the second operand, the second operand bits are offset by four bit positions, and the result is placed at the first-operand location.

The result is obtained as if the operands were processed right to left. When necessary, the second operand is considered to be extended on the left with zeros. If the first operand is too short to contain all of the second operand, the remaining leftmost portion of the second operand is ignored. Access exceptions for the unused portion of the second operand may or may not be indicated.

When the operands overlap, the result is obtained as if the operands were processed one byte at a time, as if each result byte were stored immediately after fetching the necessary operand bytes, and as if the left digit of each second-operand byte were to remain available for the next result byte and need not be refetched.

**Condition Code:** The code remains unchanged.

**Program Exceptions:**

- Access (fetch, operand 2; fetch and store, operand 1)
Programming Notes

1. An example of the use of the MOVE WITH OFFSET instruction is given in Appendix A.

2. MOVE WITH OFFSET may be used to shift packed decimal data by an odd number of digit positions. The packed-decimal format is described in Chapter 8, "Decimal Instructions." The operands are not checked for valid sign and digit codes. In many cases, however, SHIFT AND ROUND DECIMAL may be more convenient to use.

3. Access to the rightmost byte of the first operand of MOVE WITH OFFSET consists in fetching the rightmost four bits and subsequently storing the updated value of this byte. These fetch and store accesses to the rightmost byte of the first operand do not necessarily occur one immediately after the other. Thus, this instruction cannot be safely used to update a location in storage if the possibility exists that another CPU or a channel program may also be updating the location. An example of this effect is shown for OR (01) in the section "Multiprogramming and Multiprocessing Examples" in Appendix A.

4. The storage-operand references for MOVE WITH OFFSET may be multiple-access references. (See the section "Storage-Operand Consistency" in Chapter 5, "Program Execution.")

MOVE ZONES

MVZ D1(L,B1),D2(B2) [SS]

<table>
<thead>
<tr>
<th>'D3'</th>
<th>L</th>
<th>B1</th>
<th>D1</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>16</td>
<td>20</td>
<td>32</td>
<td>36</td>
</tr>
</tbody>
</table>

The leftmost four bits of each byte in the second operand are placed in the leftmost four bit positions of the corresponding bytes in the first operand. The rightmost four bits of each byte in the first operand remain unchanged.

Each operand is processed left to right. When the operands overlap, the result is obtained as if the operands were processed one byte at a time and each result byte were stored immediately after the necessary operand byte is fetched.

Condition Code: The code remains unchanged.

Program Exceptions:

Access (fetch, operand 2; fetch and store, operand 1)

Programming Notes

1. An example of the use of the MOVE ZONES instruction is given in Appendix A.

2. MOVE ZONES moves the zoned portion of a decimal field in the zoned format. The zoned format is described in Chapter 8, "Decimal Instructions." The operands are not checked for valid sign and digit codes.

3. Accesses to the first operand of MOVE ZONES consist in fetching the leftmost four bits of each byte in the first operand and subsequently storing the updated value of the byte. These fetch and store accesses to a particular byte do not necessarily occur one immediately after the other. Thus, this instruction cannot be safely used to update a location in storage if the possibility exists that another CPU or a channel program may also be updating the location. An example of this effect is shown for the OR (01) instruction in the section "Multiprogramming and Multiprocessing Examples" in Appendix A.

MULTIPLY

MR R1,R2 [RR]

<table>
<thead>
<tr>
<th>'1C'</th>
<th>R1</th>
<th>R2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
</tr>
</tbody>
</table>

M R1,D2(X2,B2) [RX]

<table>
<thead>
<tr>
<th>'5C'</th>
<th>R1</th>
<th>X2</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

The second word of the first operand (multiplicand) is multiplied by the second operand (multiplier), and the doubleword product is placed at the first-operand location.

The R1 field designates an even-odd pair of general registers and must designate an even-numbered register; otherwise, a specification exception is recognized.
Both the multiplicand and multiplier are treated as 32-bit signed binary integers. The multiplicand is taken from general register R1 + 1. The contents of general register R1 are ignored. The product is a 64-bit signed binary integer, which replaces the contents of the even-odd pair of general registers designated by R1. An overflow cannot occur.

The sign of the product is determined by the rules of algebra from the multiplier and multiplicand sign, except that a zero result is always positive.

**Condition Code:** The code remains unchanged.

**Program Exceptions:**
- Access (fetch, operand 2)

**Programming Notes**

1. An example of the use of the MULTIPLY instruction is given in Appendix A.

2. The significant part of the product usually occupies 46 bits or fewer. Only when two maximum negative numbers are multiplied are 47 significant product bits formed. Since the rightmost 32 bits of the product are stored unchanged, ignoring all bits to the left, the sign bit of the result may differ from the true sign of the product in the case of overflow. For a negative product, the 32 bits placed in register R1 are the rightmost part of the product in two's-complement notation.

**MULTIPLY HALFWORD**

\[
\begin{array}{c|cccc|c}
\text{MH} & \text{R}_1, \text{D}_2(\text{X}_2, \text{B}_2) & \text{[RX]} \\
\hline
\text{'6C'} & \text{R}_1 & \text{X}_2 & \text{B}_2 & \text{D}_2 \\
0 & 8 & 12 & 16 & 20 & 31 \\
\end{array}
\]

The first operand (multiplicand) is multiplied by the second operand (multiplier), and the product is placed at the first-operand location. The second operand is two bytes in length and is considered to be a 16-bit signed binary integer.

The multiplicand is treated as a 32-bit signed binary integer and is replaced by the rightmost 32 bits of the signed-binary integer product. The bits to the left of the 32 rightmost bits of the product are not tested for significance; no overflow indication is given.

The sign of the product is determined by the rules of algebra from the multiplier and multiplicand sign, except that a zero result is always positive.

**Condition Code:** The code remains unchanged.

**Program Exceptions:**
- Access (fetch, operand 2)

**Programming Notes**

1. An example of the use of the MULTIPLY HALFWORD instruction is given in Appendix A.

2. The significant part of the product usually occupies 62 bits or fewer. Only when two maximum negative numbers are multiplied are 63 significant product bits formed. The OR of the first and second operands is placed at the first-operand location. The connective OR is applied to the operands bit by bit. A bit position in the result is set to one if the corresponding bit position in one or both operands is a one.
operands contains a one; otherwise, the result bit is set to zero.

For OR (OC), each operand is processed left to right. When the operands overlap, the result is obtained as if the operands were processed one byte at a time and each result byte were stored immediately after fetching the necessary operand bytes.

For OR (OI), the first operand is only one byte in length, and only one byte is stored.

**Resulting Condition Code:**

- 0 Result zero
- 1 Result not zero
- 2 --
- 3 --

**Program Exceptions:**

Access (fetch, operand 2; 0 and OC; fetch and store, operand 1, OI and OC)

**Programming Notes**

1. Examples of the use of the OR instruction are given in Appendix A.
2. OR may be used to set a bit to one.
3. Accesses to the first operand of OR (OI) and OR (OC) consist in fetching a first-operand byte from storage and subsequently storing the updated value. These fetch and store accesses to a particular byte do not necessarily occur one immediately after the other. Thus, OR cannot be safely used to update a location in storage if the possibility exists that another CPU or a channel program may also be updating the location. An example of this effect is shown in the section "Multiprogramming and Multiprocessing Examples" in Appendix A.

**PACK**

\[
\text{PACK} \quad D_1(L_1,B_1), D_2(L_2,B_2) \quad [SS]
\]

<table>
<thead>
<tr>
<th>'F2'</th>
<th>L1</th>
<th>L2</th>
<th>B1</th>
<th>D1</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
<td>32</td>
<td>36</td>
</tr>
<tr>
<td>47</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The format of the second operand is changed from zoned to packed, and the result is placed at the first-operand location. The zoned and packed formats are described in Chapter 8, "Decimal Instructions."

The second operand is treated as though it had the zoned format. The numeric bits of each byte are treated as a digit. The zone bits are ignored, except the zone bits in the rightmost byte, which are treated as a sign.

The sign and digits are moved unchanged to the first operand and are not checked for valid codes. The sign is placed in the rightmost four bit positions of the rightmost byte of the result field, and the digits are placed adjacent to the sign and to each other in the remainder of the result field.

The result is obtained as if the operands were processed right to left. When necessary, the second operand is considered to be extended on the left with zeros. If the first operand is too short to contain all digits of the second operand, the remaining leftmost portion of the second operand is ignored. Access exceptions for the unused portion of the second operand may or may not be indicated.

When the operands overlap, the result is obtained as if each result byte were stored immediately after fetching the necessary operand bytes. Two second-operand bytes are needed for each result byte, except for the rightmost byte of the result field, which requires only the rightmost second-operand byte.

**Condition Code:** The code remains unchanged.

**Program Exceptions:**

Access (fetch, operand 2; store, operand 1)

**Programming Notes**

1. An example of the use of the PACK instruction is given in Appendix A.
2. PACK may be used to interchange the two hexadecimal digits in one byte by specifying a zero in the L and L fields and the same address for both operands.
3. To remove the zone bits of all bytes of a field, including the rightmost byte, both operands must be extended on the right with a dummy byte, which subsequently is ignored in the result field.
4. The storage-operand references for PACK may be multiple-access references. (See the section "Storage-Operand Consistency" in Chapter 5, "Program Execution.")

7-38 370-XA Principles of Operation
SET PROGRAM MASK

SPM  R₁  [RR]

The first operand is used to set the condition code and the program mask of the current PSW.

Bits 12-15 of the instruction are ignored.

Bits 2 and 3 of general register R₁ replace the condition code, and bits 4-7 replace the program mask. Bits 0, 1, and 8-31 of general register R₁ are ignored.

Condition Code: The code is set as specified by bits 2 and 3 of general register R₁.

Program Exceptions: None.

Programming Notes

1. Bits 2-7 of the general register may have been loaded from the PSW by execution of BRANCH AND LINK in the 24-bit addressing mode or by execution of INSERT PROGRAM MASK in either the 24-bit or 31-bit addressing mode.

2. SET PROGRAM MASK permits setting of the condition code and the mask bits in either the problem state or the supervisor state.

3. The program should take into consideration that the setting of the program mask can have a significant effect on subsequent execution of the program. Not only do the four mask bits control whether the corresponding interruptions occur, but the exponent-underflow and significance masks also determine the result which is obtained.

SHIFT LEFT DOUBLE

SLDA  R₁D₂(B₂)  [RS]

The 63-bit numeric part of the signed first operand is shifted left the number of bits specified by the second-operand address, and the result is placed at the first-operand location.

Bits 12-15 of the instruction are ignored.

The R₁ field designates an even-odd pair of general registers and must designate an even-numbered register; otherwise, a specification exception is recognized.

The second-operand address is not used to address data; its rightmost six bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.

The first operand is treated as a 64-bit signed binary integer. The sign position of the odd register remains unchanged. The leftmost bit position of the odd register contains a numeric bit, which participates in the shift in the same manner as the other numeric bits. Zeros are supplied to the vacated bit positions on the right.

If one or more bits unlike the sign bit are shifted out of bit position 1, an overflow occurs, and condition code 3 is set. If the fixed-point-overflow mask bit is one, a program interruption for fixed-point overflow occurs.

Resulting Condition Code:

<table>
<thead>
<tr>
<th>Condition Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Result zero; no overflow</td>
</tr>
<tr>
<td>1</td>
<td>Result less than zero; no overflow</td>
</tr>
<tr>
<td>2</td>
<td>Result greater than zero; no overflow</td>
</tr>
<tr>
<td>3</td>
<td>Overflow</td>
</tr>
</tbody>
</table>

Program Exceptions:

Fixed-point overflow Specification

Programming Notes

1. An example of the use of the SHIFT LEFT DOUBLE instruction is given in Appendix A.

2. The eight shift instructions provide the following three pairs of alternatives: left or right, single or double, and signed or logical. The signed shifts differ from the logical shifts in that, in the signed shifts, overflow is recognized, the condition code is set, and the leftmost bit participates as a sign.

3. A zero shift amount in the two signed double-shift operations provides a double-length sign and magnitude test.
4. The base register participating in the generation of the second-operand address permits indirect specification of the shift amount. A zero in the B2 field indicates the absence of indirect shift specification.

SHIFT LEFT DOUBLE LOGICAL

SLDL \( R_1, D_2(B_2) \) [RS]

<table>
<thead>
<tr>
<th>'8D'</th>
<th>R_1</th>
<th>// //</th>
<th>B_2</th>
<th>D_2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

The 64-bit first operand is shifted left the number of bits specified by the second-operand address, and the result is placed at the first-operand location.

Bits 12-15 of the instruction are ignored.

The \( R_1 \) field designates an even-odd pair of general registers and must designate an even-numbered register; otherwise, a specification exception is recognized.

The second-operand address is not used to address data; its rightmost six bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.

All 64 bits of the first operand participate in the shift. Bits shifted out of bit position 0 of the even-numbered register are not inspected and are lost. Zeros are supplied to the vacated bit positions on the right.

Condition Code: The code remains unchanged.

Program Exceptions:
- Specification

SHIFT LEFT SINGLE

SLA \( R_1, D_2(B_2) \) [RS]

<table>
<thead>
<tr>
<th>'8B'</th>
<th>R_1</th>
<th>// //</th>
<th>B_2</th>
<th>D_2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

The 31-bit numeric part of the signed first operand is shifted left the number of bits specified by the second-operand address, and the result is placed at the first-operand location.

Bits 12-15 of the instruction are ignored.

The second-operand address is not used to address data; its rightmost six bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.

The first operand is treated as a 32-bit signed binary integer. The sign of the first operand remains unchanged. All 31 numeric bits of the operand participate in the left shift. Zeros are supplied to the vacated bit positions on the right.

If one or more bits unlike the sign bit are shifted out of bit position 1, an overflow occurs, and condition code 3 is set. If the fixed-point-overflow mask bit is one, a program interruption for fixed-point overflow occurs.

Resulting Condition Code:
- 0 Result zero; no overflow
- 1 Result less than zero; no overflow
- 2 Result greater than zero; no overflow
- 3 Overflow

Program Exceptions:
- Fixed-point overflow

Programming Notes

1. An example of the use of the SHIFT LEFT SINGLE instruction is given in Appendix A.

2. For numbers with a value greater than or equal to \(-2^{30}\) and less than \(2^{30}\), a left shift of one bit position is equivalent to multiplying the number by 2.

3. Shift amounts from 31 to 63 cause the entire numeric part to be shifted out of the register, leaving a result of the maximum negative number or zero, depending on whether or not the initial contents were negative.
Bits 12-15 of the instruction are ignored.

The second-operand address is not used to address data; its rightmost six bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.

All 32 bits of the first operand participate in the shift. Bits shifted out of bit position 0 are not inspected and are lost, and the result is placed at the first-operand location.

Condition Code: The code remains unchanged.

Program Exceptions: None.

**SHIFT RIGHT DOUBLE**

**SRDA** $R_1, D_2(B_2)$ [RS]

<table>
<thead>
<tr>
<th>'8E'</th>
<th>R_1</th>
<th>///</th>
<th>B_2</th>
<th>D_2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

The 63-bit numeric part of the signed first operand is shifted right the number of bits specified by the second-operand address, and the result is placed at the first-operand location.

Bits 12-15 of the instruction are ignored.

The $R_1$ field designates an even-odd pair of general registers and must designate an even-numbered register; otherwise, a specification exception is recognized.

The second-operand address is not used to address data; its rightmost six bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.

The first operand is treated as a 64-bit signed binary integer. The sign position of the even register remains unchanged. The leftmost bit position of the odd register contains a numeric bit, which participates in the shift in the same manner as the other numeric bits. Bits shifted out of bit position 31 of the odd-numbered register are not inspected and are lost. Bits equal to the sign are supplied to the vacated bit positions on the left.

**Resulting Condition Code:**
0  Result zero
1  Result less than zero
2  Result greater than zero
3  --

**Program Exceptions:**

**Specification**

**SHIFT RIGHT DOUBLE LOGICAL**

**SRDL** $R_1, D_2(B_2)$ [RS]

<table>
<thead>
<tr>
<th>'8C'</th>
<th>R_1</th>
<th>///</th>
<th>B_2</th>
<th>D_2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

The 64-bit first operand is shifted right the number of bits specified by the second-operand address, and the result is placed at the first-operand location.

Bits 12-15 of the instruction are ignored.

The $R_1$ field designates an even-odd pair of general registers and must designate an even-numbered register; otherwise, a specification exception is recognized.

The second-operand address is not used to address data; its rightmost six bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.

All 64 bits of the first operand participate in the shift. Bits shifted out of bit position 31 of the odd-numbered register are not inspected and are lost. Zeros are supplied to the vacated bit positions on the left.

Condition Code: The code remains unchanged.

**Program Exceptions:**

**Specification**

**SHIFT RIGHT SINGLE**

**SRA** $R_1, D_2(B_2)$ [RS]

<table>
<thead>
<tr>
<th>'8A'</th>
<th>R_1</th>
<th>///</th>
<th>B_2</th>
<th>D_2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

The 31-bit numeric part of the signed first operand is shifted right the number of bits specified by the second-operand address, and the result is placed at the first-operand location.

Bits 12-15 of the instruction are ignored.

The second-operand address is not used to address data; its rightmost six bits indicate the number of bit positions to
be shifted. The remainder of the address is ignored.

The first operand is treated as a 32-bit signed binary integer. The sign of the first operand remains unchanged. All 31 numeric bits of the operand participate in the right shift. Bits shifted out of bit position 31 are not inspected and are lost. Bits equal to the sign are supplied to the vacated bit positions on the left.

Resulting Condition Code:

0 Result zero
1 Result less than zero
2 Result greater than zero
3 --

Program Exceptions: None.

Programming Notes

1. A right shift of one bit position is equivalent to division by 2 with rounding downward. When an even number is shifted right one position, the result is equivalent to dividing the number by 2. When an odd number is shifted right one position, the result is equivalent to dividing the next lower number by 2. For example, +5 shifted right by one bit position yields +2, whereas -5 yields -3.

2. Shift amounts from 31 to 63 cause the entire numeric part to be shifted out of the register, leaving a result of -1 or zero, depending on whether or not the initial contents were negative.

SHIFT RIGHT SINGLE LOGICAL

SRL R1,R2(B2) [RS]

All 32 bits of the first operand participate in the shift. Bits shifted out of bit position 31 are not inspected and are lost. Zeros are supplied to the vacated bit positions on the left.

Condition Code: The code remains unchanged.

Program Exceptions: None.

STORE

ST R1,R2(X2,B2) [RX]

The first operand is stored at the second-operand location.

The 32 bits in the general register are placed unchanged at the second-operand location.

Condition Code: The code remains unchanged.

Program Exceptions: Access (store, operand 2)

STORE CHARACTER

STC R1,R2(X2,B2) [RX]

Bits 24-31 of general register R1 are placed unchanged at the second-operand location. The second operand is one byte in length.

Condition Code: The code remains unchanged.

Program Exceptions: Access (store, operand 2)

STORE CHARACTERS UNDER MASK

STCM R1,M2,R2(B2) [RS]

7-42 370-XA Principles of Operation
Bytes selected from general register \( R_t \) under control of a mask are placed at contiguous byte locations beginning at the second-operand address.

The contents of the \( M_3 \) field are used as a mask. These four bits, left to right, correspond one for one with the four bytes, left to right, of general register \( R_t \). The bytes corresponding to ones in the mask are placed in the same order at successive and contiguous storage locations beginning at the second-operand address. When the mask is not zero, the length of the second operand is equal to the number of ones in the mask. The contents of the general register remain unchanged.

When the mask is not zero, exceptions associated with storage-operand accesses are recognized only for the number of bytes specified by the mask. When the mask is zero, the single byte designated by the second-operand address remains unchanged; however, on some models, the value may be fetched and subsequently stored back unchanged at the storage location. This update appears to be an interleaved-update reference as observed by other CPUs.

**Condition Code:** The code remains unchanged.

**Program Exceptions:**
Access (store, operand 2)

**Programming Notes**

1. An example of the use of the STORE CHARACTERS UNDER MASK instruction is given in Appendix A.

2. STORE CHARACTERS UNDER MASK with a mask of 0111 may be used to store a three-byte address, for example, in modifying the address in a CCW.

3. STORE CHARACTERS UNDER MASK with a mask of 1111, 0011, or 0001 performs the same function as STORE, STORE HALFWORD, or STORE CHARACTER, respectively. However, on most models, the performance of STORE CHARACTERS UNDER MASK is slower.

4. Using STORE CHARACTERS UNDER MASK with a zero mask should be avoided since this instruction, depending on the model, may perform a fetch and store of the single byte designated by the second-operand address. This reference is not interlocked against accesses by channel programs. In addition, it may cause any of the following to occur for the byte designated by the second-operand address: a PER storage-alteration event may be recognized; access exceptions may be recognized; and, provided no access exceptions exist, the change bit may be set to one.

**STORE CLOCK**

\[
\text{STCK} \quad D_3 (B_2) \quad [5]
\]

<table>
<thead>
<tr>
<th>'B205'</th>
<th>( B_2 )</th>
<th>( D_2 )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

The current value of the TOD clock is stored at the eight-byte field designated by the second-operand address, provided the clock is in the set, stopped, or not-set state.

Zeros are stored for the rightmost bit positions that are not provided by the clock.

Zeros are stored at the operand location when the clock is in the error state or in the not-operational state.

The quality of the clock value stored by the instruction is indicated by the resultant condition-code setting.

A serialization function is performed before the value of the clock is fetched and again after the value is placed in storage.

**Resulting Condition Code:**

<table>
<thead>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clock in set state</td>
<td>Clock in not-set state</td>
<td>Clock in error state</td>
<td>Clock in stopped state or not-operational state</td>
</tr>
</tbody>
</table>

**Program Exceptions:**
Access (store, operand 2)

**Programming Notes**

1. Bit position 31 of the clock is incremented every 1.048576 seconds; hence, for timing applications involving human responses, the leftmost clock word may provide sufficient resolution.

2. Condition code 0 normally indicates that the clock has been set by the control program. Accordingly, the value may be used in elapsed-time measurements and as a valid time-of-day and calendar indication. Condition code 1 indicates that the clock value is the elapsed time.
since the power for the clock was turned on. In this case, the value may be used in elapsed-time measurements but is not a valid time-of-day indication. Condition codes 2 and 3 mean that the value provided by STORE CLOCK cannot be used for time measurement or indication.

3. Condition code 3 indicates that the clock is in either the stopped state or the not-operational state. These two states can normally be distinguished because an all-zero value is stored when the clock is in the not-operational state.

4. If a problem program written for the 370-XA mode is to be executed also on a system in the System/370 mode, then the program should take into account that, in the System/370 mode, the value stored when the condition code is 2 is not necessarily zero.

STORE HALFWORD

STH R1,D2(X2,B2) [RX]

\[
\begin{array}{cccc}
\text{140} & R1 & X2 & B2 \\
0 & 8 & 12 & 16 & 20 & 31
\end{array}
\]

Bits 16-31 of general register R1 are placed unchanged at the second-operand location. The second operand is two bytes in length.

Condition Code: The code remains unchanged.

Program Exceptions:
Access (store, operand 2)

STORE MULTIPLE

STM R1,R3,D2(B2) [RS]

\[
\begin{array}{cccc}
\text{190} & R1 & R3 & B2 \\
0 & 8 & 12 & 16 & 20 & 31
\end{array}
\]

The contents of the set of general registers starting with general register R1 and continuing up to and including general register R2, with general register 0 following general register 15.

Condition Code: The code remains unchanged.

Program Exceptions:
Access (store, operand 2)

Programming Note

An example of the use of the STORE MULTIPLE instruction is given in Appendix A.

SUBTRACT

SR R1,R2 [RR]

\[
\begin{array}{cccc}
\text{1B} & R1 & R2 \\
0 & 8 & 12 & 15
\end{array}
\]

S R1,D2(X2,B2) [RX]

\[
\begin{array}{cccc}
\text{5B} & R1 & X2 & B2 \\
0 & 8 & 12 & 16 & 20 & 31
\end{array}
\]

The second operand is subtracted from the first operand, and the difference is placed at the first-operand location. The operands and the difference are treated as 32-bit signed binary integers.

When there is an overflow, the result is obtained by allowing any carry into the sign-bit position and ignoring any carry out of the sign-bit position, and condition code 3 is set. If the fixed-point-overflow mask is one, a program interruption for fixed-point overflow occurs.

Resulting Condition Code:

<table>
<thead>
<tr>
<th>Condition Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 Result zero; no overflow</td>
</tr>
<tr>
<td>1 Result less than zero; no overflow</td>
</tr>
<tr>
<td>2 Result greater than zero; no overflow</td>
</tr>
<tr>
<td>3 Overflow</td>
</tr>
</tbody>
</table>

Program Exceptions:
Access (fetch, operand 2 of S only)
Fixed-point overflow
Programming Notes

1. When, in the RR format, R₁ and R₂ designate the same register, subtracting is equivalent to clearing the register.

2. Subtracting a maximum negative number from another maximum negative number gives a zero result and no overflow.

SUBTRACT HALFWORD

SH R₁, D₂(X₂, B₂) [RX]

```
0   R₁   X₂   B₂   D₂
```

The second operand is subtracted from the first operand, and the difference is placed at the first-operand location. The second operand is two bytes in length and is treated as a 16-bit signed binary integer. The first operand and the difference are treated as 32-bit signed binary integers.

When there is an overflow, the result is obtained by allowing any carry into the sign-bit position and ignoring any carry out of the sign-bit position, and condition code 3 is set. If the fixed-point-overflow mask is one, a program interruption for fixed-point overflow occurs.

Resulting Condition Code:

<table>
<thead>
<tr>
<th></th>
<th>Resulting Condition Code:</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Result zero; no overflow</td>
</tr>
<tr>
<td>1</td>
<td>Result less than zero; no overflow</td>
</tr>
<tr>
<td>2</td>
<td>Result greater than zero; no overflow</td>
</tr>
<tr>
<td>3</td>
<td>Overflow</td>
</tr>
</tbody>
</table>

Program Exceptions:

Access (fetch, operand 2 of SL only)

Fixed-point overflow

SUBTRACT LOGICAL

SLR R₁, R₂ [RR]

```
0   R₁   R₂
```

The second operand is subtracted from the first operand, and the difference is placed at the first-operand location. The operands and the difference are treated as 32-bit unsigned binary integers.

Resulting Condition Code:

<table>
<thead>
<tr>
<th></th>
<th>Resulting Condition Code:</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Result not zero; no carry</td>
</tr>
<tr>
<td>1</td>
<td>Result zero; carry</td>
</tr>
<tr>
<td>2</td>
<td>Result not zero; carry</td>
</tr>
</tbody>
</table>

Program Exceptions:

Access (fetch, operand 2 of SL only)

Fixed-point overflow

SUPERVISOR CALL

SVC I [RR]

```
0   I
```

The instruction causes a supervisor-call interruption, with the I field of the

Chapter 7. General Instructions 7-45
The byte located at the second-operand address is used to set the condition code, and then the byte is set to all ones.

A serialization function is performed before the byte is fetched and again after the storing of all ones.

Resulting Condition Code:

0  Leftmost bit zero
1  Leftmost bit one
2  --
3  --

Program Exceptions:

Access (fetch and store, operand 2)

Programming Notes

1. TEST AND SET may be used for controlled sharing of a common storage area by programs operating on different CPUs. This instruction is provided primarily for compatibility with programs written for System/360. The instructions COMPARE AND SWAP and COMPARE DOUBLE AND SWAP provide functions which are more suitable for sharing among programs on a single CPU or for programs that may be interrupted. See the description of these instructions and the associated programming notes for details.

2. TEST AND SET does not interlock against storage accesses by channel programs. Therefore, the instruction should not be used to update a location into which a channel program may store, since the channel-program data may be lost.

TEST UNDER MASK

TM  D_i(B_i),I_z  [SI]

A mask is used to select bits of the first operand, and the result is indicated in the condition code.

The byte of immediate data, I_z, is used as an eight-bit mask. The bits of the mask are made to correspond one for one with the bits of the byte in storage designated by the first-operand address.

A mask bit of one indicates that the storage bit is to be tested. When the mask bit is zero, the storage bit is ignored. When all storage bits thus selected are zero, condition code 0 is set. Condition code 0 is also set when the mask is all zeros. When the selected bits are all ones, condition code 3 is set; otherwise, condition code 1 is set.

Access exceptions associated with the storage operand are recognized for one byte even when the mask is all zeros.

Resulting Condition Code:

0  Selected bits all zeros; or mask bits all zeros
1  Selected bits mixed zeros and ones
2  --
3  Selected bits all ones

Program Exceptions:

Access (fetch, operand 1)
Programming Note

An example of the use of the TEST UNDER MASK instruction is given in Appendix A.

TRANSLATE

\[
\text{TR } D_1(L,B_1), D_2(B_2) \quad \text{[SS]}
\]

The bytes of the first operand are used as eight-bit arguments to reference a list designated by the second-operand address. Each function byte selected from the list replaces the corresponding argument in the first operand.

The L field specifies the length of only the first operand.

The bytes of the first operand are selected one by one for translation, proceeding left to right. Each argument byte is added to the initial second-operand address. The addition is performed following the rules for address arithmetic, with the argument byte treated as an eight-bit unsigned binary integer and extended with zeros on the left. The sum is used as the address of the function byte, which then replaces the original argument byte.

The operation proceeds until the first-operand field is exhausted. The list is not altered unless an overlap occurs.

When the operands overlap, the result is obtained as if each result byte were stored immediately after fetching the corresponding function byte.

Access exceptions are recognized only for those bytes in the second operand which are actually required.

Condition Code: The code remains unchanged.

Program Exceptions:

Access (fetch, operand 2; fetch and store, operand 1)

Programming Notes

1. An example of the use of the TRANSLATE instruction is given in Appendix A.

2. TRANSLATE may be used to convert data from one code to another code.

3. The instruction may also be used to rearrange data. This may be accomplished by placing a pattern in the destination area, by designating the pattern as the first operand of TRANSLATE, and by designating the data that is to be rearranged as the second operand. Each byte of the pattern contains an eight-bit number specifying the byte destined for this position. Thus, when the instruction is executed, the pattern selects the bytes of the second operand in the desired order.

4. Because each eight-bit argument byte is added to the initial second-operand address to obtain the address of a function byte, the list may contain 256 bytes. In cases where it is known that not all eight-bit argument values will occur, it is possible to reduce the size of the list.

5. Significant performance degradation is possible when, with DAT on, the second-operand address of TRANSLATE designates a location that is less than 256 bytes to the left of a 4K-byte boundary. This is because the machine may perform a trial execution of the instruction to determine if the second operand actually crosses the boundary.

6. The fetch and subsequent store accesses to a particular byte in the first-operand field do not necessarily occur one immediately after the other. Thus, this instruction cannot be safely used to update a location in storage if the possibility exists that another CPU or a channel program may also be updating the location. An example of this effect is shown for OR (01) in the section "Multiprogramming and Multiprocessing Examples" in Appendix A.

7. The storage-operand references of TRANSLATE may be multiple-access references. (See the section "Storage-Operand Consistency" in Chapter 5, "Program Execution").

TRANSLATE AND TEST

\[
\text{TRT } D_1(L,B_1), D_2(B_2) \quad \text{[SS]}
\]

The bytes of the first operand are used as eight-bit arguments to select function bytes from a list designated by the second-operand address. The first
nonzero function byte is inserted in general register 2, and the related argument address in general register 1.

The L field specifies the length of only the first operand.

The bytes of the first operand are selected one by one for translation, proceeding from left to right. The first operand remains unchanged in storage. Calculation of the address of the function byte is performed as in the TRANSLATE instruction. The function byte retrieved from the list is inspected for a value of zero.

When the function byte is zero, the operation proceeds with the next byte of the first operand. When the first-operand field is exhausted before a nonzero function byte is encountered, the operation is completed by setting condition code 0. The contents of general registers 1 and 2 remain unchanged.

When the function byte is nonzero, the operation is completed by inserting the function byte in general register 2 and the related argument address in general register 1. This address points to the argument byte last translated. The function byte replaces bits 24-31 of general register 2. In the 24-bit addressing mode, the address replaces bits 8-31, and bits 0-7 of general register 1 remain unchanged. In the 31-bit addressing mode, the address replaces bits 1-31, and bit 0 of general register 1 is set to zero. In both modes, bits 0-23 of general register 2 remain unchanged.

When the function byte is nonzero, either condition code 1 or 2 is set, depending on whether the argument byte is the rightmost byte of the first operand. Condition code 1 is set if one or more argument bytes remain to be translated. Condition code 2 is set if no more argument bytes remain.

Access exceptions are recognized only for those bytes in the second operand which are actually required. Access exceptions are not recognized for those bytes in the first operand which are to the right of the first byte for which a nonzero function byte is obtained.

**Resulting Condition Code:**

<p>| | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>All function bytes zero</td>
<td>1</td>
<td>Nonzero function byte; first-operand field not exhausted</td>
<td>2</td>
<td>Nonzero function byte; first-operand field exhausted</td>
<td>3</td>
<td>--</td>
</tr>
</tbody>
</table>

**Program Exceptions:**

Access (fetch, operands 1 and 2)

---

**Programming Notes**

1. An example of the use of the TRANSLATE AND TEST instruction is given in Appendix A.

2. TRANSLATE AND TEST may be used to scan the first operand for characters with special meaning. The second operand, or list, is set up with all-zero function bytes for those characters to be skipped over and with nonzero function bytes for the characters to be detected.

**UNPACK**

UNPK \( D_1(L_1,B_1), D_2(L_2,B_2) \) [SS]

\[ 'F3' \mid L_1 \mid L_2 \mid B_1 \mid D_1 \mid B_2 \mid D_2 \]

0 8 12 16 20 32 36 47

The format of the second operand is changed from packed to zoned, and the result is placed at the first-operand location. The packed and zoned formats are described in Chapter 8, "Decimal Instructions."

The second operand is treated as though it had the packed format. Its digits and sign are placed unchanged in the first-operand location, using the zoned format. Zone bits with coding of 1111 are supplied for all bytes except the rightmost byte, the zone of which receives the sign of the second operand. The sign and digits are not checked for valid codes. The result is obtained as if the operands were processed right to left. When necessary, the second operand is considered to be extended on the left with zeros. If the first-operand field is too short to contain all digits of the second operand, the remaining leftmost portion of the second operand is ignored. Access exceptions for the unused portion of the second operand may or may not be indicated.

When the operands overlap, the result is obtained as if the operands were processed one byte at a time and as if the first result byte were stored immediately after fetching the first operand byte. The entire rightmost second-operand byte is used in forming the first result byte. For the remainder of the field, information for two result bytes is obtained from a single second-operand byte, and execution proceeds as if the leftmost four bits of the byte were to remain available for the next
result byte and need not be refetched. Thus, the result is as if two result bytes were to be stored immediately after fetching a single operand byte.

**Condition Code:** The code remains unchanged.

**Program Exceptions:**

- Access (fetch, operand 2; store, operand 1)

**Programming Notes**

1. An example of the use of the UNPACK instruction is given in Appendix A.

2. A field that is to be unpacked can be destroyed by improper overlapping. To save storage space for unpacking by overlapping the operands, the rightmost byte of the first operand must be to the right of the rightmost byte of the second operand by the number of bytes in the second operand minus 2. If only one or two bytes are to be unpacked, the rightmost bytes of the two operands may coincide.

3. The storage-operand references of UNPACK may be multiple-access references. (See the section "Storage-Operand Consistency" in Chapter 5, "Program Execution.")

**UPDATE TREE**

**UPDATE TREE Method 1**

When the first method of operation is used, the sum of the contents of general registers 4 and 5 is used as the intermediate value for normal operand address generation. The generated address is the address of a node in storage.

The contents of general register 0 are logically compared with the contents of the first word of the currently addressed node. If the register operand is low, the contents of general-register pair 0-1 are interchanged with those of the node, and a unit of operation is completed. If the register operand is high, no additional action is taken, and the unit of operation is completed. If the compare values are equal, general-register pair 2-3 is loaded from the currently addressed node, the instruction is completed, and condition code 0 is set.

In those cases when the value in the first word of the node is less than or equal to the value in the register, the contents of the node remain unchanged. However, in some models, these contents may be fetched and subsequently stored back.

Access exceptions are recognized only for one doubleword node at a time. Access exceptions, change-bit action, and PER storage alteration do not occur for subsequent nodes until the previous node has been successfully compared and updated.

Access exceptions, change-bit action, and PER storage alteration do not occur if a specification exception exists.

**UPDATE TREE Method 2**

When the second method of operation is used, bit 0 of general register 0 is tested. If bit 0 of register 0 is one, the instruction is completed, and condition code 3 is set. If bit 0 is zero, the remainder of the unit of operation is the same as when method 1 is used.
**Resulting Condition Code:**

0   Equal compare values at currently addressed node
1   No equal compare values found on path, or no comparison made
2   --
3   For method 2 only: general register 5 nonzero and general register 0 negative

**Program Exceptions:**

Access (fetch and store, nodes of tree)
Specification

**Programming Notes:**

1. For use in sorting, when equal compare values have been found, the contents of general registers 1 and 3 can be appropriate (depending on the contents of the tree) for the subsequent execution of COMPARE AND FORM CODEWORD. The contents of general register 2, shifted right 16 bit positions, can be similarly appropriate, and they can provide for minimal recomparison of partially equal keys.

2. The program should avoid placing a nonzero value in bit positions 0-6 of general register 5 when in the 24-bit addressing mode. If any bit in bit positions 0-6 is a one, the nodes of the tree will not be examined successively.

3. The storage-operand references for UPDATE TREE may be multiple-access references. (See the section "Storage-Operand Consistency" in Chapter 5, "Program Execution."

4. In those cases when the value in the first word of the node is less than or equal to the value in the register, depending on the model, the contents of the node may be fetched and subsequently stored back. As a result, any of the following may occur for the storage location containing the node: a PER storage-alteration event may be recognized; a protection exception for storing may be recognized; and, provided no access exceptions exist, the change bit may be set to one.

5. Special precautions should be taken when UPDATE TREE is made the target of EXECUTE. See the programming note concerning interruptible instructions under EXECUTE.

6. Further programming notes concerning interruptible instructions are included in the section "Interruptible Instructions" in Chapter 5, "Program Execution."

7. The figure "Execution of UPDATE TREE" is a summary of the operation of UPDATE TREE.
Bits 29-31 of GR4 and GR5 all zeros → Specification Exception

Unit-of-operation boundary

GR5 shifted right one position → TEMPWORD1
0 → Bit 29 of TEMPWORD1

TEMPWORD1 = 0

Method used

Method 2

Method 1

No

Bit 0 of GR0 one

TEMPWORD1 → GR5
3 → Cond Code

End operation

GR4 + TEMPWORD1 → TEMPADDRESS

Fetch doubleword from location in storage designated by TEMPADDRESS;
Bits 0-31 → TEMPWORD2
Bits 32-64 → TEMPWORD3

TEMPWORD1 → GR5

GR0 high

Compare GR0 and TEMPWORD2

GR0 low

GR0 equal

Store contents of GR0 and GR1 in doubleword designated by TEMPADDRESS

TEMPWORD2 → GR0
TEMPWORD3 → GR1

End operation

Execution of UPDATE TREE
The decimal instructions of this chapter perform arithmetic and editing operations on decimal data. Additional operations on decimal data are provided by several of the instructions in Chapter 7, "General Instructions." Decimal operands always reside in storage, and all decimal instructions use the $SS$ instruction format. Decimal operands occupy storage fields that can start on any byte boundary.

### DECIMAL-NUMBER FORMATS

Decimal numbers may be represented in either the zoned or packed format. Both decimal-number formats are of variable length; the instructions used to operate on decimal data each specify the length of their operands and results. Each byte of either format consists of a pair of four-bit codes; the four-bit codes include decimal-digit codes, sign codes, and a zone code.

#### ZONED FORMAT

```
ZNZN/ZNZN/SN
```

In the zoned format, the rightmost four bits of a byte are called the numeric bits (N) and normally consist of a code representing a decimal digit. The leftmost four bits of a byte are called the zone bits (Z), except for the rightmost byte of a decimal operand, where these bits may be treated either as a zone or as a sign ($S$).

Decimal digits in the zoned format may be part of a larger character set, which includes also alphabetic and special characters. The zoned format is, therefore, suitable for input, editing, and output of numeric data in human-readable form. There are no decimal-arithmetic instructions which operate directly on decimal numbers in the zoned format; such numbers must first be converted to the packed format.

The editing instructions produce a result of up to 256 bytes; each byte may be a decimal digit in the zoned format, a message byte, or a fill byte.

#### PACKED FORMAT

```
DDDD/DDDD
```

In the packed format, each byte contains two decimal digits (D), except for the rightmost byte, which contains a sign to the right of a decimal digit. Decimal arithmetic is performed with operands in the packed format and generates results in the packed format.

The packed-format operands and results of decimal-arithmetic instructions may be up to 16 bytes (31 digits and sign), except that the maximum length of a multiplier or divisor is eight bytes (15 digits and sign). In division, the sum of the lengths of the quotient and
DECIMAL CODES

The decimal digits 0-9 have the binary encoding 0000-1001.

The preferred sign codes are 1100 for plus and 1101 for minus. These are the sign codes generated for the results of the decimal-arithmetic instructions and the CONVERT TO DECIMAL instruction.

Alternate sign codes are also recognized as valid in the sign position: 1010, 1110, and 1111 are alternate codes for plus, and 1011 is an alternate code for minus. Alternate sign codes are accepted for any decimal source operand, but are not generated in the completed result of a decimal-arithmetic instruction or CONVERT TO DECIMAL. This is true even when an operand remains otherwise unchanged, such as when adding zero to a number. An alternate sign code is, however, left unchanged by MOVE NUMERICS, MOVE WITH OFFSET, MOVE ZONES, PACK, and UNPACK.

When an invalid sign or digit code is detected, a data exception is recognized. For the decimal-arithmetic instructions and CONVERT TO BINARY, the action taken for a data exception depends on whether a sign code is invalid. When a sign code is invalid, the operation is suppressed regardless of whether any other condition causing a data exception exists. When an invalid digit code is detected but no sign code is invalid, the operation is terminated.

For the editing instructions EDIT and EDIT AND MARK, an invalid sign code is not recognized. The operation is terminated for a data exception due to an invalid digit code. No validity checking is performed by MOVE NUMERICS, MOVE WITH OFFSET, MOVE ZONES, PACK, and UNPACK.

The zone code 1111 is generated in the left four bit positions of each byte representing a zone and a decimal digit in zoned-format results. Zoned-format results are produced by EDIT, EDIT AND MARK, and UNPACK. For EDIT and EDIT AND MARK, each result byte representing a zoned-format decimal digit contains the zone code 1111 in the left four bit positions and the decimal-digit code in the right four bit positions. For UNPACK, zone bits with a coding of 1111 are supplied for all bytes except the rightmost byte, the zone of which receives the sign.

The meaning of the decimal codes is summarized in the figure “Summary of Digit and Sign Codes.”

Programming Note

Since 1111 is both the zone code and an alternate code for plus, unsigned (positive) decimal numbers may be represented in the zoned format with 1111 zone codes in all byte positions. The result of the PACK instruction converting such a number to the packed format may be used directly as an operand for decimal instructions.

DECIMAL OPERATIONS

The decimal instructions in this chapter consist of two classes, the decimal-arithmetic instructions and the editing instructions.

DECIMAL-ARITHMETIC INSTRUCTIONS

The decimal-arithmetic instructions perform addition, subtraction, multiplication, division, comparison, and shifting.

Operands of the decimal-arithmetic instructions are in the packed format and are treated as signed decimal integers. A decimal integer is represented in true form as an absolute value with a separate plus or minus sign. It contains an odd number of decimal
digits, from one to 31, and the sign; this corresponds to an operand length of one to 16 bytes.

A decimal zero normally has a plus sign, but multiplication, division, and overflow may produce a zero value with a minus sign. Such a negative zero is a valid operand and is treated as equal to a positive zero by COMPARE DECIMAL.

The lengths of the two operands specified in the instruction need not be the same. If necessary, the shorter operand is considered to be extended with zeros on the left. Results, however, cannot exceed the first-operand length as specified in the instruction.

When a carry or leftmost nonzero digits of the result are lost because the first-operand field is too short, the result is obtained by ignoring the overflow digits, condition code 3 is set, and, if the decimal-overflow mask bit is one, a program interruption for decimal overflow occurs. The operand lengths alone are not an indication of overflow; nonzero digits must have been lost during the operation.

The operands of decimal-arithmetic instructions should not overlap at all or should have coincident rightmost bytes. In ZERO AND ADD, the operands may also overlap in such a manner that the rightmost byte of the first operand (which becomes the result) is to the right of the rightmost byte of the second operand. For these cases of proper overlap, the result is obtained as if operands were processed right to left. Because the codes for digits and signs are verified during the performance of the arithmetic, improperly overlapping operands are recognized as data exceptions.

Programming Note

A packed decimal number in storage may be designated as both the first and second operand of ADD DECIMAL, COMPARE DECIMAL, DIVIDE DECIMAL, MULTIPLY DECIMAL, SUBTRACT DECIMAL, or ZERO AND ADD. Thus, a decimal number may be added to itself, compared with itself, and so forth; SUBTRACT DECIMAL may be used to set a decimal field in storage to zero; and, for MULTIPLY DECIMAL, a decimal number may be squared in place.

EDITING INSTRUCTIONS

The editing instructions are EDIT and EDIT AND MARK. For these instructions, only the first operand (the pattern) has an explicitly specified length. The second operand (the source) is considered to have as many digits as necessary for the completion of the operation.

Overlapping operands for the editing instructions yield unpredictable results.

EXECUTION OF DECIMAL INSTRUCTIONS

During the execution of a decimal instruction, all bytes of the operands are not necessarily accessed concurrently, and the fetch and store accesses to a single location do not necessarily occur one immediately after the other. Furthermore, for decimal instructions, data in source fields may be accessed more than once, and intermediate values may be placed in the result field that may differ from the original operand and final result values. (See the section "Storage-Operand Consistency" in Chapter 5, "Program Execution."). Thus, in a multiprocessing configuration, an instruction such as ADD DECIMAL cannot be safely used to update a shared storage location when the possibility exists that another CPU may also be updating that location.

OTHER INSTRUCTIONS FOR DECIMAL OPERANDS

In addition to the decimal instructions in this chapter, MOVE NUMERICS and MOVE ZONES are provided for operating on data of lengths up to 256 bytes in the zoned format. Two instructions are provided for converting data between the zoned and packed formats: PACK transforms zoned data of lengths up to 16 bytes into packed data, and UNPACK performs the reverse transformation. MOVE WITH OFFSET can operate on packed data of lengths up to 16 bytes. Two instructions are provided for conversion between the packed-decimal and signed-binary-integer formats. CONVERT TO BINARY converts packed decimal to binary, and CONVERT TO DECIMAL converts binary to packed decimal; the length of the packed decimal operand of these instructions is eight bytes (15 digits and sign). These seven instructions are not considered to be decimal instructions and are described in Chapter 7, "General Instructions." The editing instructions in this chapter may also be used to change data from the packed to the zoned format.

INSTRUCTIONS

The decimal instructions and their mnemonics, formats, and operation codes...
are listed in the figure "Summary of Decimal Instructions." The figure also indicates when the condition code is set and the exceptional conditions in operand designations, data, or results that cause a program interruption.

Note: In the detailed descriptions of the individual instructions, the mnemonic and the symbolic operand designation for the assembler language are shown with each instruction. For ADD DECIMAL, for example, AP is the mnemonic and $D_1(L_1, B_1), D_2(L_2, B_2)$ the operand designation.

### Summary of Decimal Instructions

<table>
<thead>
<tr>
<th>Name</th>
<th>Mnemonic</th>
<th>Characteristics</th>
<th>Op Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD DECIMAL</td>
<td>AP</td>
<td>SS C A D DF</td>
<td>ST FA</td>
</tr>
<tr>
<td>COMPARE DECIMAL</td>
<td>CP</td>
<td>SS C A D DF</td>
<td>ST FA</td>
</tr>
<tr>
<td>DIVIDE DECIMAL</td>
<td>DP</td>
<td>SS C A D DK</td>
<td>ST FD</td>
</tr>
<tr>
<td>EDIT</td>
<td>ED</td>
<td>SS C A D G1 R</td>
<td>ST DE</td>
</tr>
<tr>
<td>EDIT AND MARK</td>
<td>EDMK</td>
<td>SS C A D G1 R</td>
<td>ST DE</td>
</tr>
<tr>
<td>MULTIPLY DECIMAL</td>
<td>MP</td>
<td>SS C A D DF</td>
<td>ST FB</td>
</tr>
<tr>
<td>SHIFT AND ROUND DECIMAL</td>
<td>SRP</td>
<td>SS C A D DF</td>
<td>ST FB</td>
</tr>
<tr>
<td>SUBTRACT DECIMAL</td>
<td>SP</td>
<td>SS C A D DF</td>
<td>ST FB</td>
</tr>
<tr>
<td>ZERO AND ADD</td>
<td>ZAP</td>
<td>SS C A D DF</td>
<td>ST FB</td>
</tr>
</tbody>
</table>

**Explanation:**

A  Access exceptions for logical addresses.
C  Condition code is set.
D  Data exception.
DF Decimal-overflow exception.
DK Decimal-divide exception.
G1 Instruction execution includes the implied use of general register 1.
R  PER general-register-alteration event.
SP Specification exception.
SS  SS instruction format.
ST  PER storage-alteration event.

**Programming Note**

The decimal instructions for the 370-XA mode and the System/370 mode are identical, with the exception that, in the 31-bit addressing mode, EDIT AND MARK places a 31-bit address in general register 1. In the 24-bit addressing mode, EDIT AND MARK operates as in the System/370 mode; that is, a 24-bit address is placed in general register 1, and the leftmost byte of general register 1 is unchanged.

---

8-4 370-XA Principles of Operation
ADD DECIMAL

AP \( D_1(L_1,B_1), D_2(L_2,B_2) \) [SS]

<table>
<thead>
<tr>
<th>'FA'</th>
<th>L_1</th>
<th>L_2</th>
<th>B_1</th>
<th>D_1</th>
<th>B_2</th>
<th>D_2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
<td>32</td>
<td>36</td>
</tr>
</tbody>
</table>

The second operand is added to the first operand, and the resulting sum is placed at the first-operand location. The operands and result are in the packed format.

Addition is algebraic, taking into account the signs and all digits of both operands. All sign and digit codes are checked for validity.

If the first operand is too short to contain all leftmost nonzero digits of the sum, decimal overflow occurs. The operation is completed. The result is obtained by ignoring the overflow digits, and condition code 3 is set. If the decimal-overflow mask is one, a program interruption for decimal overflow occurs.

The sign of the sum is determined by the rules of algebra. In the absence of overflow, the sign of a zero result is made positive. If overflow occurs, a zero result is given either a positive or negative sign, as determined by what the sign of the correct sum would have been.

Resulting Condition Code:

1. Result zero; no overflow
2. Result less than zero; no overflow
3. Result greater than zero; no overflow
4. Overflow

Program Exceptions:

Access (fetch, operand 2; fetch and store, operand 1)
Data
Decimal overflow

Programming Notes

An example of the use of the ADD DECIMAL instruction is given in Appendix A.

COMPARE DECIMAL

CP \( D_1(L_1,B_1), D_2(L_2,B_2) \) [SS]

<table>
<thead>
<tr>
<th>'F9'</th>
<th>L_1</th>
<th>L_2</th>
<th>B_1</th>
<th>D_1</th>
<th>B_2</th>
<th>D_2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
<td>32</td>
<td>36</td>
</tr>
</tbody>
</table>

The first operand is compared with the second operand, and the result is indicated in the condition code. The operands are in the packed format.

Comparison is algebraic and follows the procedure for decimal subtraction, except that both operands remain unchanged. When the difference is zero, the operands are equal. When a nonzero difference is positive or negative, the first operand is high or low, respectively.

Overflow cannot occur because the difference is discarded.

All sign and digit codes are checked for validity.

Resulting Condition Code:

0. Operands equal
1. First operand low
2. First operand high
3. --

Program Exceptions:

Access (fetch, operands 1 and 2)
Data

Programming Notes

1. An example of the use of the COMPARE DECIMAL instruction is given in Appendix A.

2. The preferred and alternate sign codes for a particular sign are treated as equivalent for comparison purposes.

3. A negative zero and a positive zero compare equal.

DIVIDE DECIMAL

DP \( D_1(L_1,B_1), D_2(L_2,B_2) \) [SS]

<table>
<thead>
<tr>
<th>'FD'</th>
<th>L_1</th>
<th>L_2</th>
<th>B_1</th>
<th>D_1</th>
<th>B_2</th>
<th>D_2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
<td>32</td>
<td>36</td>
</tr>
</tbody>
</table>

The first operand (the dividend) is divided by the second operand (the divisor). The resulting quotient and
The quotient is placed leftmost in the first-operand location. The number of bytes in the quotient field is equal to the difference between the dividend and divisor lengths \((L_1 - L_2)\). The remainder is placed rightmost in the first-operand location and has a length equal to the divisor length. Together, the quotient and remainder fields occupy the entire first operand; therefore, the address of the quotient is the address of the first operand.

The divisor length cannot exceed 15 digits and sign \((L_2 \text{ not greater than seven})\) and must be less than the dividend length \((L_2 \text{ less than } L_1)\); otherwise, a specification exception is recognized.

The dividend, divisor, quotient, and remainder are each signed decimal integers in the packed format and are right-aligned in their fields. All sign and digit codes of the dividend and divisor are checked for validity.

The sign of the quotient is determined by the rules of algebra from the dividend and divisor signs. The sign of the remainder has the same value as the dividend sign. These rules hold even when the quotient or remainder is zero.

Overflow cannot occur. If the divisor is zero or the quotient is too large to be represented by the number of digits specified, a decimal-divide exception is recognized. This includes the case of division by zero. The decimal-divide exception is indicated only if the sign codes of both the dividend and divisor are valid, and only if the digit or digits used in establishing the exception are valid.

**Condition Code:** The code remains unchanged.

**Program Exceptions:**

- Access (fetch, operand 2; fetch and store, operand 1)
- Data
- Decimal divide
- Specification

**Programming Notes**

1. An example of the use of the DIVIDE DECIMAL instruction is given in Appendix A.

2. The dividend cannot exceed 31 digits and sign. Since the remainder cannot be shorter than one digit and sign, the quotient cannot exceed 29 digits and sign.

3. The condition for a decimal-divide exception can be determined by a trial comparison. The leftmost digit of the divisor is aligned one digit to the right of the leftmost dividend digit. When the divisor, so aligned, is less than or equal to the dividend, ignoring signs, a divide exception is indicated.

4. If a data exception does not exist, a decimal-divide exception occurs when the leftmost dividend digit is not zero.

**EDIT**

<table>
<thead>
<tr>
<th>`'DE'</th>
<th>L</th>
<th>B_1</th>
<th>D_1</th>
<th>B_2</th>
<th>D_2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>16</td>
<td>20</td>
<td>32</td>
<td>36</td>
</tr>
</tbody>
</table>

The second operand (the source), which normally contains one or more decimal numbers in the packed format, is changed to the zoned format and modified under the control of the first operand (the pattern). The edited result replaces the first operand.

The length field specifies the length of the first operand, which may contain bytes of any value.

The length of the source is determined by the operation according to the contents of the pattern. The source normally consists of one or more decimal numbers, each in the packed format. The leftmost four bits of each source byte must specify a decimal-digit code (0000-1001); a sign code (1010-1111) is recognized as a data exception. The rightmost four bits may specify either a sign code or a decimal-digit code. Access and data exceptions are recognized only for those bytes in the second operand which are actually required.

The result is obtained as if both operands were processed left to right one byte at a time. Overlapping pattern and source fields give unpredictable results.

During the editing process, each byte of the pattern is affected in one of three ways:

1. It is left unchanged.
2. It is replaced by a source digit expanded to the zoned format.
3. It is replaced by the first byte in the pattern, called the fill byte.
Which of the three actions takes place is determined by one or more of the following: the type of the pattern byte, the state of the significance indicator, and whether the source digit examined is zero.

Pattern Bytes: There are four types of pattern bytes: digit selector, significance starter, field separator, and message byte. Their coding is as follows:

<table>
<thead>
<tr>
<th>Name</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Digit selector</td>
<td>0010 0000</td>
</tr>
<tr>
<td>Significance starter</td>
<td>0010 0001</td>
</tr>
<tr>
<td>Field separator</td>
<td>0010 0010</td>
</tr>
<tr>
<td>Message byte</td>
<td>Any other</td>
</tr>
</tbody>
</table>

The detection of either a digit selector or a significance starter in the pattern causes an examination to be made of the significance indicator and of a source digit. As a result, either the expanded source digit or the fill byte, as appropriate, is selected to replace the pattern byte. Additionally, encountering a digit selector or a significance starter may cause the significance indicator to be changed.

The field separator identifies individual fields in a multiple-field editing operation. It is always replaced in the result by the fill byte, and the significance indicator is always off after the field separator is encountered.

Message bytes in the pattern are either replaced by the fill byte or remain unchanged in the result, depending on the state of the significance indicator. They may thus be used for padding, punctuation, or text in the significant portion of a field or for the insertion of sign-dependent symbols.

Fill Byte: The first byte of the pattern is used as the fill byte. The fill byte can have any code and may concurrently specify a control function. If this byte is a digit selector or significance starter, the indicated editing action is taken after the code has been assigned to the fill byte.

Source Digits: Each time a digit selector or significance starter is encountered in the pattern, a new source digit is examined for placement in the pattern field. Either the source digit is disregarded, or it is expanded to the zoned format, by appending the zone code 1111 on the left, and stored in place of the pattern byte.

Execution is as if the source digits were selected one byte at a time and as if a source byte were fetched for inspection only once during an editing operation. Each source digit is examined only once for a zero value. The leftmost four bits of each byte are examined first, and the rightmost four bits, when they represent a decimal-digit code, remain available for the next pattern byte that calls for a digit examination. When the leftmost four bits contain an invalid digit code, a data exception is recognized, and the operation is terminated.

At the time the left digit of a source byte is examined, the rightmost four bits are checked for the existence of a sign code. When a sign code is encountered in the rightmost four bit positions, these bits are not treated as a decimal-digit code, and a new source byte is fetched from storage when the next pattern byte calls for a source-digit examination.

When the pattern contains no digit selector or significance starter, no source bytes are fetched and examined.

Significance Indicator: The significance indicator is turned on or off to indicate the significance or nonsignificance, respectively, of subsequent source digits or message bytes. Significant source digits replace their corresponding digit selectors or significance starters in the result. Significant message bytes remain unchanged in the result.

The significance indicator, by its on or off state, indicates also the negative or positive value, respectively, of a completed source field and is used as one factor in the setting of the condition code.

The significance indicator is set to off at the start of the editing operation, after a field separator is encountered, or after a source byte is examined that has a plus code in the rightmost four bit positions.

The significance indicator is set to on when a significance starter is encountered whose source digit is a valid decimal digit, or when a digit selector is encountered whose source digit is a nonzero decimal digit, provided that in both instances the source byte does not have a plus code in the rightmost four bit positions.

In all other situations, the significance indicator is not changed. A minus sign code has no effect on the significance indicator.

Result Bytes: The result of an editing operation replaces a digit, if equal in length to the pattern. It is composed of pattern bytes, fill bytes, and zoned source digits.

If the pattern byte is a message byte and the significance indicator is on,
the message byte remains unchanged in the result. If the pattern byte is a field separator or if the significance indicator is off when a message byte is encountered in the pattern, the fill byte replaces the pattern byte in the result.

If the digit selector or significance starter is encountered in the pattern with the significance indicator off and the source digit zero, the source digit is considered nonsignificant, and the fill byte replaces the pattern byte. If the digit selector or significance starter is encountered with either the significance indicator on or with a nonzero decimal source digit, the source digit is considered significant, is changed to the zoned format, and replaces the pattern byte in the result.

Condition Code: The sign and magnitude of the last field edited are used to set the condition code. The term "last field" refers to those source digits, if any, in the second operand selected by digit selectors or significance starters after the last field separator; if the pattern contains no field separator, there is only one field, which is considered to be the last field. If no such source digits are selected, the last field is considered to be of zero length.

Condition code 0 is set when the last field edited is zero or of zero length.

Condition code 1 is set when the last field edited is nonzero and the significance indicator is on. (This indicates a result less than zero if the last source byte examined contained a sign code in the rightmost four bits.)

Condition code 2 is set when the last field edited is nonzero and the significance indicator is off. (This indicates a result greater than zero if the last source byte examined contained a sign code in the rightmost four bits.)

The figure "Summary of Editing Functions" summarizes the functions of the EDIT and EDIT AND MARK operations. The leftmost four columns list all the significant combinations of the four conditions that can be encountered in the execution of an editing operation. The rightmost two columns list the action taken for each case -- the type of byte placed in the result field and the new setting of the significance indicator.

Resulting Condition Code:

| 0 | Last field zero or zero length |
| 1 | Last field less than zero |
| 2 | Last field greater than zero |

Program Exceptions:

Access (fetch, operand 2; fetch and store, operand 1)

Data

Programming Notes

1. Examples of the use of the EDIT instruction are given in Appendix A.

2. Editing includes sign and punctuation control, and the suppression and protection of leading zeros by replacing them with blanks or asterisks. It also facilitates programmed blanking of all-zero fields. Several fields may be edited in one operation, and numeric information may be combined with text.

3. In most cases, the source is shorter than the pattern because each four-bit source digit produces an eight-bit byte in the result.

4. The total number of digit selectors and significance starters in the pattern always equals the number of source digits edited.

5. If the fill byte is a blank, if no significance starter exists in the pattern, and if the source digit examined for each digit selector is zero, the editing operation blanks the result field.

6. The resulting condition code indicates whether or not the last field is all zeros and, if nonzero, reflects the state of the significance indicator. The significance indicator reflects the sign of the source field only if the last source byte examined contains a sign code in the rightmost four bits. For multiple-field editing operations, the condition code reflects the sign and value only of the field following the last field separator.

7. Significant performance degradation is possible when, with DAT on, the second-operand address of EDIT designates a location that is less than the length of the first operand and to the left of a 4K-byte boundary. This is because the machine may perform a trial execution of the instruction to determine if the second operand actually crosses the boundary. The second operand of EDIT, while normally shorter than the first operand, can in the extreme case have the same length as the first.
### Results

<table>
<thead>
<tr>
<th>Pattern Byte</th>
<th>Previous State of Significance Indicator</th>
<th>Source Digit</th>
<th>Right Four Source Bits Are Plus Code</th>
<th>Result Byte</th>
<th>State of Significance Indicator at End of Digit Examination</th>
</tr>
</thead>
<tbody>
<tr>
<td>Digit selector</td>
<td>Off</td>
<td>0-9</td>
<td>No</td>
<td>Fill byte</td>
<td>Off</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1-9</td>
<td>No</td>
<td>Source digit#</td>
<td>On</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1-9</td>
<td>Yes</td>
<td>Source digit</td>
<td>Off</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0-9</td>
<td>No</td>
<td>Source digit</td>
<td>Off</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0-9</td>
<td>Yes</td>
<td>Source digit</td>
<td>Off</td>
</tr>
<tr>
<td>Significance starter</td>
<td>Off</td>
<td>0</td>
<td>No</td>
<td>Fill byte</td>
<td>Off</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0-9</td>
<td>Yes</td>
<td>Fill byte</td>
<td>On</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1-9</td>
<td>No</td>
<td>Source digit#</td>
<td>On</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1-9</td>
<td>Yes</td>
<td>Source digit</td>
<td>Off</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0-9</td>
<td>No</td>
<td>Source digit</td>
<td>Off</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0-9</td>
<td>Yes</td>
<td>Source digit</td>
<td>Off</td>
</tr>
<tr>
<td>Field separator</td>
<td>×</td>
<td>**</td>
<td>**</td>
<td>Fill byte</td>
<td>Off</td>
</tr>
<tr>
<td>Message byte</td>
<td>Off</td>
<td>**</td>
<td>**</td>
<td>Fill byte</td>
<td>Off</td>
</tr>
<tr>
<td></td>
<td></td>
<td>**</td>
<td>**</td>
<td>Message byte</td>
<td>On</td>
</tr>
</tbody>
</table>

### Explanation:

* No effect on result byte or on new state of significance indicator.

** Not applicable because source is not examined.

# For EDIT AND MARK only, the address of the rightmost such result byte is placed in general register 1.

### Summary of Editing Functions

**EDIT AND MARK**

**EDMK** \( D_1(L,B_1), D_2(B_2) \) \( [SS] \)

<table>
<thead>
<tr>
<th>'DF'</th>
<th>L</th>
<th>B_1</th>
<th>D_1</th>
<th>B_2</th>
<th>D_2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>16</td>
<td>20</td>
<td>32</td>
<td>36</td>
</tr>
</tbody>
</table>

The second operand (the source), which normally contains one or more decimal numbers in the packed format, is changed to the zoned format and modified under the control of the first operand (the pattern). The address of the first significant result byte is inserted in general register 1. The edited result replaces the pattern.

EDIT AND MARK is identical to EDIT, except for the additional function of inserting the address of the result byte in general register 1 if the result byte is a zoned source digit and the significance indicator was off before the examination. If no result byte meets the criteria, general register 1 remains unchanged; if more than one result byte meets the criteria, the address of the rightmost such result byte is inserted.

In the 24-bit addressing mode, the address replaces bits 8-31 of general register 1, and bits 0-7 of the register are not changed. In the 31-bit addressing mode, the address replaces bits 1-31 of general register 1, and bit 0 of the register is set to zero.

See the figure "Summary of Editing Functions" under EDIT for a summary of the EDIT and EDIT AND MARK operations.

#### Resulting Condition Code:

| 0 | Last field zero or zero length |
| 1 | Last field less than zero |
| 2 | Last field greater than zero |
| 3 | -- |

#### Program Exceptions:

Access (fetch, operand 2; fetch and store, operand 1)

Data

#### Programming Notes

1. Examples of the use of the EDIT AND MARK instruction are given in Appendix A.

2. EDIT AND MARK facilitates the programming of floating currency-symbol insertion. Using appropriate source and pattern data, the

---

Chapter 8. Decimal Instructions 8-9
address inserted in general register 1 is one greater than the address where a floating currency-sign would be inserted. BRANCH ON COUNT (BCTR), with zero in the R2 field, may be used to reduce the inserted address by one.

3. No address is inserted in general register 1 when the significance indicator is turned on as a result of encountering a significance starter with the corresponding source digit zero. To ensure that general register 1 contains a proper address when this occurs, the address of the pattern byte that immediately follows the appropriate significance starter could be placed in the register beforehand.

4. When multiple fields are edited with one execution of the EDIT AND MARK instruction, the address, if any, inserted in general register 1 applies to the rightmost field edited for which the criteria were met.

5. See also the programming note under EDIT regarding performance degradation due to a possible trial execution.

MULTIPLY DECIMAL

MP D1(L1,B1),D2(L2,B2) [SS]

The sign of the product is determined by the rules of algebra from the multiplier and multiplicand signs, even if one or both operands are zeros.

Condition Code: The code remains unchanged.

Program Exceptions:

Access (fetch, operand 2; fetch and store, operand 1)

Data Specification

Programming Notes

1. An example of the use of the MULTIPLY DECIMAL instruction is given in Appendix A.

2. The product cannot exceed 31 digits and sign. The leftmost digit of the product is always zero.

SHIFT AND ROUND DECIMAL

SRP D1(L1,B1),D2(B2),I2 [SS]

The first operand is shifted in the direction and for the number of decimal-digit positions specified by the second-operand address, and, when shifting to the right is specified, the absolute value of the first operand is rounded by the rounding digit, I2. The first operand and the result are in the packed format.

The first operand is considered to be in the packed-decimal format. Only its digit portion is shifted; the sign position does not participate in the shifting. Zeros are supplied for the vacated digit positions. The result replaces the first operand. Nothing is stored outside of the specified first-operand location.

The second-operand address, specified by the B2 and D2 fields, is not used to address data; bits 26-31 of that address are the shift value, and the leftmost bits of the address are ignored.

The shift value is a six-bit signed binary integer, indicating the direction and the number of decimal-digit positions to be shifted. Positive shift values specify shifting to the left. Negative shift values, which are represented in two's complement notation, specify shifting to the right. The
following are examples of the interpretation of shift values:

<table>
<thead>
<tr>
<th>Shift Value</th>
<th>Amount and Direction</th>
</tr>
</thead>
<tbody>
<tr>
<td>000000</td>
<td>No shift</td>
</tr>
<tr>
<td>000001</td>
<td>One digit to the left</td>
</tr>
<tr>
<td>011111</td>
<td>31 digits to the left</td>
</tr>
<tr>
<td>100000</td>
<td>32 digits to the right</td>
</tr>
<tr>
<td>111111</td>
<td>One digit to the right</td>
</tr>
</tbody>
</table>

For a right shift, the I, field, bits 12-15 of the instruction, are used as a decimal rounding digit. The first operand, which is treated as positive by ignoring the sign, is rounded by decimally adding the rounding digit to the leftmost of the digits to be shifted out and by propagating the carry, if any, to the left. The result of this addition is then shifted right. Except for validity checking and the participation in rounding, the digits shifted out of the rightmost decimal-digit position are ignored and are lost.

If one or more nonzero digits are shifted out during a left shift, decimal overflow occurs. The operation is completed. The result is obtained by ignoring the overflow digits, and condition code 3 is set. If the decimal-overflow mask is one, a program interruption for decimal overflow occurs. Overflow cannot occur for a right shift, with or without rounding, or when no shifting is specified.

In the absence of overflow, the sign of a zero result is made positive. If overflow occurs, the sign of the result is the same as the original sign but with the preferred sign code.

A data exception is recognized when the first operand does not have valid sign and digit codes or when the rounding digit is not a valid digit code. The validity of the first-operand codes is checked even when no shift is specified, and the validity of the rounding digit is checked even when no addition for rounding takes place.

Resulting Condition Code:

- 0 Result zero; no overflow
- 1 Result less than zero; no overflow
- 2 Result greater than zero; no overflow
- 3 Overflow

Program Exceptions:
- Access (fetch and store, operand 1)
- Data
- Decimal overflow

Programming Notes

1. Examples of the use of the SHIFT AND ROUND instruction are given in Appendix A.
2. SHIFT AND ROUND can be used for shifting up to 31 digit positions left and up to 32 digit positions right. This is sufficient to clear all digits of any decimal number even with rounding.
3. For right shifts, the rounding digit 5 provides conventional rounding of the result. The rounding digit 0 specifies truncation without rounding.
4. When the B, field is zero, the six-bit shift value is obtained directly from bits 42-47 of the instruction.

SUBTRACT DECIMAL

SP D1(L1,B1),D2(L2,B2) [SS]

<table>
<thead>
<tr>
<th>'FB'</th>
<th>L1</th>
<th>L2</th>
<th>B1</th>
<th>D1</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
<td>32</td>
<td>36</td>
</tr>
</tbody>
</table>

The second operand is subtracted from the first operand, and the resulting difference is placed at the first-operand location. The operands and result are in the packed format.

SUBTRACT DECIMAL is executed the same as ADD DECIMAL, except that the second operand is considered to have a sign opposite to the sign in storage. The second operand in storage remains unchanged.

Resulting Condition Code:

- 0 Result zero; no overflow
- 1 Result less than zero; no overflow
- 2 Result greater than zero; no overflow
- 3 Overflow

Program Exceptions:
- Access (fetch, operand 2; fetch and store, operand 1)
- Data
- Decimal overflow
The second operand is placed at the first-operand location. The operation is equivalent to an addition to zero. The operand and result are in the packed format.

Only the second operand is checked for valid sign and digit codes. Extra zeros are supplied on the left for the shorter operand if needed.

If the first operand is too short to contain all leftmost nonzero digits of the second operand, decimal overflow occurs. The operation is completed. The result is obtained by ignoring the overflow digits, and condition code 3 is set. If the decimal-overflow mask is one, a program interruption for decimal overflow occurs.

In the absence of overflow, the sign of a zero result is made positive. If overflow occurs, a zero result is given the sign of the second operand but with the preferred sign code.

The two operands may overlap, provided the rightmost byte of the first operand is coincident with or to the right of the rightmost byte of the second operand. In this case the result is obtained as if the operands were processed right to left.

**Resulting Condition Code:**

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Result zero; no overflow</td>
</tr>
<tr>
<td>1</td>
<td>Result less than zero; no overflow</td>
</tr>
<tr>
<td>2</td>
<td>Result greater than zero; no overflow</td>
</tr>
<tr>
<td>3</td>
<td>Overflow</td>
</tr>
</tbody>
</table>

**Program Exceptions:**

- Access (fetch, operand 2; store, operand 1)
- Data
- Decimal overflow

**Programming Note**

An example of the use of the ZERO AND ADD instruction is given in Appendix A.
Floating-point instructions are used to perform calculations on operands with a wide range of magnitude and to yield results scaled to preserve precision.

The floating-point instructions provide for loading, rounding, adding, subtracting, comparing, multiplying, dividing, and storing, as well as controlling the sign of short, long, and extended operands. Short operands generally permit faster processing and require less storage than long or extended operands. On the other hand, long and extended operands permit greater precision in computation. Four floating-point registers are provided. Instructions may perform either register-to-register or storage-and-register operations.

Most of the instructions generate normalized results, which preserve the highest precision in the operation. For addition and subtraction, instructions are also provided that generate unnormalized results. Either normalized or unnormalized numbers may be used as operands for any floating-point operation.

FLOATING-POINT NUMBER REPRESENTATION

A floating-point number consists of a signed hexadecimal fraction and an unsigned seven-bit binary integer called the characteristic. The characteristic represents a signed exponent and is obtained by adding 64 to the exponent value (excess-64 notation). The range of the characteristic is 0 to 127, which corresponds to an exponent range of -64 to 63. The value of a floating-point number is the product of its fraction and the number 16 raised to the power of the exponent which is represented by its characteristic.

The fraction of a floating-point number is treated as a hexadecimal number because it is considered to be multiplied by a number which is a power of 16. The name, fraction, indicates that the radix point is assumed to be immediately to the left of the leftmost fraction digit. The fraction is represented by its absolute value and a separate sign bit. The entire number is positive or negative, depending on whether the sign bit of the fraction is zero or one, respectively.

When a floating-point operation would cause the result exponent to exceed 63, the characteristic wraps around from 127 to 0, and an exponent-overflow condition exists. The result characteristic is then too small by 128. When an operation would cause the exponent to be less than -64, the characteristic wraps around from 0 to 127, and an exponent-underflow condition exists. The result characteristic is then too large by 128, except that a zero characteristic is produced when a true zero is forced.

A true zero is a floating-point number with a zero characteristic, zero fraction, and plus sign. A true zero may arise as the normal result of an arithmetic operation because of the particular magnitude of the operands. The result is forced to be a true zero when:
1. An exponent underflow occurs and
the exponent-underflow mask bit in
the PSW is zero,

2. The result fraction of an addition
or subtraction operation is zero
and the significance mask bit in
the PSW is zero, or

3. The operand of the HALVE instruc-
tion, one or both operands of the
MULTIPLY instruction, or the divi-
dend in the DIVIDE instruction has
a zero fraction.

When a program interruption for exponent
underflow occurs, a true zero is not
forced; instead, the fraction and sign
remain correct, and the characteristic
is too large by 128. When a program
interruption for significance occurs,
the fraction remains zero, the sign is
positive, and the characteristic remains
correct.

The sign of a sum, difference, product,
or quotient with a zero fraction is
positive. The sign of a zero fraction
resulting from other operations is
established from the operand sign, the
same as for nonzero fractions.

NORMALIZATION

A quantity can be represented with the
greatest precision by a floating-point
number of a given fraction length when
that number is normalized. A normalized
floating-point number has a nonzero
leftmost hexadecimal fraction digit. If
one or more leftmost fraction digits are
zeros, the number is said to be unnor-
malized.

Unnormalized numbers are normalized by
shifting the fraction left, one digit at
a time, until the leftmost hexadecimal
digit is nonzero and reducing the char-
acteristic by the number of hexadecimal
digits shifted. A number with a zero
fraction cannot be normalized; its char-
acteristic either remains unchanged, or
it is made zero when the result is
forced to be a true zero.

Addition and subtraction with extended
operands, as well as the MULTIPLY,
DIVIDE, and HALVE operations, are
performed only with normalization.
Addition and subtraction with short or
long operands may be specified as either
normalized or unnormalized. For all
other operations, the result is produced
without normalization.

With unnormalized operations, leftmost
zeros in the result fraction are not
eliminated. The result may or may not
be in normalized form, depending upon
the original operands.

In both normalized and unnormalized
operations, the initial operands need
not be in normalized form. The operands
for multiplication and division are
normalized before the arithmetic
process. For other normalized oper-
ations, normalization takes place when
the intermediate arithmetic result is
changed to the final result.

When the intermediate result of
addition, subtraction, or rounding caus-
es the fraction to overflow, the frac-
tion is shifted right by one
hexadecimal-digit position and the value
one is supplied to the vacated leftmost
digit position. The fraction is then
truncated to the final result length,
while the characteristic is increased by
one. This adjustment is made for both
normalized and unnormalized operations.

Programming Note

Up to three leftmost bits of the frac-
tion of a normalized number may be
zeros, since the nonzero test applies to
the entire leftmost hexadecimal digit.

FLOATING-POINT-DATA FORMAT

Floating-point numbers have a 32-bit
(short) format, a 64-bit (long) format,
or a 128-bit (extended) format. Numbers
in the short and long formats may be
designated as operands both in storage
and in the floating-point registers,
whereas operands having the extended
format can be designated only in the
floating-point registers.

The floating-point registers contain 64
bits each and are numbered 0, 2, 4,
and 6. A short or long floating-point
number requires a single floating-point
register. An extended floating-point
number requires a pair of these regis-
ters: either registers 0 and 2 or
registers 4 and 6; the two register
pairs are designated as 0 or 4, respec-
tively. When the R, or R2 field of a
floating-point instruction designates
any register number other than 0, 2, 4,
or 6 for the short or long format, or
any register number other than 0 or 4
for the extended format, a program
interruption for specification exception
occurs.

Short Floating-Point Number

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>6-Digit Fraction</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1</td>
<td>8 31</td>
</tr>
</tbody>
</table>
Long Floating-Point Number

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>14-Digit Fraction</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1</td>
<td>8 63</td>
</tr>
</tbody>
</table>

Extended Floating-Point Number

High-Order Part

<table>
<thead>
<tr>
<th>High-Order</th>
<th>Leftmost 14 Digits of 28-Digit Fraction</th>
</tr>
</thead>
<tbody>
<tr>
<td>S Characteristic</td>
<td></td>
</tr>
<tr>
<td>0 1</td>
<td>8 63</td>
</tr>
</tbody>
</table>

Low-Order Part

<table>
<thead>
<tr>
<th>Low-Order</th>
<th>Rightmost 14 Digits of 28-Digit Fraction</th>
</tr>
</thead>
<tbody>
<tr>
<td>S Characteristic</td>
<td></td>
</tr>
<tr>
<td>64 72</td>
<td>127</td>
</tr>
</tbody>
</table>

In all formats, the first bit (bit 0) is the sign bit (S). The next seven bits are the characteristic. In the short and long formats, the remaining bits constitute the fraction, which consists of six or 14 hexadecimal digits, respectively.

A short floating-point number occupies only the leftmost 32 bit positions of a floating-point register. The rightmost 32 bit positions of the register are ignored when used as an operand in the short format and remain unchanged when a short result is placed in the register.

An extended floating-point number has a 28-digit fraction and consists of two long floating-point numbers which are called the high-order and low-order parts. The high-order part may be any long floating-point number. The fraction of the high-order part contains the leftmost 14 hexadecimal digits of the 28-digit fraction. The characteristic and sign of the high-order part are the characteristic and sign of the extended floating-point number. If the high-order part is normalized, the extended number is considered normalized. The fraction of the low-order part contains the rightmost 14 digits of the 28-digit fraction. The sign and characteristic of the low-order part of an extended operand are ignored.

When a result in the extended format is placed in a register pair, the sign of the low-order part is made the same as that of the high-order part, and, unless the result is a true zero, the low-order characteristic is made 14 less than the high-order characteristic. When the subtraction of 14 would cause the low-order characteristic to become less than zero, the characteristic is made 128 greater than its correct value. Exponent underflow is indicated only when the high-order characteristic underflows.

When an extended result is made a true zero, both the high-order and low-order parts are made a true zero.

The range covered by the magnitude (M) of a normalized floating-point number depends on the format.

In the short format:

\[ 16^{-65} \leq M \leq (1 - 16^{-6}) \times 16^{63} \]

In the long format:

\[ 16^{-65} \leq M \leq (1 - 16^{-14}) \times 16^{63} \]

In the extended format:

\[ 16^{-65} \leq M \leq (1 - 16^{-28}) \times 16^{63} \]

In all formats, approximately:

\[ 5.4 \times 10^{-79} \leq M \leq 7.2 \times 10^{75} \]

Although the final result of a floating-point operation has six hexadecimal fraction digits in the short format, 14 fraction digits in the long format, and 28 fraction digits in the extended format, intermediate results have one additional hexadecimal digit on the right. This digit is called the guard digit. The guard digit may increase the precision of the final result because it participates in addition, subtraction, and comparison operations and in the left shift that occurs during normalization.

The entire set of floating-point operations is available for both short and long operands. The instructions generate a result that has the same format as the operands, except that for MULTIPLY, a long product is produced from a short multiplier and multiplicand. Floating-point operations in the extended format are available only for normalized addition, subtraction, multiplication, and division. MULTIPLY can also generate an extended product from a long multiplier and multiplicand. LOAD ROUNDED provides for rounding from extended to long format or from long to short format.

Programming Notes

1. A long floating-point number can be converted to the extended format by appending any long floating-point number having a zero fraction, including a true zero. Conversion from the extended to the long format can be accomplished by truncation or by means of the LOAD ROUNDED instruction.

Chapter 9. Floating-Point Instructions 9-3
2. In the absence of an exponent overflow or exponent underflow, the long floating-point number constituting the low-order part of an extended result correctly expresses the value of the low-order part of the extended result when the characteristic of the high-order part is 14 or higher. This applies also when the result is a true zero. When the high-order characteristic is less than 14 but the number is not a true zero, the low-order part, when considered as a long floating-point number, does not express the correct characteristic value.

3. The entire fraction of an extended result participates in normalization. The low-order part alone may or may not appear to be a normalized long floating-point number, depending on whether the 15th digit of the normalized 28-digit fraction is nonzero or zero.

INSTRUCTIONS

The floating-point instructions and their mnemonics, formats, and operation codes are listed in the figure "Summary of Floating-Point Instructions." The figure also indicates when the condition code is set and the exceptional conditions in operand designations, data, or results that cause a program interruption.

Mnemonics for the floating-point instructions have an R as the last letter when the instruction is in the RR format. For instructions where all operands are the same length, certain letters are used to represent operand-format length and normalization, as follows:

- E Short normalized
- U Short unnormalized
- D Long normalized
- W Long unnormalized
- X Extended normalized

Note: In the detailed descriptions of the individual instructions, the mnemonic and the symbolic operand designation for the assembler language are shown with each instruction. For a register-to-register operation using LOAD (short), for example, LER is the mnemonic and R1,R2 the operand designation.

Programming Note

The only difference between the floating-point instructions for the 370-XA mode and the System/370 mode is that, in the 370-XA mode, DIVIDE with extended operands (DXR) has been added, and the floating-point instructions, including the extended-precision instructions, are part of the standard instruction set.
<table>
<thead>
<tr>
<th>Name</th>
<th>Mnemonic</th>
<th>Characteristics</th>
<th>Op Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD NORMALIZED (extended)</td>
<td>AXR</td>
<td>RR C SP EU EO LS</td>
<td>36</td>
</tr>
<tr>
<td>ADD NORMALIZED (long)</td>
<td>ADR</td>
<td>RR C SP EU EO LS</td>
<td>2A</td>
</tr>
<tr>
<td>ADD NORMALIZED (long)</td>
<td>AR</td>
<td>RX C A SP EU EO LS</td>
<td>6A</td>
</tr>
<tr>
<td>ADD NORMALIZED (short)</td>
<td>AER</td>
<td>RR C A SP EU EO LS</td>
<td>3A</td>
</tr>
<tr>
<td>ADD NORMALIZED (short)</td>
<td>AE</td>
<td>RX C A SP EU EO LS</td>
<td>7A</td>
</tr>
<tr>
<td>ADD UNNORMALIZED (long)</td>
<td>AWR</td>
<td>RR C SP EO LS</td>
<td>2E</td>
</tr>
<tr>
<td>ADD UNNORMALIZED (long)</td>
<td>AN</td>
<td>RX C A SP EO LS</td>
<td>6E</td>
</tr>
<tr>
<td>ADD UNNORMALIZED (short)</td>
<td>AUR</td>
<td>RX C A SP EO LS</td>
<td>3E</td>
</tr>
<tr>
<td>ADD UNNORMALIZED (short)</td>
<td>AU</td>
<td>RX C A SP EO LS</td>
<td>7E</td>
</tr>
<tr>
<td>COMPARE (long)</td>
<td>CDR</td>
<td>RR C A SP EU EO LS</td>
<td>69</td>
</tr>
<tr>
<td>COMPARE (short)</td>
<td>CER</td>
<td>RR C A SP EU EO LS</td>
<td>39</td>
</tr>
<tr>
<td>COMPARE (short)</td>
<td>CE</td>
<td>RX C A SP EU EO LS</td>
<td>79</td>
</tr>
<tr>
<td>DIVIDE (extended)</td>
<td>DXR</td>
<td>RR C SP EU EO FK B22D</td>
<td>2D</td>
</tr>
<tr>
<td>DIVIDE (long)</td>
<td>DDR</td>
<td>RR C SP EU EO FK</td>
<td>6D</td>
</tr>
<tr>
<td>DIVIDE (short)</td>
<td>DER</td>
<td>RX C A SP EU EO FK</td>
<td>3D</td>
</tr>
<tr>
<td>DIVIDE (short)</td>
<td>DE</td>
<td>RX C A SP EU EO LS</td>
<td>7D</td>
</tr>
<tr>
<td>HALVE (long)</td>
<td>HDR</td>
<td>RR C SP EU</td>
<td>24</td>
</tr>
<tr>
<td>HALVE (short)</td>
<td>HER</td>
<td>RR C SP EU</td>
<td>34</td>
</tr>
<tr>
<td>LOAD (long)</td>
<td>LDR</td>
<td>RR C A SP</td>
<td>28</td>
</tr>
<tr>
<td>LOAD (long)</td>
<td>LD</td>
<td>RX C A SP</td>
<td>68</td>
</tr>
<tr>
<td>LOAD (short)</td>
<td>LER</td>
<td>RX C A SP</td>
<td>38</td>
</tr>
<tr>
<td>LOAD (short)</td>
<td>LE</td>
<td>RX C A SP</td>
<td>78</td>
</tr>
<tr>
<td>LOAD AND TEST (long)</td>
<td>LTDR</td>
<td>RR C SP</td>
<td>22</td>
</tr>
<tr>
<td>LOAD AND TEST (short)</td>
<td>LTER</td>
<td>RR C SP</td>
<td>32</td>
</tr>
<tr>
<td>LOAD COMPLEMENT (long)</td>
<td>LCDR</td>
<td>RR C SP</td>
<td>23</td>
</tr>
<tr>
<td>LOAD COMPLEMENT (short)</td>
<td>LCR</td>
<td>RX C C SP</td>
<td>33</td>
</tr>
<tr>
<td>LOAD NEGATIVE (long)</td>
<td>LNDR</td>
<td>RR C SP</td>
<td>21</td>
</tr>
<tr>
<td>LOAD NEGATIVE (short)</td>
<td>LNER</td>
<td>RR C SP</td>
<td>31</td>
</tr>
<tr>
<td>LOAD POSITIVE (long)</td>
<td>LPDR</td>
<td>RR C SP</td>
<td>20</td>
</tr>
<tr>
<td>LOAD POSITIVE (short)</td>
<td>LPER</td>
<td>RR C SP</td>
<td>30</td>
</tr>
<tr>
<td>LOAD ROUNDED (ext. to long)</td>
<td>LRDR</td>
<td>RR C SP EO</td>
<td>25</td>
</tr>
<tr>
<td>LOAD ROUNDED (long to short)</td>
<td>LRER</td>
<td>RR C SP EO</td>
<td>35</td>
</tr>
<tr>
<td>MULTIPLY (extended)</td>
<td>MXR</td>
<td>RR C SP EU EO</td>
<td>26</td>
</tr>
<tr>
<td>MULTIPLY (long)</td>
<td>MDR</td>
<td>RR C A SP EU EO</td>
<td>2C</td>
</tr>
<tr>
<td>MULTIPLY (long)</td>
<td>MD</td>
<td>RX C A SP EU EO</td>
<td>6C</td>
</tr>
<tr>
<td>MULTIPLY (long to extended)</td>
<td>MXDR</td>
<td>RR C A SP EU EO</td>
<td>27</td>
</tr>
<tr>
<td>MULTIPLY (long to extended)</td>
<td>MXD</td>
<td>RX C A SP EU EO</td>
<td>67</td>
</tr>
<tr>
<td>MULTIPLY (short to long)</td>
<td>MER</td>
<td>RR C A SP EU EO</td>
<td>3C</td>
</tr>
<tr>
<td>MULTIPLY (short to long)</td>
<td>ME</td>
<td>RX C A SP EU EO</td>
<td>7C</td>
</tr>
<tr>
<td>STORE (long)</td>
<td>STD</td>
<td>RX C A SP</td>
<td>60</td>
</tr>
<tr>
<td>STORE (short)</td>
<td>STE</td>
<td>RX C A SP</td>
<td>70</td>
</tr>
<tr>
<td>SUBTRACT NORMALIZED (ext.)</td>
<td>SXR</td>
<td>RR C SP EU EO LS</td>
<td>37</td>
</tr>
<tr>
<td>SUBTRACT NORMALIZED (long)</td>
<td>SDR</td>
<td>RR C SP EU EO LS</td>
<td>2B</td>
</tr>
<tr>
<td>SUBTRACT NORMALIZED (long)</td>
<td>SD</td>
<td>RX C A SP EU EO LS</td>
<td>6B</td>
</tr>
<tr>
<td>SUBTRACT NORMALIZED (short)</td>
<td>SER</td>
<td>RX C A SP EU EO LS</td>
<td>3B</td>
</tr>
<tr>
<td>SUBTRACT UNNORMALIZED (long)</td>
<td>SWR</td>
<td>RX C A SP EU EO LS</td>
<td>7B</td>
</tr>
<tr>
<td>SUBTRACT UNNORMALIZED (long)</td>
<td>SW</td>
<td>RX C A SP EU EO LS</td>
<td>2F</td>
</tr>
<tr>
<td>SUBTRACT UNNORMALIZED (short)</td>
<td>SUR</td>
<td>RR C SP EU EO LS</td>
<td>3F</td>
</tr>
<tr>
<td>SUBTRACT UNNORMALIZED (short)</td>
<td>SU</td>
<td>RX C A SP EU EO LS</td>
<td>7F</td>
</tr>
</tbody>
</table>

Summary of Floating-Point Instructions (Part 1 of 2)
Explanation:

A  Access exceptions for logical addresses.
C  Condition code is set.
EO  Exponent-overflow exception.
EU  Exponent-underflow exception.
FK  Floating-point-divide exception.
LS  Significance exception.
RR  RR instruction format.
RRE RRE instruction format.
RX  RX instruction format.
SP  Specification exception.
ST  PER storage-alteration event.

Summary of Floating-Point Instructions (Part 2 of 2)

ADD NORMALIZED

AER  R₁, R₂  [RR, Short Operands]

\[
\begin{array}{c|c|c|c}
\text{Hexadecimal} & R₁ & R₂ \\
\hline
'3A' & 8 & 12 & 15 \\
\end{array}
\]

AE  R₁, D₂(X₂, B₂) [RX, Short Operands]

\[
\begin{array}{c|c|c|c|c|c|c}
\text{Hexadecima} & R₁ & X₂ & B₂ & D₂ \\
\hline
'7A' & 8 & 12 & 16 & 20 & 31 \\
\end{array}
\]

ADR  R₁, R₂  [RR, Long Operands]

\[
\begin{array}{c|c|c|c|c|c|c}
\text{Hexadecimal} & R₁ & R₂ \\
\hline
'2A' & 8 & 12 & 15 \\
\end{array}
\]

AD  R₁, D₂(X₂, B₂) [RX, Long Operands]

\[
\begin{array}{c|c|c|c|c|c|c}
\text{Hexadecimal} & R₁ & X₂ & B₂ & D₂ \\
\hline
'6A' & 8 & 12 & 16 & 20 & 31 \\
\end{array}
\]

AXR  R₁, R₂  [RR, Extended Operands]

\[
\begin{array}{c|c|c|c|c|c|c}
\text{Hexadecimal} & R₁ & R₂ \\
\hline
'36' & 8 & 12 & 15 \\
\end{array}
\]

The second operand is added to the first operand, and the normalized sum is placed at the first-operand location.

Addition of two floating-point numbers consists in characteristic comparison, fraction alignment, and signed fraction addition. The characteristics of the two operands are compared, and the fraction accompanying the smaller characteristic is aligned with the other fraction by a right shift, with its characteristic increased by one for each hexadecimal digit of shift until the two characteristics agree.

When a fraction is shifted right during alignment, the leftmost hexadecimal digit shifted out is retained as a guard digit. The fraction that is not shifted is considered to be extended with a zero in the guard-digit position. When no alignment shift occurs, both operands are considered to be extended with zeros in the guard-digit position. The fractions with signs are then added algebraically to form a signed intermediate sum.

The intermediate-sum fraction consists of seven (short format), 15 (long format), or 29 (extended format) hexadecimal digits, including the guard digit, and a possible carry. If a carry is present, the sum is shifted right one digit position so that the carry becomes the leftmost digit of the fraction, and the characteristic is increased by one.

If the addition produces no carry, the intermediate-sum fraction is shifted left as necessary to eliminate any leading hexadecimal zero digits resulting from the addition, provided the fraction is not zero. Zeros are supplied to the vacated rightmost digits, and the characteristic is reduced by the number of hexadecimal digits of shift. The fraction thus normalized is then truncated on the right to six (short format), 14 (long format), or 28 (extended format) hexadecimal digits. In the extended format, a characteristic is generated for the low-order part, which is 14 less than the high-order characteristic.

The sign of the sum is determined by the rules of algebra, unless all digits of the intermediate-sum fraction are zero, in which case the sign is made plus.

An exponent-overflow exception is recognized when a carry from the leftmost position of the intermediate-sum fraction would cause the characteristic of the normalized sum to exceed 127. The operation is completed by making the result characteristic 128 less than the
correct value, and a program interruption for exponent overflow takes place. The result sign and fraction remain correct, and, for AXR, the characteristic of the low-order part remains correct.

An exponent-underflow exception is recognized when the characteristic of the normalized sum would be less than zero and the fraction is not zero. If the exponent-underflow mask bit is one, the operation is completed by making the result characteristic 128 greater than the correct value. The result sign and fraction remain correct, and a program interruption for exponent underflow takes place. When exponent underflow occurs and the exponent-underflow mask bit is zero, a program interruption does not take place; instead, the operation is completed by making the result a true zero. For AXR, no exponent underflow is recognized when the characteristic of the low-order part would be less than zero but the characteristic of the high-order part is zero or greater.

The result fraction is zero when the intermediate-sum fraction, including the guard digit, is zero. With a zero result fraction, the action depends on the setting of the significance mask bit. If the significance mask bit is one, no normalization occurs, the intermediate and final result characteristics are the same, and a program interruption for significance takes place. If the significance mask bit is zero, the program interruption does not occur; instead, the result is made a true zero.

The Rt field for AER, AE, ADR, and AD, and the R2 field for AER and ADR must designate register 0, 2, 4, or 6. The Rt and R2 fields for AXR must designate register 0 or 4. Otherwise, a specification exception is recognized.

Resulting Condition Code:

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Result fraction zero</td>
</tr>
<tr>
<td>1</td>
<td>Result less than zero</td>
</tr>
<tr>
<td>2</td>
<td>Result greater than zero</td>
</tr>
</tbody>
</table>

Program Exceptions:

- Access (fetch, operand 2 of AE and AD only)
- Exponent overflow
- Exponent underflow
- Significance
- Specification

Programming Notes

1. An example of the use of the ADD NORMALIZED instruction is given in Appendix A.

2. Interchanging the two operands in a floating-point addition does not affect the value of the sum.

3. The ADD NORMALIZED instruction normalizes the sum but not the operands. Thus, if one or both operands are unnormalized, precision may be lost during fraction alignment.

ADD UNNORMALIZED

AUR R1, R2 [RR, Short Operands]

\[ '3E' \begin{array}{ccc} \hline R1 & R2 \hline 0 & 8 & 12 \end{array} \]

AU R1, D2 (X2, B2) [RX, Short Operands]

\[ '7E' \begin{array}{cccc} \hline R1 & X2 & B2 & D2 \hline 0 & 8 & 16 & 20 & 31 \end{array} \]

AWR R1, R2 [RR, Long Operands]

\[ '2E' \begin{array}{ccc} \hline R1 & R2 \hline 0 & 8 & 12 \end{array} \]

AW R1, D2 (X2, B2) [RX, Long Operands]

\[ '6E' \begin{array}{cccc} \hline R1 & X2 & B2 & D2 \hline 0 & 8 & 16 & 20 & 31 \end{array} \]

The second operand is added to the first operand, and the unnormalized sum is placed at the first-operand location.

The execution of ADD UNNORMALIZED is identical to that of ADD NORMALIZED, except that:

1. When no carry is present after the addition, the intermediate-sum fraction is truncated to the proper result-fraction length without a left shift to eliminate leading hexadecimal zeros and without the corresponding reduction of the characteristic.

2. Exponent underflow cannot occur.

3. The guard digit does not participate in the recognition of a zero result fraction. A zero result fraction is recognized when the fraction (that is, the intermediate-sum fraction, excluding the guard digit) is zero.
The fields $R_1$ and $R_2$ must designate register $0, 2, 4$, or $6$; otherwise, a specification exception is recognized.

**Resulting Condition Code:**

- 0 Result fraction zero
- 1 Result less than zero
- 2 Result greater than zero
- 3 --

**Program Exceptions:**

- Access (fetch, operand 2 of AU and AW only)
- Exponent overflow
- Significance
- Specification

**Programming Notes**

1. An example of the use of the ADD UNNORMALIZED instruction is given in Appendix A.

2. Except when the result is made a true zero, the characteristic of the result of ADD UNNORMALIZED is equal to the greater of the two operand characteristics, increased by one if the fraction addition produced a carry, or set to zero if exponent overflow occurred.

---

**COMPARE**

CER $R_1, R_2$ [RR, Short Operands]

```
<table>
<thead>
<tr>
<th>'39'</th>
<th>R1</th>
<th>R2</th>
</tr>
</thead>
</table>
0     | 8   | 12 |
```

CE $R_1, D_2(X_2, B_2)$ [RX, Short Operands]

```
<table>
<thead>
<tr>
<th>'79'</th>
<th>R1</th>
<th>X2</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
</table>
0     | 8    | 12  | 16  | 20  |
```

CDR $R_1, R_2$ [RR, Long Operands]

```
<table>
<thead>
<tr>
<th>'29'</th>
<th>R1</th>
<th>R2</th>
</tr>
</thead>
</table>
0     | 8    | 12 |
```

CD $R_1, D_2(X_2, B_2)$ [RX, Long Operands]

```
<table>
<thead>
<tr>
<th>'69'</th>
<th>R1</th>
<th>X2</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
</table>
0     | 8    | 12  | 16  | 20  |
```

---

9-8 370-XA Principles of Operation
The first operand (the dividend) is divided by the second operand (the divisor), and the normalized quotient is placed at the first-operand location. No remainder is preserved.

Floating-point division consists in characteristic subtraction and fraction division. The operands are first normalized to eliminate leading hexadecimal zeros. The difference between the dividend and divisor characteristics of the normalized operands, plus 64, is used as the characteristic of an intermediate quotient.

All dividend and divisor fraction digits participate in forming the fraction of the intermediate quotient. The intermediate-quotient fraction can have no leading hexadecimal zeros, but a right shift of one digit position may be necessary with an increase of the characteristic by one. The fraction is then truncated to the proper result-fraction length.

An exponent-overflow exception exists when the characteristic of the final quotient would be less than zero and the fraction is not zero. If the exponent-overflow mask bit is one, the operation is completed by making the characteristic 128 greater than the correct value, and a program interruption for exponent underflow occurs. The result is normalized, and the sign and fraction remain correct. If the exponent-overflow mask bit is zero, a program interruption does not take place; instead, the operation is completed by making the quotient a true zero. For the DXR instruction, exponent underflow is not recognized when the low-order characteristic is less than zero but the high-order characteristic is equal to or greater than zero.

Exponent underflow does not occur when an operand characteristic becomes less than zero during normalization of the operands or when the intermediate-quotient characteristic is less than zero, as long as the final quotient can be represented with the correct characteristic.

When the divisor fraction is zero, a floating-point-divide exception is recognized. This includes the case of division of zero by zero.

When the dividend fraction is zero, but the divisor fraction is nonzero, the quotient is made a true zero. No exponent overflow or exponent underflow occurs.

The sign of the quotient is determined by the rules of algebra, except that the sign is always plus when the quotient is made a true zero.

The R1 field for DER, DE, DDR, and DD, and the R2 field for DER and DDR, must designate register 0, 2, 4, or 6. The R1 and R2 fields for DXR must designate register 0 or 4. Otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.

Program Exceptions:
- Access (fetch, operand 2 of DD and DE only)
- Exponent overflow
- Exponent underflow
- Floating-point divide
- Specification

Programming Note

Examples of the use of the DIVIDE instruction are given in Appendix A.
HALVE

HER  \( R_1, R_2 \)  
[RR, Short Operands]

'34'  \( R_1 \)  \( R_2 \)
0  8 12 15

HDR  \( R_1, R_2 \)  
[RR, Long Operands]

'24'  \( R_1 \)  \( R_2 \)
0  8 12 15

The second operand is divided by 2, and the normalized quotient is placed at the first-operand location.

The fraction of the second operand is shifted right one bit position, placing the contents of the rightmost bit position of the guard digit, and a zero is supplied to the leftmost bit position of the fraction. The intermediate result, including the guard digit, is then normalized, and the final result is truncated to the proper length.

An exponent-underflow exception exists when the characteristic of the final result would be less than zero, and the fraction is not zero. If the exponent-underflow mask bit is one, the operation is completed by making the characteristic 128 greater than the correct value, and a program interruption for exponent underflow occurs. The result is normalized, and the sign and fraction remain correct. If the exponent-underflow mask bit is zero, a program interruption does not take place; instead, the operation is completed by making the result a true zero.

When the fraction of the second operand is zero, the result is made a true zero, and no exponent underflow occurs.

The sign of the result is the same as that of the second operand, except that the sign is always plus when the quotient is made a true zero.

The \( R_1 \) and \( R_2 \) fields must designate register 0, 2, 4, or 6; otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.

Program Exceptions:

Exponent underflow Specification

Programming Notes

1. An example of the use of the HALVE instruction is given in Appendix A.

2. With short and long operands, the halve operation is identical to a divide operation with the number 2 as divisor. Similarly, the result of HDR is identical to that of MD or MDR with one-half as a multiplier. No multiply operation corresponds to HER, since no multiply operation produces short results.

3. The result of HALVE is zero only when the second-operand fraction is zero, or when exponent underflow occurs with the exponent-underflow mask set to zero. A fraction with zeros in every bit position, except for a one in the rightmost bit position, does not become zero after the right shift. This is because the one bit is preserved in the guard-digit position and, when the result is not made a true zero because of exponent underflow, becomes the leftmost bit after normalization of the result.

LOAD

LER  \( R_1, R_3 \)  
[RR, Short Operands]

'38'  \( R_1 \)  \( R_2 \)
0  8 12 15

LE  \( R_1, D_2(X_2, B_2) \)  
[RX, Short Operands]

'78'  \( R_1 \)  \( X_2 \)  \( B_2 \)  \( D_2 \)
0  8 12 16 20 31

LDR  \( R_1, R_2 \)  
[RR, Long Operands]

'28'  \( R_1 \)  \( R_2 \)
0  8 12 15

LD  \( R_1, D_2(X_2, B_2) \)  
[RX, Long Operands]

'68'  \( R_1 \)  \( X_2 \)  \( B_2 \)  \( D_2 \)
0  8 12 16 20 31

The second operand is placed unchanged at the first-operand location.
The \( R_t \) and \( R_2 \) fields must designate register 0, 2, 4, or 6; otherwise, a specification exception is recognized.

**Condition Code:** The code remains unchanged.

**Program Exceptions:**
- Access (fetch, operand 2 of LE and LD only)
- Specification

**LOAD AND TEST**

**LTER \( R_1,R_2 \)**  [RR, Short Operands]

\[
\begin{array}{|c|c|c|}
\hline
'32' & R_1 & R_2 \\
0 & 8 & 12 & 15 \\
\hline
\end{array}
\]

The second operand is placed unchanged at the first-operand location, and its sign and magnitude are tested to determine the setting of the condition code.

The \( R_t \) and \( R_2 \) fields must designate register 0, 2, 4, or 6; otherwise, a specification exception is recognized.

**Resulting Condition Code:**
- 0 Result fraction zero
- 1 Result less than zero
- 2 Result greater than zero
- 3 --

**Program Exceptions:**
- Specification

**Programming Note**

When the same register is designated as the first-operand and second-operand location, the operation is equivalent to a test without data movement.

**LOAD COMPLEMENT**

**LCER \( R_1,R_2 \)**  [RR, Short Operands]

\[
\begin{array}{|c|c|c|}
\hline
'33' & R_1 & R_2 \\
0 & 8 & 12 & 15 \\
\hline
\end{array}
\]

**LCDR \( R_1,R_2 \)**  [RR, Long Operands]

\[
\begin{array}{|c|c|c|}
\hline
'23' & R_1 & R_2 \\
0 & 8 & 12 & 15 \\
\hline
\end{array}
\]

The second operand is placed at the first-operand location with the sign bit inverted.

The sign bit is inverted, even if the fraction is zero. The characteristic and fraction are not changed.

The \( R_t \) and \( R_2 \) fields must designate register 0, 2, 4, or 6; otherwise, a specification exception is recognized.

**Resulting Condition Code:**
- 0 Result fraction zero
- 1 Result less than zero
- 2 Result greater than zero
- 3 --

**Program Exceptions:**
- Specification

**LOAD NEGATIVE**

**LNER \( R_1,R_2 \)**  [RR, Short Operands]

\[
\begin{array}{|c|c|c|}
\hline
'31' & R_1 & R_2 \\
0 & 8 & 12 & 15 \\
\hline
\end{array}
\]

**LNDR \( R_1,R_2 \)**  [RR, Long Operands]

\[
\begin{array}{|c|c|c|}
\hline
'21' & R_1 & R_2 \\
0 & 8 & 12 & 15 \\
\hline
\end{array}
\]

The second operand is placed at the first-operand location with the sign made minus.

The sign bit is made one, even if the fraction is zero. The characteristic and fraction are not changed.

The \( R_t \) and \( R_2 \) fields must designate register 0, 2, 4, or 6; otherwise, a specification exception is recognized.
Resulting Condition Code:

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Result fraction zero</td>
</tr>
<tr>
<td>1</td>
<td>Result less than zero</td>
</tr>
<tr>
<td>2</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
</tr>
</tbody>
</table>

Program Exceptions:

Specification

LOAD POSITIVE

LPER R₁,R₂

[RR, Short Operands]

<table>
<thead>
<tr>
<th>'30'</th>
<th>R₁</th>
<th>R₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
</tr>
</tbody>
</table>

LPDR R₁,R₂

[RR, Long Operands]

<table>
<thead>
<tr>
<th>'20'</th>
<th>R₁</th>
<th>R₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
</tr>
</tbody>
</table>

The second operand is placed at the first-operand location with the sign made plus.

The sign bit is made zero. The characteristic and fraction are not changed.

The R₁ and R₂ fields must designate register 0, 2, 4, or 6; otherwise, a specification exception is recognized.

Resulting Condition Code:

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Result fraction zero</td>
</tr>
<tr>
<td>1</td>
<td>Result greater than zero</td>
</tr>
<tr>
<td>2</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
</tr>
</tbody>
</table>

Program Exceptions:

Specification

LOAD ROUNDED

LRER R₁,R₂

[RR, Long Operand 2, Short Operand 1]

<table>
<thead>
<tr>
<th>'35'</th>
<th>R₁</th>
<th>R₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
</tr>
</tbody>
</table>

LRDR R₁,R₂

[RR, Extended Operand 2, Long Operand 1]

<table>
<thead>
<tr>
<th>'25'</th>
<th>R₁</th>
<th>R₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
</tr>
</tbody>
</table>

The second operand is rounded to the next shorter format, and the result is placed at the first-operand location.

Rounding consists in adding a one in bit position 32 or 72 of the long or extended second operand, respectively, and propagating any carry to the left. The sign of the fraction is ignored, and addition is performed as if the fractions were positive.

If rounding causes a carry out of the leftmost hexadecimal digit position of the fraction, the fraction is shifted right one digit position so that the carry becomes the leftmost digit of the fraction, and the characteristic is increased by one.

The intermediate fraction is then truncated to the proper result-fraction length.

The sign of the result is the same as the sign of the second operand. There is no normalization to eliminate leading zeros.

An exponent-overflow exception exists when shifting the fraction right would cause the characteristic to exceed 127. The operation is completed by loading a number whose characteristic is 128 less than the correct value, and a program interruption for exponent overflow occurs. The result is normalized, and the sign and fraction remain correct.

Exponent-underflow and significance exceptions cannot occur.

The R₁ field must designate register 0, 2, 4, or 6; the R₂ field of LRER must designate register 0, 2, 4, or 6; and the R₂ field of LRDR must designate register 0 or 4. Otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.

Program Exceptions:

Exponent overflow
Specification
MULTIPLY

MER $R_1, R_2$
[RR, Short Multiplier and Multiplicand, Long Product]

\[
\begin{array}{c|c|c}
R_1 & R_2 \\
\hline
3C & 8 & 12 & 15 \\
\end{array}
\]

ME $R_1, D_2(X_2, B_2)$
[RX, Short Multiplier and Multiplicand, Long Product]

\[
\begin{array}{c|c|c|c|c}
R_1 & X_2 & B_2 & D_2 \\
\hline
7C & 8 & 12 & 16 & 20 & 31 \\
\end{array}
\]

MDR $R_1, R_2$
[RR, Long Operands]

\[
\begin{array}{c|c|c}
R_1 & R_2 \\
\hline
2C & 8 & 12 & 15 \\
\end{array}
\]

MD $R_1, D_2(X_2, B_2)$
[RX, Long Operands]

\[
\begin{array}{c|c|c|c|c}
R_1 & X_2 & B_2 & D_2 \\
\hline
6C & 8 & 12 & 16 & 20 & 31 \\
\end{array}
\]

MXDR $R_1, R_2$
[RR, Long Multiplier and Multiplicand, Extended Product]

\[
\begin{array}{c|c|c}
R_1 & R_2 \\
\hline
27 & 8 & 12 & 15 \\
\end{array}
\]

MXD $R_1, D_2(X_2, B_2)$
[RX, Long Multiplier and Multiplicand, Extended Product]

\[
\begin{array}{c|c|c|c|c}
R_1 & X_2 & B_2 & D_2 \\
\hline
67 & 8 & 12 & 16 & 20 & 31 \\
\end{array}
\]

MXR $R_1, R_2$
[RR, Extended Operands]

\[
\begin{array}{c|c|c}
R_1 & R_2 \\
\hline
26 & 8 & 12 & 15 \\
\end{array}
\]

The normalized product of the second operand (the multiplier) and the first operand (the multiplicand) is placed at the first-operand location.

Multiplication of two floating-point numbers consists in exponent addition and fraction multiplication. The operands are first normalized to eliminate leading hexadecimal zeros. The sum of the characteristics of the normalized operands, less 64, is used as the characteristic of the intermediate product.

The fraction of the intermediate product is the exact product of the normalized operand fractions. When the intermediate-product fraction has one leading hexadecimal zero digit, the fraction is shifted left one digit position, bringing the contents of the guard-digit position into the rightmost position of the result fraction, and the intermediate-product characteristic is reduced by one. The fraction is then truncated to the proper result-fraction length.

For MER and ME, the multiplier and multiplicand fractions have six hexadecimal digits; the product fraction has the full 14 digits of the long format, with the two rightmost fraction digits always zeros. For MDR and MD, the multiplier and multiplicand fractions have 14 digits, and the final product fraction is truncated to 14 digits. For MXDR and MXD, the multiplier and multiplicand fractions have 14 digits, with the multiplicand occupying the high-order part of the first operand; the final product fraction contains 28 digits and is an exact product of the operand fractions. For MXR, the multiplier and multiplicand fractions have 28 digits, and the final product fraction is truncated to 28 digits.

An exponent-overflow exception is recognized when the characteristic of the final product would exceed 127 and the fraction is not zero. The operation is completed by making the characteristic 128 less than the correct value. If, for extended results, the low-order characteristic would also exceed 127, it, too, is decreased by 128. The result is normalized, and the sign and fraction remain correct. A program interruption for exponent overflow occurs.

An exponent underflow exception exists when the characteristic of the final product would be less than zero and the fraction is not zero. If the exponent-underflow mask bit is one, the operation is completed by making the characteristic 128 greater than the correct value, and a program interruption for exponent underflow occurs. The result is normalized, and the sign and fraction remain correct. If the exponent-
underflow mask bit is zero, program
interruption does not take place;
instead, the operation is completed by
making the product a true zero. For
extended results, exponent underflow is
not recognized when the low-order char-
acteristic would be less than zero but
the high-order characteristic is equal
to or greater than zero.

Exponent underflow does not occur when
the characteristic of an operand becomes
less than zero during normalization of
the operands, as long as the final prod-
uct can be represented with the correct
characteristic.

When either or both operand fractions
are zero, the result is made a true zero,
and no exponent overflow or expo-

tent underflow occurs.

The sign of the product is determined by
the rules of algebra, except that the
sign is always zero when the result is
made a true zero.

The Rt field for MER, ME, MDR, and MD,
and the R2 field for MER, MDR, and MXDR
must designate register 0, 2, 4, or 6.
The R1 field for MXDR, MXD, and MXR, and
the R2 field for MXR must designate register 0 or 4. Otherwise, a specification
exception is recognized.

**Condition Code:** The code remains unchanged.

**Program Exceptions:**
- Access (fetch, operand 2 of ME, MD,
  and MXD only)
- Exponent overflow
- Exponent underflow

**Programming Notes**

1. An example of the use of the MULTI-
   PLY instruction is given in Appen-
   dix A.

2. Interchanging the two operands in a
   floating-point multiplication does
   not affect the value of the product.

**STORE**

**STE** $R_1, D_2(X_2, B_2)$ [RX, Short Operands]

<table>
<thead>
<tr>
<th>'70'</th>
<th>$R_1$</th>
<th>$X_2$</th>
<th>$B_2$</th>
<th>$D_2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

The first operand is placed unchanged at
the second-operand location.

The R1 field must designate register 0,
2, 4, or 6; otherwise, a specification
exception is recognized.

**Condition Code:** The code remains unchanged.

**Program Exceptions:**
- Access (store, operand 2)
- Specification

**SUBTRACT NORMALIZED**

**SER** $R_1, R_2$ [RR, Short Operands]

<table>
<thead>
<tr>
<th>'3B'</th>
<th>$R_1$</th>
<th>$R_2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
</tr>
</tbody>
</table>

**SE** $R_1, D_2(X_2, B_2)$ [RX, Short Operands]

<table>
<thead>
<tr>
<th>'7B'</th>
<th>$R_1$</th>
<th>$X_2$</th>
<th>$B_2$</th>
<th>$D_2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

**SDR** $R_1, R_2$ [RR, Long Operands]

<table>
<thead>
<tr>
<th>'2B'</th>
<th>$R_1$</th>
<th>$R_2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
</tr>
</tbody>
</table>

**SD** $R_1, D_2(X_2, B_2)$ [RX, Long Operands]

<table>
<thead>
<tr>
<th>'6B'</th>
<th>$R_1$</th>
<th>$X_2$</th>
<th>$B_2$</th>
<th>$D_2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

**SX R** $R_1, R_2$ [RR, Extended Operands]

<table>
<thead>
<tr>
<th>'37'</th>
<th>$R_1$</th>
<th>$R_2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
</tr>
</tbody>
</table>

The second operand is subtracted from
the first operand, and the normalized
difference is placed at the first-
operand location.

The execution of **SUBTRACT NORMALIZED** is
identical to that of **ADD NORMALIZED**, except that the second operand partic-
ipates in the operation with its sign bit inverted.

The R₁ field of SER, SE, SDR, and SD, and the R₂ field of SER and SDR must designate register 0, 2, 4, or 6. The R₁ and R₂ fields of SXR must designate register 0 or 4. Otherwise, a specification exception is recognized.

Resulting Condition Code:

0 Result fraction zero
1 Result less than zero
2 Result greater than zero
3 --

Program Exceptions:

Access (fetch, operand 2 of SE and SD only)
Exponent overflow
Exponent underflow
Significance
Specification

SUBTRACT UNNORMALIZED

SUR  R₁, R₂      [RR, Short Operands]

| '3F' | R₁ | R₂ |
| 0    | 8   | 12  | 15 |

SU  R₁, D₄(X₂, B₂)  [RX, Short Operands]

| '7F' | R₁ | X₂ | B₂ | D₂ |
| 0    | 8   | 12  | 16 | 20 | 31 |

SWR  R₁, R₂      [RR, Long Operands]

| '2F' | R₁ | R₂ |
| 0    | 8   | 12  | 15 |

SW  R₁, D₄(X₂, B₂)  [RX, Long Operands]

| '6F' | R₁ | X₂ | B₂ | D₂ |
| 0    | 8   | 12  | 16 | 20 | 31 |

The second operand is subtracted from the first operand, and the unnormalized difference is placed at the first-operand location.

The execution of SUBTRACT UNNORMALIZED is identical to that of ADD UNNORMALIZED, except that the second operand participates in the operation with its sign bit inverted.

The R₁ and R₂ fields must designate register 0, 2, 4, or 6; otherwise, a specification exception is recognized.

Resulting Condition Code:

0 Result fraction zero
1 Result less than zero
2 Result greater than zero
3 --

Program Exceptions:

Access (fetch, operand 2 of SU and SW only)
Exponent overflow
Significance
Specification

Chapter 9. Floating-Point Instructions 9-15
### CHAPTER 10. CONTROL INSTRUCTIONS

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>DIAGNOSE</td>
<td>10-4</td>
</tr>
<tr>
<td>EXTRACT PRIMARY ASN</td>
<td>10-5</td>
</tr>
<tr>
<td>EXTRACT SECONDARY ASN</td>
<td>10-5</td>
</tr>
<tr>
<td>INSERT ADDRESS SPACE CONTROL</td>
<td>10-6</td>
</tr>
<tr>
<td>INSERT PSW KEY</td>
<td>10-7</td>
</tr>
<tr>
<td>INSERT STORAGE KEY EXTENDED</td>
<td>10-7</td>
</tr>
<tr>
<td>INSERT VIRTUAL STORAGE KEY</td>
<td>10-7</td>
</tr>
<tr>
<td>INVALIDATE PAGE TABLE ENTRY</td>
<td>10-8</td>
</tr>
<tr>
<td>LOAD ADDRESS SPACE PARAMETERS</td>
<td>10-10</td>
</tr>
<tr>
<td>LOAD CONTROL</td>
<td>10-17</td>
</tr>
<tr>
<td>LOAD PSW</td>
<td>10-17</td>
</tr>
<tr>
<td>LOAD REAL ADDRESS</td>
<td>10-18</td>
</tr>
<tr>
<td>MOVE TO PRIMARY</td>
<td>10-19</td>
</tr>
<tr>
<td>MOVE TO SECONDARY</td>
<td>10-19</td>
</tr>
<tr>
<td>MOVE WITH KEY</td>
<td>10-20</td>
</tr>
<tr>
<td>PROGRAM CALL</td>
<td>10-21</td>
</tr>
<tr>
<td>PROGRAM TRANSFER</td>
<td>10-28</td>
</tr>
<tr>
<td>PURGE TLB</td>
<td>10-33</td>
</tr>
<tr>
<td>RESET REFERENCE BIT EXTENDED</td>
<td>10-33</td>
</tr>
<tr>
<td>SET ADDRESS SPACE CONTROL</td>
<td>10-33</td>
</tr>
<tr>
<td>SET CLOCK</td>
<td>10-34</td>
</tr>
<tr>
<td>SET CLOCK COMPARATOR</td>
<td>10-35</td>
</tr>
<tr>
<td>SET CPU TIMER</td>
<td>10-35</td>
</tr>
<tr>
<td>SET PREFIX</td>
<td>10-36</td>
</tr>
<tr>
<td>SET PSW KEY FROM ADDRESS</td>
<td>10-36</td>
</tr>
<tr>
<td>SET SECONDARY ASN</td>
<td>10-37</td>
</tr>
<tr>
<td>SET STORAGE KEY EXTENDED</td>
<td>10-40</td>
</tr>
<tr>
<td>SET SYSTEM MASK</td>
<td>10-40</td>
</tr>
<tr>
<td>SIGNAL PROCESSOR</td>
<td>10-40</td>
</tr>
<tr>
<td>STORE CLOCK COMPARATOR</td>
<td>10-42</td>
</tr>
<tr>
<td>STORE CONTROL</td>
<td>10-42</td>
</tr>
<tr>
<td>STORE CPU ADDRESS</td>
<td>10-42</td>
</tr>
<tr>
<td>STORE CPU ID</td>
<td>10-42</td>
</tr>
<tr>
<td>STORE CPU TIMER</td>
<td>10-43</td>
</tr>
<tr>
<td>STORE PREFIX</td>
<td>10-43</td>
</tr>
<tr>
<td>STORE THEN AND SYSTEM MASK</td>
<td>10-44</td>
</tr>
<tr>
<td>STORE THEN OR SYSTEM MASK</td>
<td>10-44</td>
</tr>
<tr>
<td>TEST BLOCK</td>
<td>10-46</td>
</tr>
<tr>
<td>TEST PROTECTION</td>
<td>10-46</td>
</tr>
<tr>
<td>TRACE</td>
<td>10-48</td>
</tr>
</tbody>
</table>

This chapter includes all privileged and semiprivileged instructions described in this publication, except the input/output instructions, which are described in Chapter 14, "I/O Instructions."

Privileged instructions may be executed only when the CPU is in the supervisor state. An attempt to execute a privileged instruction in the problem state generates a privileged-operation exception.

The semiprivileged instructions are those instructions that can be executed in the problem state when certain authority requirements are met. An attempt to execute a semiprivileged instruction in the problem state when the authority requirements are not met generates a privileged-operation exception or some other program-interruption condition depending on the particular requirement which is violated. Those requirements which cause a privileged-operation exception to be generated in the problem state are not enforced when execution is attempted in the supervisor state.

The control instructions and their mnemonics, formats, and operation codes are listed in the figure "Summary of Control Instructions." The figure also indicates when the condition code is set and the exceptional conditions in operation designations, data, or results that cause a program interruption.

For those control instructions which have special rules regarding the handling of exceptional situations, a section called "Special Conditions" is included. This section indicates the type of ending (suppression, nullification, or...
completion) only for those exceptions for which the ending may vary.

Note: In the detailed descriptions of the individual instructions, the mnemonic and the symbolic operand designation for the assembler language are shown with each instruction. For LOAD PSW, for example, LPSW is the mnemonic and D1(B2) the operand designation.

Programming Note

The control instructions in the 370-XA mode differ from those offered in the System/370 mode in that the following instructions, which are offered either as standard or as optional in the System/370 mode, are not offered in the 370-XA mode:

- CONNECT CHANNEL SET
- DISCONNECT CHANNEL SET
- INSERT STORAGE KEY
- READ DIRECT
- RESET REFERENCE BIT
- SET STORAGE KEY
- WRITE DIRECT

The following additional instruction is available only in the 370-XA mode:

TRACE
<table>
<thead>
<tr>
<th>Name</th>
<th>Mnemonic</th>
<th>Characteristics</th>
<th>Op Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>DIAGNOSE</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EXTRACT PRIMARY ASN</td>
<td>EPAR</td>
<td>RRE DM Q DM SO</td>
<td>83</td>
</tr>
<tr>
<td>EXTRACT SECONDARY ASN</td>
<td>ESAR</td>
<td>RRE Q DM SO R</td>
<td>B226</td>
</tr>
<tr>
<td>INSERT ADDRESS SPACE CONTROL</td>
<td>IAC</td>
<td>RRE C Q DM SO G2 R</td>
<td>B227</td>
</tr>
<tr>
<td>INSERT PSW KEY</td>
<td>IPK</td>
<td>S Q SO R B226</td>
<td>B224</td>
</tr>
<tr>
<td>INSERT STORAGE KEY EXTENDED</td>
<td>ISKE</td>
<td>RRE Q DM A3 SO</td>
<td>R B229</td>
</tr>
<tr>
<td>INVALIDATE PAGE TABLE ENTRY</td>
<td>IPTE</td>
<td>RRE Q DM A3 SO $</td>
<td>B221</td>
</tr>
<tr>
<td>LOAD ADDRESS SPACE PARAMETERS</td>
<td>LASP</td>
<td>SSE C P AS SP SO</td>
<td>E500</td>
</tr>
<tr>
<td>LOAD CONTROL</td>
<td>LCTL</td>
<td>RS P A SP SO R B227</td>
<td>B7</td>
</tr>
<tr>
<td>LOAD PSW</td>
<td>LPSW</td>
<td>S L P A SP $</td>
<td>82</td>
</tr>
<tr>
<td>LOAD REAL ADDRESS</td>
<td>LRA</td>
<td>RX C P A3 $ R</td>
<td>B1</td>
</tr>
<tr>
<td>MOVE TO PRIMARY</td>
<td>MVCPS</td>
<td>SS C Q A SO $ ST DA</td>
<td></td>
</tr>
<tr>
<td>MOVE TO SECONDARY</td>
<td>MVCs</td>
<td>SS C Q A SO $ ST DB</td>
<td></td>
</tr>
<tr>
<td>MOVE WITH KEY</td>
<td>MVCK</td>
<td>SS C Q A ST D9</td>
<td>B227</td>
</tr>
<tr>
<td>PROGRAM CALL</td>
<td>PC</td>
<td>S Q AT Z1 T φ GM B R</td>
<td>B218</td>
</tr>
<tr>
<td>PROGRAM TRANSFER</td>
<td>PT</td>
<td>RRE Q AT SP Z2 T φ B</td>
<td>B228</td>
</tr>
<tr>
<td>PURGE TLB</td>
<td>PTLB</td>
<td>RRE Q AT SP Z2 T φ B</td>
<td>B220D</td>
</tr>
<tr>
<td>SET ADDRESS SPACE CONTROL</td>
<td>SAC</td>
<td>RRE C P A3 SP SO $</td>
<td>B22A</td>
</tr>
<tr>
<td>SET CLOCK</td>
<td>SCK</td>
<td>S C P A SP ST B219</td>
<td>B204</td>
</tr>
<tr>
<td>SET CLOCK COMPARATOR</td>
<td>SCKC</td>
<td>S C P A SP ST B206</td>
<td>B208</td>
</tr>
<tr>
<td>SET CPU TIMER</td>
<td>SPT</td>
<td>S P A SP ST B209</td>
<td>B210</td>
</tr>
<tr>
<td>SET PREFIX</td>
<td>SPX</td>
<td>S P A SP ST B208</td>
<td>B208</td>
</tr>
<tr>
<td>SET PSW KEY FROM ADDRESS</td>
<td>SPKA</td>
<td>S SO ST B219</td>
<td>B20A</td>
</tr>
<tr>
<td>SET SECONDARY ASN</td>
<td>SSAR</td>
<td>RRE AT Z3 T φ B225</td>
<td>B227</td>
</tr>
<tr>
<td>SET STORAGE KEY EXTENDED</td>
<td>SSKE</td>
<td>RRE P $ B228</td>
<td>B228</td>
</tr>
<tr>
<td>SET SYSTEM MASK</td>
<td>SSM</td>
<td>RRE Q A3 SO $ R AE</td>
<td>B207</td>
</tr>
<tr>
<td>SIGNAL PROCESSOR</td>
<td>SIGP</td>
<td>RS C Q $ ST B207</td>
<td>ST B6</td>
</tr>
<tr>
<td>STORE CLOCK COMPARATOR</td>
<td>STCL</td>
<td>R RS P A SP ST B212</td>
<td>ST B212</td>
</tr>
<tr>
<td>STORE CONTROL</td>
<td>STCP</td>
<td>S P A SP ST B212</td>
<td>ST B212</td>
</tr>
<tr>
<td>STORE CPU ADDRESS</td>
<td>STIDP</td>
<td>S P A SP ST B209</td>
<td>ST B209</td>
</tr>
<tr>
<td>STORE CPU ID</td>
<td>STPT</td>
<td>S P A SP ST B211</td>
<td>ST B211</td>
</tr>
<tr>
<td>STORE CPU TIMER</td>
<td>STPX</td>
<td>S P A SP ST B211</td>
<td>ST B211</td>
</tr>
<tr>
<td>STORE THEN AND SYSTEM MASK</td>
<td>STNSM</td>
<td>S SI P A SP ST AC</td>
<td>ST AD</td>
</tr>
<tr>
<td>STORE THEN OR SYSTEM MASK</td>
<td>STSOM</td>
<td>S SI P A SP ST AD</td>
<td>ST AD</td>
</tr>
<tr>
<td>TEST BLOCK</td>
<td>TB</td>
<td>RRE C P A3 II $ G0 R</td>
<td>B22C</td>
</tr>
<tr>
<td>TEST PROTECTION</td>
<td>TPROT</td>
<td>SSE C P A3 ST E501</td>
<td>E501</td>
</tr>
<tr>
<td>TRACE</td>
<td>TRACE</td>
<td>RS P A SP T $ 99</td>
<td></td>
</tr>
</tbody>
</table>

Summary of Control Instructions (Part 1 of 2)
**Explanation:**

- Causes serialization and checkpoint synchronization.
- Causes serialization.
- Access exceptions for logical addresses.
- Access exceptions; not all access exceptions may occur; see instruction description for details.
- Access exceptions and ASH-translation-specification exception; see instruction description for details.
- ASN-translation exceptions (which include addressing, ASN-translation specification, AFX translation, and ASX translation).
- PER branch event.
- Condition code is set.
- Depending on the model, DIAGNOSE may generate various program exceptions and may change the condition code.
- Instruction execution includes the implied use of general register 0.
- Instruction execution includes the implied use of general register 2.
- Instruction execution includes the implied use of general registers 3, 4, and 14.
- Interruptible instruction.
- New condition code is loaded.
- Privileged-operation exception.
- Privileged-operation exception for semiprivileged instructions.
- PER general-register-alteration event.
- RRE instruction format.
- RS instruction format.
- RX instruction format.
- SI instruction format.
- Special-operation exception.
- Specification exception.
- SS instruction format.
- SSE instruction format.
- PER storage-alteration event.
- Trace exceptions (which include trace table, addressing, and low-address protection).
- Additional exceptions and events for PROGRAM CALL (which include addressing, EX-translation, LX-translation, PC-translation-specification, and special-operation exceptions and space-switch event).
- Additional exceptions and events for PROGRAM TRANSFER (which include addressing, primary-authority, and special-operation exceptions and space-switch event).
- Additional exceptions for SET SECONDARY ASN (which include addressing, secondary authority, and special operation).

**Summary of Control Instructions (Part 2 of 2)**

**DIAGNOSE**

<table>
<thead>
<tr>
<th>'83'</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 8 31</td>
</tr>
</tbody>
</table>

The CPU performs built-in diagnostic functions, or other model-dependent functions. The purpose of the diagnostic functions is to verify proper functioning of equipment and to locate faulty components. Other model-dependent functions may include disabling of failing buffers, reconfiguration of CPUs, storage, and channel paths, and modification of control storage.

Bits 8-31 may be used as in the SI or RS formats, or in some other way, to specify the particular diagnostic function. The use depends on the model.

The execution of the instruction may affect the state of the CPU and the contents of a register or storage location, as well as the progress of an I/O operation. Some diagnostic functions may cause the test indicator to be turned on.

**Condition Code:** The code is unpredictable.

**Program Exceptions:**

- Privileged operation
- Depending on the model, other exceptions may be recognized.
Programming Notes

1. Since the instruction is not intended for problem-state-program or control-program use, DIAGNOSE has no mnemonic.

2. DIAGNOSE, unlike other instructions, does not follow the rule that programming errors are distinguished from equipment errors. Improper use of DIAGNOSE may result in false machine-check indications or may cause actual machine malfunctions to be ignored. It may also alter other aspects of system operation, including instruction execution and channel-program operation, to an extent that the operation does not comply with that specified in this publication. As a result of the improper use of DIAGNOSE, the system may be left in such a condition that the power-on reset or initial-microprogram-loading (IML) function must be performed. Since the function performed by DIAGNOSE may differ from model to model and between versions of a model, the program should avoid issuing DIAGNOSE unless the program recognizes both the model number and version code stored by STORE CPU ID.

EXTRACT PRIMARY ASN

EPAR R1 [RRE]

'B226' /....../ R1 /....
0 16 24 28 31

The 16-bit PASN, bits 16-31 of control register 4, is placed in bit positions 16-31 of general register R1. Bits 0-15 of the general register are set to zeros.

Bits 16-23 and 28-31 of the instruction are ignored.

Special Conditions

The instruction must be executed with DAT on; otherwise, a special-operation exception is recognized. The special-operation exception is recognized in both the problem and supervisor states.

In the problem state, the extraction-authority-control bit is not examined.

The priority of recognition of program exceptions for the instruction is shown in the figure "Priority of Execution: EXTRACT PRIMARY ASN."

Condition Code: The code remains unchanged.

Program Exceptions:

Privileged operation (extraction-authority control is zero in the problem state)
Special operation

1.-6. Exceptions with the same priority as the priority of program-interruption conditions for the general case.


7.B Special-operation exception due to DAT being off.

Special Conditions

The instruction must be executed with DAT on; otherwise, a special-operation exception is recognized. The special-operation exception is recognized in both the problem and supervisor states.

Chapter 10. Control Instructions 10-5
In the problem state, the extraction-authority control, bit 4 of control register 0, must be one; otherwise, a privileged-operation exception is recognized. In the supervisor state, the extraction-authority-control bit is not examined.

The priority of recognition of program exceptions for the instruction is shown in the figure "Priority of Execution: EXTRACT SECONDARY ASN."

Condition Code: The code remains unchanged.

Program Exceptions:

Privileged operation (extraction-authority control is zero in the problem state)

Special operation

1.-6. Exceptions with the same priority as the priority of program-interruption conditions for the general case.


7.B Special-operation exception due to DAT being off.

8. Privileged-operation exception due to extraction-authority control, bit 4 of control register 0, being zero.

Priority of Execution: EXTRACT SECONDARY ASN

INSERT ADDRESS SPACE CONTROL

IAC R1 [RRE]

<table>
<thead>
<tr>
<th>'B224'</th>
<th>/ / / / / / / R1</th>
<th>/ / /</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>16 24 28 31</td>
<td></td>
</tr>
</tbody>
</table>

The address-space-control bit, bit 16 of the current PSW, is placed in bit position 23 of general register R1. Bits 16-22 of the register are set to zeros, and bits 0-15 and 24-31 of the register remain unchanged. The address-space-control bit is also used to set the condition code.

Bits 16-23 and 28-31 of the instruction are ignored.

Special Conditions

The instruction must be executed with DAT on; otherwise, a special-operation exception is recognized. The special-operation exception is recognized in both the problem and supervisor states.

In the problem state, the extraction-authority control, bit 4 of control register 0, must be one; otherwise, a privileged-operation exception is recognized. In the supervisor state, the extraction-authority-control bit is not examined.

The priority of recognition of program exceptions for the instruction is shown in the figure "Priority of Execution: INSERT ADDRESS SPACE CONTROL."

Resulting Condition Code:

0 PSW bit 16 zero
1 PSW bit 16 one
2 --
3 --

Program Exceptions:

Privileged operation (extraction-authority control is zero in the problem state)

Special operation

1.-6. Exceptions with the same priority as the priority of program-interruption conditions for the general case.


7.B Special-operation exception due to DAT being off.

8. Privileged-operation exception due to extraction-authority control, bit 4 of control register 0, being zero.

Priority of Execution: INSERT ADDRESS SPACE CONTROL

Programming Notes

1. Bits 16-22 of general register R1 are reserved for expansion for use with possible future facilities. The program should not depend on these bits being set to zeros. Similarly, condition codes 2 and 3 may be set as a result of future facilities.
2. INSERT ADDRESS SPACE CONTROL and SET ADDRESS SPACE CONTROL are defined to operate on the third byte of a general register so that the address-space-control bit can be saved in the same general register as the PSW key, which is placed in the fourth byte of general register 2 by INSERT PSW KEY.

**INSERT PSW KEY**

**IPK** [S]

| 'B20B' | / / / / / / / / / / |
| 0 16 31 |

The four-bit PSW-key, bits 8-11 of the current PSW, is inserted in bit positions 24-27 of general register 2, and bits 28-31 of that register are set to zeros. Bits 0-23 of general register 2 remain unchanged.

Bits 16-31 of the instruction are ignored.

**Special Conditions**

In the problem state, the extraction-authority control, bit 4 of control register 0, must be one; otherwise, a privileged-operation exception is recognized. In the supervisor state, the extraction-authority-control bit is not examined.

**Condition Code:** The code remains unchanged.

**Program Exceptions:**

- Privileged operation (extraction-authority control is zero in the problem state)

**INSERT STORAGE KEY EXTENDED**

**ISKE** R₁, R₂ [RRE]

| 'B229' | / / / / / / R₁ R₂ |
| 0 16 24 28 31 |

The storage key for the block that is addressed by the contents of general register R₂ is inserted in general register R₁.

Bits 16-23 of the instruction are ignored.

In the 24-bit addressing mode, bits 8-19 of general register R₂ designate a 4K-byte block in real storage, and bits 0-7 and 20-31 of the register are ignored. In the 31-bit addressing mode, bits 1-19 of general register R₂ designate a 4K-byte block in real storage, and bits 0 and 20-31 of the register are ignored.

The address designating the storage block, being a real address, is not subject to dynamic address translation. The reference to the storage key is not subject to a protection exception.

The seven-bit storage key is inserted in bit positions 24-30 of general register R₁, and bit 31 is set to zero. The contents of bit positions 0-23 of the register remain unchanged.

**Condition Code:** The code remains unchanged.

**Program Exceptions:**

- Addressing (address specified by general register R₂)
- Privileged operation

**INSERT VIRTUAL STORAGE KEY**

**IVSK** R₁,R₂ [RRE]

| 'B223' | / / / / / / R₁ R₂ |
| 0 16 24 28 31 |

The storage key for the location designated by the virtual address in general register R₂ is inserted in general register R₁.

Bits 16-23 of the instruction are ignored.

Selected bits of general register R₂ are used as a virtual address. In the 24-bit addressing mode, the address is designated by bits 8-31 of the register, and bits 0-7 are ignored. In the 31-bit addressing mode, the address is designated by bits 1-31, and bit 0 is ignored.

The address is a virtual address and is subject to the address-space-control bit, bit 16 of the current PSW. In the primary-space mode, the address is treated as a primary virtual address; in the secondary-space mode, the address is treated as a secondary virtual address. The reference to the storage key is not subject to a protection exception.

Bits 0-4 of the storage key, which are the access-control bits and the fetch-protection bit, are placed in bit positions 24-28 of general register R₁, with
bits 29-31 set to zeros. The contents of bit positions 0-23 of the register remain unchanged. The change and reference bits in the storage key are not inspected. The change bit is not affected by the operation. The reference bit, depending on the model, may or may not be set to one as a result of the operation.

The following diagram shows the storage key and the register positions just described.

Storage Key
for the Location

<table>
<thead>
<tr>
<th>ACC</th>
<th>F</th>
<th>R</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>Zeros</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

R<sub>1</sub> 0 24 28 31

Special Conditions

The instruction must be executed with DAT on; otherwise, a special-operation exception is recognized. The special-operation exception is recognized in both the problem and supervisor states.

In the problem state, the extraction-authority control, bit 4 of control register 0, must be one; otherwise, a privileged-operation exception is recognized. In the supervisor state, the extraction-authority-control bit is not examined.

The priority of recognition of program exceptions for the instruction is shown in the figure "Priority of Execution: INSERT VIRTUAL STORAGE KEY."

Priority of Execution: INSERT VIRTUAL STORAGE KEY

Programming Note

Since all bytes in a 4K-byte block are associated with the same page and the same storage key, bits 20-31 of general register R<sub>2</sub> essentially are ignored.

INVALIDATE PAGE TABLE ENTRY

IPTE R<sub>1</sub>, R<sub>2</sub> [RRE]

<table>
<thead>
<tr>
<th>'B221'</th>
<th>/ / / / / / / / R&lt;sub&gt;1&lt;/sub&gt; R&lt;sub&gt;2&lt;/sub&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>16 24 28 31</td>
</tr>
</tbody>
</table>

The designated page-table entry is invalidated, and the translation-lookaside buffers (TLBs) in all CPUs in the configuration are cleared of the associated entries.

Bits 16-23 of the instruction are ignored.

The contents of general register R<sub>1</sub> have the format of a segment-table entry with only the page-table origin used. The contents of general register R<sub>2</sub> have the format of a virtual address with only the page index used. The contents of fields that are not part of the page-table origin or page index are ignored.

The contents of the general registers just described are as follows:
The page-table origin and the page index designate a page-table entry, following the dynamic-address-translation rules for page-table lookup. The page-table origin is treated as a 31-bit address, and the addition is performed by using the rules for 31-bit address arithmetic, regardless of the setting of the addressing mode, which is specified by bit 32 of the current PSW. Carries into bit position 0 as a result of the addition of the page index and page-table origin are ignored. The address formed from these two components is a real address. The page-invalid bit of this page-table entry is set to one. During this procedure, no page-table-length check is made, and the page-table entry is not inspected for availability or format errors. Additionally, the page-frame real address contained in the entry is not checked for an addressing exception.

The entire page-table entry is fetched concurrently from storage. Subsequently the byte containing the page-invalid bit is stored. The fetch access to the page-table entry is subject to key-controlled protection, and the store access is subject to key-controlled protection and low-address protection.

A serialization function is performed before the operation begins and again after the operation is completed. As is the case for all serialization operations, this serialization applies only to this CPU; other CPUs are not necessarily serialized.

If it is successful in setting the page-invalid bit to one, this CPU clears selected entries from its TLB and signals all CPUs in the configuration to clear selected entries from their TLBs. Each TLB is cleared of at least those entries that have been formed using all of the following:

- The page-table origin designated by the first operand
- The page index designated by the second operand
- The page-frame real address contained in the designated page-table entry

The execution of INVALIDATE PAGE TABLE ENTRY is not completed on the CPU which executes it until (1) all entries corresponding to the specified parameters have been cleared from the TLB on this CPU and (2) all other CPUs in the configuration have completed any storage accesses, including the updating of the change and reference bits, by using TLB entries corresponding to the specified parameters.

**Special Conditions**

When bit positions 8-12 of control register 0 contain an invalid code, a translation-specification exception is recognized. The exception is recognized regardless of whether DAT is on or off.

The operation is suppressed on all addressing and protection exceptions.

**Condition Code:** The code remains unchanged.

**Program Exceptions:**

- **Addressing (page-table entry)**
- **Privileged operation**
- **Protection (fetch and store, page-table entry, key-controlled protection, and low-address protection)**
- **Translation specification (bits 8-12 in control register 0 only)**

**Programming Notes**

1. The selective clearing of entries may be implemented in different ways, depending on the model, and, in general, more entries may be cleared than the minimum number required. Some models may clear all entries which contain the designated page-frame real address. Others may clear all entries which contain the designated page index, and some implementations may clear precisely the minimum number of entries required. Therefore, in order for a program to operate on all models, the program should not take advantage of any properties obtained by a less selective clearing on a particular model.

2. The clearing of TLB entries may make use of the page-frame real address in the page-table entry. Therefore, if the page-table entry, when in the attached state, ever contained a page-frame real address that is different from the current value, copies of the previous values may remain in the TLB.

3. INVALIDATE PAGE TABLE ENTRY cannot be safely used to update a shared location in main storage if the

Chapter 10. Control Instructions 10-9
possibility exists that another CPU or a channel program may also be updating the location.

4. The address of the page-table entry for INVALIDATE PAGE TABLE ENTRY is a 31-bit real address, and the address arithmetic is performed by following the normal rules for 31-bit address arithmetic with wraparound at $2^{31} - 1$. Contrast this with implicit translation and the translation for LOAD REAL ADDRESS, both of which, depending on the model, may treat addresses of DAT-table entries as either real or absolute and may result either in wraparound or in an addressing exception when a carry occurs into bit position 0. Accordingly, the DAT tables should not be specified to wrap from maximum storage locations to location 0 and should not be placed at storage locations whose real and absolute addresses are different.

LOAD ADDRESS SPACE PARAMETERS

<table>
<thead>
<tr>
<th>LASP</th>
<th>$D_1(B_1), D_2(B_2)$</th>
<th>[SSE]</th>
</tr>
</thead>
<tbody>
<tr>
<td>'E500'</td>
<td>$B_1, D_1, D_2$</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>16 20 32 36 47</td>
<td></td>
</tr>
</tbody>
</table>

The contents of the doubleword at the first-operand location contain values to be loaded into control registers 3 and 4, including a secondary ASN and a primary ASN. Execution of the instruction consists in performing four major steps: PASN translation, SASN translation, SASN authorization, and control-register loading. Each of these steps may or may not be performed, depending on the outcome of certain tests and on the setting of bits 29-31 of the second-operand address. These steps, when successful, obtain additional values, which are loaded into control registers 1, 5, and 7, when the steps are not successful, no control registers are changed, and the reason is indicated in the condition code.

The doubleword first operand contains a PSW-key mask (PKM), a secondary ASN (SASN), an authorization index (AX), and a primary ASN (PASN). The primary ASN is translated by means of the ASN-translations tables to obtain a PSTD, LTD, and, optionally, an AX. The secondary ASN is translated by means of the ASN-translations tables to obtain an SSTD, and an authority check is made to ensure that the new AX is authorized to establish the new SASN.

The doubleword at the first-operand location has the following format:

<table>
<thead>
<tr>
<th>PKM-d</th>
<th>SASN-d</th>
<th>AX-d</th>
<th>PASN-d</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>16</td>
<td>32</td>
<td>48</td>
</tr>
</tbody>
</table>

The "d" stands for designated doubleword and is used to distinguish these fields from other fields with similar names which are referred to in the definition. The current contents of the corresponding fields in the control registers are referred to as PKM-old, SASN-old, etc. The updated contents of the control registers are referred to as PKM-new, SASN-new, etc.

The second-operand address is not used to address data; instead, the rightmost three bits are used to control portions of the operation. The remainder of the second-operand address is ignored. Bits 29-31 of the second-operand address are used as follows:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Function Specified in Second Operand</th>
</tr>
</thead>
<tbody>
<tr>
<td>29</td>
<td>ASN translation performed only when new ASN and old ASN are different.</td>
</tr>
<tr>
<td>30</td>
<td>Use AX associated with PASN.</td>
</tr>
<tr>
<td>31</td>
<td>SASN authorization performed.*</td>
</tr>
</tbody>
</table>

* SASN translation and SASN authorization are performed only when SASN-d is not equal to PASN-d. When SASN-d is equal to PASN-d, the SSTD is loaded from the PSTD, and no authorization is performed.

The operation of LOAD ADDRESS SPACE PARAMETERS is depicted in the figure "Execution of LOAD ADDRESS SPACE PARAMETERS."

PASN Translation

In the PASN translation process, the PASN-d is translated by means of the ASN first table and the ASN second table. The STD and LTD fields and, optionally, the AX field, obtained from the ASN-second-table entry are subsequently used to update the corresponding control registers.

When bit 29 of the second-operand address is one, PASN translation is always performed. When bit 29 is zero,
PASN translation is performed only when PASN-d is not equal to PASN-old. When bit 29 is zero and PASN-d is equal to PASN-old, the PST-old and LTD-old are left unchanged in the control registers and become the PST-new and LTD-new, respectively. In this case, if bit 30 is zero, then the AX-old is left unchanged in the control register and becomes the AX-new.

The PASN translation follows the normal rules for ASN translation, except that the invalid bits, bit 0 in the ASN-first-table entry and bit 0 in the ASN-second-table entry, when ones, do not result in an ASN-translation exception, and the space-switch-event-control bit in the ASN-second-table entry, when one, does not result in a space-switch event. When either of the invalid bits is one, condition code 1 is set. When the ASN-second-table entry is valid and either the current space-switch-event-control bit in control register 1 is one or the space-switch-event-control bit in the ASN-second-table entry is one, condition code 3 is set. When condition code 1 or 3 is set, the control registers remain unchanged.

The contents of the AX, STD, and LTD fields in the ASN-second-table entry which is accessed as a result of the PASN translation are referred to as AX-p, STD-p, and LTD-p, respectively.

SASN Translation

In the SASN-translation process, the SASN-d is translated by means of the ASN first table and the ASN second table. The STD field obtained from the ASN-second-table entry is subsequently used to update the secondary-segment-table designation (SSTD) in control register 7. The ATO and ATL fields obtained are used in the SASN authorization, if it occurs.

SASN translation is performed only when SASN-d is not equal to PASN-d. When SASN-d is equal to PASN-d, the SSTD-new is set to the same value as PST-old. When SASN-d is equal to SASH-old, bit 29 (force ASN translation) is zero, and bit 31 (skip SASN authorization) is one, then SASN translation is not performed, and SSTD-old becomes SSTD-new.

The SASN translation follows the normal rules for ASN translation, except that the invalid bits, bit 0 in the ASN-first-table entry and bit 0 in the ASN-second-table entry, when ones, do not result in an ASN-translation exception. When either or both of the invalid bits are ones, condition code 2 is set, and the control registers remain unchanged.

The contents of the STD, ATO, and ATL fields in the ASN-second-table entry which is accessed as a result of the SASN translation are referred to as STD-s, ATO-s, and ATL-s, respectively.

SASN Authorization

SASN authorization is performed when bit 31 of the second-operand address is zero and SASH-d is not equal to PASH-d. When SASH-d is equal to PASH-d or when bit 31 of the second-operand address is one, SASN authorization is not performed.

SASN authorization is performed by using ATO-s, ATL-s, and the intended value for AX-new. When bit 30 of the second-operand address is zero and PASN translation was performed, the intended value for AX-new is AX-p. When bit 30 of that address is zero and PASN translation was not performed, the AX is not changed, and AX-new is the same as AX-old. When bit 30 of that address is one, the intended value for AX-new is AX-d. SASN authorization follows the rules for secondary authorization as described in the section "ASN-Authorization Process" in Chapter 3, "Storage." If the SASH is not authorized (that is, the authority-table length is exceeded, or the selected bit is zero), condition code 2 is set, and none of the control registers are updated.

Control-Register Loading

When the PASN-translation, SASN-translation, and SASN-authorization functions, if called for in the operation, are performed without encountering any exceptions, the operation is completed by replacing the contents of control registers 1, 3, 4, 5, and 7 with the new values, and condition code 0 is set. The control registers are loaded as follows:

The PSW-key-mask and SASH fields in control register 3 are replaced by the PKM-d and SASH-d fields from the first-operand location.

The PASN, bits 16–31 of control register 4, is replaced by the PASN-d field from the first-operand location.

The authorization index, bits 0–15 of control register 4, is replaced as follows:

- When bit 30 of the second-operand address is one, from AX-d.
- When bit 30 of the second-operand address is zero and PASN translation is performed, from AX-p.

Chapter 10. Control Instructions 10-11
• When bit 30 of the second-operand address is zero and PASN translation is not performed, the authorization index is not changed.

The primary-segment-table designation in control register 1 and the linkage-table designation in control register 5 are replaced as follows:

• When PASN translation is performed, the primary-segment-table designation in control register 1 and the linkage-table designation in control register 5 are replaced from the STD-p and LTD-p fields, respectively, which are obtained during PASN translation.

• When PASN translation is not performed, the primary-segment-table-designation and linkage-table-designation fields remain unchanged.

The contents of the secondary-segment-table designation in control register 7 are replaced as follows:

• When SASN-d equals PASN-d, by the new contents of control register 1, the primary-segment-table designation.

• When SASN translation is performed, by the contents of the STD-s.

When SASN-d does not equal PASN-d and SASN translation is not performed, the secondary-segment-table designation remains unchanged.

Other Condition-Code Settings

When PASN translation is called for and cannot be completed because bit 0 is one in either the ASN-first-table or the ASN-second-table entries, condition code 1 is set, and the control registers are not changed.

When (1) PASN translation is called for and completed and (2) either the current space-switch-event-control bit, bit 0 of control register 1 is one or the space-switch-event-control bit in the ASN-second-table entry is one, condition code 3 is set, and the control registers are not changed.

When SASN translation is called for and the translation cannot be completed because bit 0 is one in either the ASN-first-table or ASN-second-table entries, or because SASN authorization is called for and the SASN is not authorized, condition code 2 is set, and the control registers are not changed.

Special Conditions

The instruction can be executed only when the ASN-translation control, bit 12 of control register 14, is one. If the ASN-translation-control bit is zero, a special-operation exception is recognized.

The first operand must be designated on a doubleword boundary; otherwise, a specification exception is recognized.

The operation is suppressed on all addressing and protection exceptions.

The figures "Summary of Actions: LOAD ADDRESS SPACE PARAMETERS" and "Priority of Execution: LOAD ADDRESS SPACE PARAMETERS" summarize the functions of the instruction and the priority of recognition of exceptions and condition codes.

Resulting Condition Code:

0 Translation and authorization complete; parameters loaded
1 Primary ASN not available; parameters not loaded
2 Secondary ASN not available or not authorized; parameters not loaded
3 Space-switch event specified; parameters not loaded

Program Exceptions:

Access (fetch, operand 1)
Addressing (ASN-first-table entry, ASN-second-table entry, authority-table entry)
ASN-translation specification
Privileged operation
Special operation
Specification
1.-6. Exceptions with the same priority as the priority of program-interruption conditions for the general case.

7.A Access exceptions for second and third instruction halfwords.

7.B.1 Privileged-operation exception.

7.B.2 Special-operation exception due to the ASN-translation control, bit 12 of control register 14, being zero.

8. Specification exception.


10. Execution of PASN translation (when performed).

10.1 Addressing exception for access to ASN-first-table entry.

10.2 Condition code 1 due to I bit (bit 0) in ASN-first-table entry being one.

10.3 ASN-translation-specification exception due to invalid ones (bits 28-31) in ASN-first-table entry.

10.4 Addressing exception for access to ASN-second-table entry.

10.5 Condition code 1 due to I bit (bit 0) in ASN-second-table entry being one.

10.6 ASN-translation-specification exception due to invalid ones (bits 30, 31, 60-63) in ASN-second-table entry.

10.7 Condition code 3 due to either the old or new space-switch-event-control bit being one.

11. Execution of SASN translation (when performed).

11.1 Addressing exception for access to ASN-first-table entry.

11.2 Condition code 2 due to I bit (bit 0) in ASN-first-table entry being one.

11.3 ASN-translation-specification exception due to invalid ones (bits 28-31) in ASN-first-table entry.

11.4 Addressing exception for access to ASN-second-table entry.

11.5 Condition code 2 due to I bit (bit 0) in ASN-second-table entry being one.

11.6 ASN-translation-specification exception due to invalid ones (bits 30, 31, 60-63) in ASN-second-table entry.

12. Execution of secondary authorization (when performed).

12.1 Condition code 2 due to authority-table entry being outside table.

12.2 Addressing exception for access to authority-table entry.

12.3 Condition code 2 due to S bit in authority-table entry being zero.

Priority of Execution: LOAD ADDRESS SPACE PARAMETERS
Summary of Actions:  LOAD ADDRESS SPACE PARAMETERS (Part 1 of 2)

<table>
<thead>
<tr>
<th>PASN-old</th>
<th>Second-Operand-Address Bits*</th>
<th>PASN Translation Performed</th>
<th>Result Field</th>
</tr>
</thead>
<tbody>
<tr>
<td>Yes</td>
<td>0</td>
<td>No</td>
<td>PSTD-old AX-old LTD-old PKM-d SASN-d PASN-d</td>
</tr>
<tr>
<td>Yes</td>
<td>0</td>
<td>No</td>
<td>PSTD-old AX-d LTD-old PKM-d SASN-d PASN-d</td>
</tr>
<tr>
<td>Yes</td>
<td>1</td>
<td>Yes</td>
<td>STD-p AX-p LTD-p PKM-d SASN-d PASN-d</td>
</tr>
<tr>
<td>No</td>
<td>-</td>
<td>Yes</td>
<td>STD-p AX-d LTD-p PKM-d SASN-d PASN-d</td>
</tr>
<tr>
<td>No</td>
<td>-</td>
<td>Yes</td>
<td>STD-p AX-d LTD-p PKM-d SASN-d PASN-d</td>
</tr>
</tbody>
</table>

Summary of Actions:  LOAD ADDRESS SPACE PARAMETERS (Part 2 of 2)

<table>
<thead>
<tr>
<th>SASN-old</th>
<th>SASN-d</th>
<th>Second-Operand-Address Bits*</th>
<th>SASN Translation Performed</th>
<th>SASN Authorization Performed#</th>
<th>Result Field</th>
</tr>
</thead>
<tbody>
<tr>
<td>Yes</td>
<td>-</td>
<td>-</td>
<td>No</td>
<td>No</td>
<td>PSTD-new</td>
</tr>
<tr>
<td>No</td>
<td>Yes</td>
<td>0</td>
<td>No</td>
<td>No</td>
<td>SSTD-old</td>
</tr>
<tr>
<td>No</td>
<td>Yes</td>
<td>1</td>
<td>Yes</td>
<td>Yes</td>
<td>STD-s</td>
</tr>
<tr>
<td>No</td>
<td>No</td>
<td>-</td>
<td>Yes</td>
<td>No</td>
<td>STD-s</td>
</tr>
<tr>
<td>No</td>
<td>No</td>
<td>-</td>
<td>Yes</td>
<td>Yes</td>
<td>STD-s</td>
</tr>
</tbody>
</table>

Explanation:
- Action in this case is the same regardless of the outcome of this comparison or of the setting of this bit.

* Second-operand-address bits:
  29 Force ASN translation.
  30 Use AX from first operand.
  31 Skip secondary authority test.

# SASN authorization is performed using ATO-s, ATL-s, and AX-new.

Summary of Actions:  LOAD ADDRESS SPACE PARAMETERS (Part 2 of 2)

Programming Notes

1. Bits 29 and 31 in the second-operand address are intended primarily to provide improved performance for those cases where the associated action is unnecessary.

   When bit 29 is set to zero, the action of the instruction is based on the assumption that the current values for PSTD-old, LTD-old, and AX-old are consistent with PASN-old and that SSTD-old is consistent with SASN-old. When this is not the case, bit 29 should be set to one.

   Bit 31, when one, eliminates the SASN-authorization test. The program may be able to determine in certain cases that the SASN is authorized, either because of prior use or because the AX being loaded is authorized to access all address spaces.

2. The SASN-translation and SASN-authorization steps are not performed when SASN-d is equal to PASN-d. This is consistent with the action in SET SECONDARY ASN to current primary (SSAR-cp), which does not perform the translation or ASN authorization.

3. See the figure "Summary of Abbreviations for LOAD ADDRESS SPACE PARAMETERS" for a listing of abbreviations used in this instruction description.
### Control-Register Number.Bit

<table>
<thead>
<tr>
<th>Abbreviation for</th>
<th>Previous Contents</th>
<th>Subsequent Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0-31</td>
<td>PSTD-old</td>
<td>PSTD-new</td>
</tr>
<tr>
<td>3.0-15</td>
<td>PKM-old</td>
<td>PKM-new</td>
</tr>
<tr>
<td>3.16-31</td>
<td>SASN-old</td>
<td>SASN-new</td>
</tr>
<tr>
<td>4.0-15</td>
<td>AX-old</td>
<td>AX-new</td>
</tr>
<tr>
<td>4.16-31</td>
<td>PASN-old</td>
<td>PASN-new</td>
</tr>
<tr>
<td>5.0-31</td>
<td>LTD-old</td>
<td>LTD-new</td>
</tr>
<tr>
<td>7.0-31</td>
<td>SSTD-old</td>
<td>SSTD-new</td>
</tr>
</tbody>
</table>

### First-Operand Bit Positions

<table>
<thead>
<tr>
<th>Abbreviation</th>
</tr>
</thead>
<tbody>
<tr>
<td>PKM-d</td>
</tr>
<tr>
<td>SASN-d</td>
</tr>
<tr>
<td>AX-d</td>
</tr>
<tr>
<td>PASN-d</td>
</tr>
</tbody>
</table>

### Field in ASN-Second-Table Entry

<table>
<thead>
<tr>
<th>Abbreviation Used for the Field When Accessed as Part of</th>
</tr>
</thead>
<tbody>
<tr>
<td>PASN Translation</td>
</tr>
<tr>
<td>------------------</td>
</tr>
<tr>
<td>1-29</td>
</tr>
<tr>
<td>32-47</td>
</tr>
<tr>
<td>48-59</td>
</tr>
<tr>
<td>64-95</td>
</tr>
<tr>
<td>96-127</td>
</tr>
</tbody>
</table>

**Explanation:**
- The field is not used in this case.

**Summary of Abbreviations for LOAD ADDRESS SPACE PARAMETERS**
Fetch op-1 doubleword

PASN-d = PASN-old AND Op-2-addr bit 29 = 0

PASN translation

ASN available

Either old or new space-switch-event-control bit = 1

1 → Cond Code

Yes

SASN-d = PASN-d

No

SASN translation

ASN available

2 → Cond Code

Yes

SASN-d = SASN-old AND Op-2-addr bit 29 = 0 AND Op-2-addr bit 31 = 1

Yes

PSTD-old → PSTD-tmp
LTD-old → LTD-tmp
AX-old → AX-tmp

PSTD-tmp → SSTD-tmp

SSTD-old → SSTD-tmp

STD-s → SSTD-tmp

No

Op-2-addr bit 30 = 1

AX-d → AX-new
AX-tmp → AX-new

PKM-d → PKM-new
SASN-d → SASN-new
PASH-d → PASH-new

0 → Cond Code

Execution of LOAD ADDRESS SPACE PARAMETERS
LOAD CONTROL

LCTL R1, R3, D2(B2) [RS]

<table>
<thead>
<tr>
<th>'B7'</th>
<th>R1</th>
<th>R3</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

The set of control registers starting with control register R1 and ending with control register R3 is loaded from the locations designated by the second-operand address.

The storage area from which the contents of the control registers are obtained starts at the location designated by the second-operand address and continues through as many storage words as the number of control registers specified. The control registers are loaded in ascending order of their register numbers, starting with control register R1, and continuing up to and including control register R3, with control register 0 following control register 15. The second operand remains unchanged.

Special Conditions

The second operand must be designated on a word boundary; otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.

Program Exceptions:

Access (fetch, operand 2)
Privileged operation
Specification

Programming Notes

1. To ensure that existing programs operate correctly, if and when new facilities using additional control-register positions are defined, only zeros should be loaded in unassigned control-register positions.

2. Loading of control registers on some models may require a significant amount of time. This is particularly true for changes in significant parameters.

For example, the TLB may be cleared of entries as a result of changing or enabling the program-event-recording parameters in control registers 9-11. Where possible, the program should avoid unnecessary loading of control registers.

In loading control registers 9-11, most models attempt to optimize for the case when the bits of control register 9 are zeros.

As another example, the translation format, bits 8-12 of control register 0, is initialized to all zeros by initial CPU reset. An all-zero value is an invalid translation format, and, on some models, results in purging the TLB even though DAT may be off. Thus, the program should avoid loading invalid values for this field.

LOAD PSW

LPsw D2(B2) [S]

<table>
<thead>
<tr>
<th>'82'</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>16</td>
</tr>
</tbody>
</table>

The current PSW is replaced by the contents of the doubleword at the location designated by the second-operand address.

Bits 8-15 of the instruction are ignored.

A serialization and checkpoint-synchronization function is performed before or after the operand is fetched and again after the operation is completed.

Special Conditions

The operand must be designated on a doubleword boundary; otherwise, a specification exception is recognized.

The value which is to be loaded by the instruction is not checked for validity before it is loaded. However, immediately after loading, a specification exception is recognized and a program interruption occurs when any of the following is true for the newly loaded PSW:

1. A one is introduced into an unassigned bit position of the PSW (that is, any of bit positions 0, 2-4, 17, or 24-31).
2. A zero is introduced into bit position 32 of the PSW, but bits 33-39 are not all zeros.
3. A zero is introduced into bit position 12 of the PSW.

In these cases, the operation is completed, and the resulting instruction-length code is zero.

Chapter 10. Control Instructions 10-17
The test for a specification exception after the PSW is loaded is described in the section "Early Exception Recognition" in Chapter 6, Interruptions." It may be considered as occurring early in the process of preparing to execute the subsequent instruction.

The operation is suppressed on all addressing and protection exceptions.

**Condition Code:** The code is set as specified in the new PSW loaded.

**Program Exceptions:**

Access (fetch, operand 2)
Privileged operation
Specification

LOAD REAL ADDRESS
LRA R1, D2(X2, B2) [RX]

<table>
<thead>
<tr>
<th>'B1'</th>
<th>R1</th>
<th>X2</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>12</td>
<td>16</td>
<td>20</td>
<td>31</td>
</tr>
</tbody>
</table>

The real address corresponding to the second-operand virtual address is placed in general register R1.

The virtual address specified by the X2, B2, and D2 fields is translated by means of the dynamic-address-translation facility, regardless of whether DAT is on or off.

The translation is performed by using the contents of control register 1 as a segment-table designation when bit 16 of the current PSW is zero or the contents of control register 7 as a segment-table designation when bit 16 of the current PSW is one.

The translation is performed without the use of the translation-lookaside buffer (TLB). A zero is appended on the left of the resultant 31-bit real address to produce a 32-bit result, which is then placed in general register R1. The translated address is not inspected for boundary alignment or for addressing or protection exceptions.

The virtual-address computation is performed according to the current addressing mode, specified by bit 32 of the current PSW.

The addresses of the segment-table entry and page-table entry are treated as 31-bit addresses, regardless of the current addressing mode specified by bit 32 of the current PSW. It is unpredictable whether the addresses of these entries are treated as real or absolute addresses.

Condition code 0 is set when translation can be completed, that is, when the entry in each table lies within the specified table length and its I bit is zero.

When the I bit in the segment-table entry is one, condition code 1 is set, and the real address of the segment-table entry is placed in general register R1. When the I bit in the page-table entry is one, condition code 2 is set, and the real address of the page-table entry is placed in general register R1. When either the segment-table entry or the page-table entry is outside the table, condition code 3 is set, and general register R1 contains the real address of the entry that would have been fetched if the length violation had not occurred. In all these cases, a zero is appended on the left of the resultant 31-bit real address to produce a 32-bit result, and the 32-bit result is placed in the register.

**Special Conditions**

A translation-specification exception is recognized when bits 8-12 of control register 0 contain an invalid code, or the segment-table entry or page-table entry has the I bit with a value of zero and has a format error.

A carry into bit position 0 as a result of the addition done to compute the address of either the segment-table entry or the page-table entry may be ignored or may result in an addressing exception.

The operation is suppressed on all addressing exceptions.

**Resulting Condition Code:**

<table>
<thead>
<tr>
<th></th>
<th>Translation available</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Segment-table entry invalid (I bit is one)</td>
</tr>
<tr>
<td>2</td>
<td>Page-table entry invalid (I bit is one)</td>
</tr>
<tr>
<td>3</td>
<td>Segment- or page-table length exceeded</td>
</tr>
</tbody>
</table>

**Program Exceptions:**

Addressing (segment-table entry or page-table entry)
Privileged operation
Translation specification

**Programming Note**

Caution must be exercised in the use of LOAD REAL ADDRESS in a multiprocessing configuration. Since INVALIDATE PAGE
TABLE ENTRY may set the I bit in storage to one before causing the corresponding entries in TLBs of other CPUs to be cleared; the simultaneous execution of LOAD REAL ADDRESS on this CPU and INVALIDATE PAGE TABLE ENTRY on another CPU may produce inconsistent results. Because LOAD REAL ADDRESS accesses the tables in storage, the page-table entry may appear to be invalid (condition code 2) even though the corresponding TLB entry has not yet been cleared, and the TLB entry may remain in the TLB until the completion of INVALIDATE PAGE TABLE ENTRY on the other CPU. There is no guaranteed limit to the number of instructions which may occur between the completion of LOAD REAL ADDRESS and the TLB being cleared of the entry.

MOVE TO PRIMARY

MVCP D1(R1, B1), D2(B2), R3 [SS]

The first operand is replaced by the second operand. One operand is in the primary address space, and the other is in the secondary address space. The accesses to the operand in the primary space are performed by using the PSW key; the accesses to the operand in the secondary space are performed by using the key specified by the third operand.

The addresses of the first and second operands are virtual, one operand address being translated by means of the primary segment-table designation and the other by means of the secondary segment-table designation. Operand-address translation is performed by ignoring the state of the address-space-control bit in the current PSW.

For MOVE TO PRIMARY, movement is to the primary space from the secondary space. The first-operand address is translated by using the secondary segment table, and the second-operand address is translated by using the primary segment table.

Bit positions 24-27 of general register R3 are used as the secondary-space access key. Bit positions 0-23 and 28-31 of the register are ignored.

The contents of general register R3 are a 32-bit unsigned value called the true length.

The contents of the general registers just described are as follows:

\[
\begin{array}{c}
R1 & \text{True Length} \\
0 & 31 \\
\end{array}
\]

\[
\begin{array}{c}
R3 & \text{Key} \\
\hline
0 & 24 28 31 \\
\end{array}
\]

The first and second operands are the same length, called the effective length. The effective length is equal to the true length, or 256, whichever is less. Access exceptions for the first and second operands are recognized only for that portion of the operand within the effective length. When the effective length is zero, no access exceptions are recognized for the first and second operands, and no movement takes place.

Each storage operand is processed left to right. The storage-operand-consistency rules are the same as for MOVE (MVC), except that when the operands overlap in real storage, the use of the common real-storage locations is not necessarily recognized.

As part of the execution of the instruction, the value of the true length is used to set the condition code. If the true length is 256 or less, including zero, the true length and effective length are equal, and condition code 0 is set. If the true length is greater than 256, the effective length is 256, and condition code 3 is set.

For both MOVE TO PRIMARY and MOVE TO SECONDARY, a serialization and check-point-synchronization function is performed before the operation begins and again after the operation is completed.

Special Conditions

For MOVE TO PRIMARY, movement is to the primary space from the secondary space. The first-operand address is translated by using the secondary segment table, and the second-operand address is translated by using the primary segment table.

For MOVE TO SECONDARY, movement is to the secondary space from the primary space. The first-operand address is translated by using the secondary segment table, and the second-operand address is translated by using the primary segment table.

Since the secondary space is accessed, the operation is performed only when the

Chapter 10. Control Instructions 10-19
secondary-space control, bit 5 of control register 0, is one and DAT is on. When either the secondary-space control is zero or DAT is off, a special-operation exception is recognized. The special-operation exception is recognized in both the problem and supervisor states.

In the problem state, the operation is performed only if the secondary-space access key is valid, that is, if the corresponding PSW-key-mask bit in control register 3 is one. Otherwise, a privileged-operation exception is recognized. In the supervisor state, any value for the secondary-space access key is valid.

The priority of the recognition of exceptions and condition codes is shown in the figure "Priority of Execution: MOVE TO PRIMARY and MOVE TO SECONDARY."

Resulting Condition Code:

<p>| | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

0 True length less than or equal to 256
1 --
2 True length greater than 256

Program Exceptions:

Access (fetch, primary virtual address, operand 2, MVCS; fetch, secondary virtual address, operand 2, MVCP; store, secondary virtual address, operand 1, MVCS; store, primary virtual address, operand 1, MVCP)
Privileged operation (selected PSW-key-mask bit is zero in the problem state)
Special operation

1.-6. Exceptions with the same priority as the priority of program-interruption conditions for the general case.

7.A Access exceptions for second and third instruction half-words.

7.B Special-operation exception due to the secondary-space control, bit 5 of control register 0, being zero or to DAT being off.

8. Privileged-operation exception due to selected PSW-key-mask bit being zero in the problem state.

9. Completion due to length zero.

10. Access exceptions for operands.

Priority of Execution: MOVE TO PRIMARY and MOVE TO SECONDARY

Programming Notes

1. MOVE TO PRIMARY and MOVE TO SECONDARY can be used in a loop to move a variable number of bytes of any length. See the programming note under MOVE WITH KEY.

2. MOVE TO PRIMARY and MOVE TO SECONDARY should be used only when movement is between different address spaces. The performance of these instructions on most models may be significantly slower than MOVE WITH KEY, MOVE (MVC), or MOVE LONG. In addition, the definition of overlapping operands for MOVE TO PRIMARY and MOVE TO SECONDARY is not compatible with the more precise definitions for MOVE (MVC), MOVE WITH KEY, or MOVE LONG.

MOVE WITH KEY

MVCK D1(R1,B1), D2(B2), R3 [SS]

<table>
<thead>
<tr>
<th>'D9'</th>
<th>R1</th>
<th>R3</th>
<th>B1</th>
<th>D1</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
<td>32</td>
<td>36</td>
</tr>
<tr>
<td></td>
<td>36</td>
<td>47</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The first operand is replaced by the second operand. The fetch accesses to the second-operand location are performed by using the key specified in the third operand, and the store accesses to the first-operand location are performed by using the PSW key.

Bit positions 24-27 of general register R3 are used as the source access key. Bit positions 0-23 and 28-31 of the register are ignored.

The contents of general register R3 are a 32-bit unsigned value called the true length.

The contents of the general registers just described are as follows:

R1

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>31</td>
</tr>
</tbody>
</table>

R3

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>24</td>
<td>28</td>
<td>31</td>
</tr>
</tbody>
</table>

The first and second operands are the same length, called the effective length. The effective length is equal
to the true length, or 256, whichever is less. Access exceptions for the first and second operands are recognized only for that portion of the operand within the effective length. When the effective length is zero, no access exceptions are recognized for the first and second operands, and no movement takes place.

Each storage operand is processed left to right. When the storage operands overlap, the result is obtained as if the operands were processed one byte at a time and each result byte were stored immediately after the necessary operand byte was fetched. The storage-operand-consistency rules are the same as for the MOVE (MVC) instruction.

As part of the execution of the instruction, the value of the true length is used to set the condition code. If the true length is 256 or less, including zero, the true length and effective length are equal, and condition code 0 is set. If the true length is greater than 256, the effective length is 256, and condition code 3 is set.

Special Conditions

In the problem state, the operation is performed only if the source access key is valid, that is, if the corresponding PSW-key-mask bit in control register 3 is one. Otherwise, a privileged-operation exception is recognized. In the supervisor state, any value for the source access key is valid.

The priority of the recognition of exceptions and condition codes is shown in the figure "Priority of Execution: MOVE WITH KEY Instruction."

Resulting Condition Code:

- 0 True length less than or equal to 256
- 1 --
- 2 --
- 3 True length greater than 256

Program Exceptions:

- Access (fetch, operand 2; store, operand 1)
- Privileged operation (selected PSW-key-mask bit is zero in the problem state)

1.-6. Exceptions with the same priority as the priority of program-interruption conditions for the general case.
7.A Access exceptions for second and third instruction half-words.
8. Privileged-operation exception due to selected PSW-key-mask bit being zero in the problem state.
9. Completion due to length zero.
10. Access exceptions for operands.

Priority of Execution: MOVE WITH KEY

Programming Notes

1. MOVE WITH KEY can be used in a loop to move a variable number of bytes of any length, as follows:

```
LA RW,256
LOOP MVCK D,(R,B1),D,(B2),R3
BC 8,END
AR B1,RW
AR B2,RW
SR R,RW
B LOOP
END
```

2. The performance of MOVE WITH KEY on most models may be significantly slower than that of the MOVE (MVC) and MOVE LONG instructions. Therefore, MOVE WITH KEY should not be used if the key of the source and the target are the same.

PROGRAM CALL

```
PC D,(B2) [S]

'B218' B2 D2
```

A two-level lookup is performed to locate an entry-table entry (ETE). The ETE contains an authorization-key mask; an ASN; an entry parameter, which is loaded into general register 4; and information to update the PSW-key mask in control register 3 and to replace the problem-state bit, addressing bit, and instruction address in the PSW. The original contents of the control-register and the PSW fields are saved in general registers 3 and 14.

Chapter 10. Control Instructions 10-21
The ETE also causes a space-switching operation to occur if it specifies a nonzero ASN. When the ETE specifies a zero ASN, the operation is called PROGRAM CALL to current primary (PC-cp); when the ETE specifies a nonzero ASN, the operation is called PROGRAM CALL with space switching (PC-ss). When space switching is specified, the new PASN is loaded into control register 4 from the ETE and is used in a two-level lookup to locate an ASN-second-table entry (ASTE). From this ASTE, a new PSTD, AX, and LTD are loaded into control registers 1, 4, and 5, respectively, and the previous PASN is saved in general register 3.

PROGRAM CALL PC-Number Translation

The second-operand address is not used to address data; instead, the rightmost 20 bits of the address are used as a program-call number and have the following format:

Second-Operand Address

<table>
<thead>
<tr>
<th>Program-Call Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
</tr>
<tr>
<td>12</td>
</tr>
<tr>
<td>24</td>
</tr>
<tr>
<td>31</td>
</tr>
</tbody>
</table>

Linkage Index (LX): Bits 12-23 of the second-operand address are the linkage index and are used to select an entry from the linkage table designated by the linkage-table designation in control register 5.

Entry Index (EX): Bits 24-31 of the second-operand address are the entry index and are used to select an entry from the entry table designated by the linkage-table entry.

Bits 0-11 of the second-operand address are ignored.

The linkage-table and entry-table lookup process is depicted in part 1 of the figure "Execution of PROGRAM CALL." The detailed definition for this table-lookup process is in the section "PC-Number Translation" in Chapter 5, "Program Execution." The entry-table entry has the following format:

\[
\begin{array}{c|c|c|c|c}
  & \text{AKM} & \text{ASN} & \text{A} & \text{IA} \\
\hline
0 & 16 & 32 & 63 & \\
\end{array}
\]

\[
\begin{array}{c|c|c|c|c|c}
  & \text{PARM} & \text{EKM} & & & \\
\hline
64 & 96 & 112 & 127 & & \\
\end{array}
\]

When bit 32 of the ETE is zero (24-bit addressing mode), then bits 33-39 of the ETE must be zeros; otherwise, a PC-translation-specification exception is recognized.

After the entry-table entry has been fetched, if the current PSW specifies the problem state, the current PSW-key mask in control register 3 is tested against the AKM field in the entry-table entry to determine whether the program is authorized to access this entry. The AKM and PSW-key mask are ANDed, and if the result is zero, a privileged-operation exception is recognized. When PROGRAM CALL is executed in the supervisor state, the AKM field is ignored.

If the result of the AND of the AKM and the PSW-key mask is not zero, or if the CPU is in the supervisor state, the execution of the instruction continues.

The PSW-key mask, bits 0-15 of control register 3, is placed in bit positions 0-15 of general register 3, and the current PASN, bits 16-31 of control register 4, is placed in bit positions 16-31 of control register 3.

The current PSTD, bits 0-31 of control register 1, is placed in control register 7 to become the current SSTD.

The current PASN, bits 16-31 of control register 4, is placed in bit positions 16-31 of control register 3 to become the current SASH.

The current PSTD, bits 0-31 of control register 1, is placed in control register 7 to become the current SSTD.

The current PASN, bits 16-31 of control register 4, is placed in bit positions 16-31 of control register 3 to become the current SASH.

Bits 32-62 of the current PSW (the addressing bit and the updated instruction address) are placed in bit positions 0-30 of general register 14. Bit 15 of the PSW (the problem-state bit) is placed in bit position 31 of general register 14.

Bits 32-62 of the ETE, with a zero appended on the right, are placed in PSW bit positions 32-63 (the addressing bit and the instruction address). Bit 63 of the ETE is placed in PSW bit position 15 (the problem-state bit).

Bits 64-95 of the ETE (the entry parameter) are loaded into general register 4.

Bits 96-111 of the ETE (the EKM) are ORed with the PSW-key mask, bits 0-15 of control register 3, and the result replaces the PSW-key mask in control register 3.
PROGRAM CALL to Current Primary (PC-cp)

If bits 16-31 of the ETE (the ASN) are zeros, a PROGRAM CALL to current primary (PC-cp) is specified, and the operation is completed after performing those actions as described above.

The PC-cp operation is depicted in parts 1 and 2 of the figure "Execution of PROGRAM CALL."

PROGRAM CALL with Space Switching (PC-ss)

If the ASN in the ETE is nonzero, a PROGRAM CALL with space switching (PC-ss) instruction is specified, and the ASN is translated by means of a two-level table lookup.

The PC-ss operation is depicted in parts 1, 2 and 3 of the figure "Execution of PROGRAM CALL." The PC-ss operation is completed as follows:

Bits 16-25 of the ETE are used as a 10-bit AFX to index into the ASN first table, and bits 26-31 are used as a six-bit ASX to index into the ASN second table specified by the AFX. The ASN table-lookup process is described in the section "ASN Translation" in Chapter 3, "Storage." The exceptions associated with ASN translation are collectively called ASN-translation exceptions. These exceptions and their priority are described in Chapter 6, "Interruptions."

Bits 16-31 of the entry-table entry are placed in bit positions 16-31 of control register 4 as the new PASN.

Bits 64-95 of the ASN-second-table entry (the STD) are loaded into control register 1 as the new PSTD.

Bits 32-47 of the ASN-second-table entry (the AX) are loaded into bit positions 0-15 of control register 4 as the new authorization index.

Bits 96-127 of the ASN-second-table entry (the LTD) are loaded into control register 5 as the new linkage-table designation.

For both the PC-cp and PC-ss operations, a serialization and checkpoint-synchroization function is performed before the operation begins and again after the operation is completed.

Special Conditions

The instruction can be executed only when the CPU is in primary-space mode and the subsystem-linkage control, bit 0 of control register 5, is one. If the CPU is in real mode or secondary-space mode, or if the subsystem-linkage control is zero, a special-operation exception is recognized. In addition, the PC-ss instruction can be executed only when the ASN-translation control, bit 12 of control register 14, is one. If PC-ss is attempted with the ASN-translation control zero, a special-operation exception is recognized. The special-operation exception is recognized in both the problem and supervisor states.

When, for PC-ss, the space-switch-event-control bit, bit 0 of control register 1, is one either before or after the execution of the instruction, a space-switch-event program interruption occurs after the operation is completed. A space-switch-event program interruption also occurs after the completion of a PC-ss operation if a PER event is reported.

The operation is suppressed on all addressing exceptions.

The priority of recognition of program exceptions for the instruction is shown in the figure "Priority of Execution: PROGRAM CALL."

Condition Code: The code remains unchanged.

Program Exceptions:

- Addressing (linkage-table entry or entry-table entry)
- ASN translation (PC-ss only)
- EX translation
- LX translation
- PC-translation specification
- Privileged operation (AND of AKM and PSW-key mask is zero in the problem state)
- Space-switch event (PC-ss only)
- Special operation
- Trace
1.-6. Exceptions with the same priority as the priority of program-interruption conditions for the general case.


7.B Special-operation exception due to DAT being off, the CPU being in secondary-space mode, or the subsystem-linkage-control bit in control register 5 being zero.

8.A Trace exceptions.

8.B.1 LX-translation exception due to linkage-table entry being outside table.

8.B.2 Addressing exception for access to linkage-table entry.

8.B.3 LX-translation exception due to I bit (bit 0) in linkage-table entry being one.

8.B.4 EX-translation exception due to entry-table entry being outside table.

8.B.5 Addressing exception for access to entry-table entry.

8.B.6 PC-translation-specification exception due to invalid combination (bit 32 is zero and bits 33-39 not zeros) in entry-table entry.

8.B.7 Privileged-operation exception due to a zero result from ANDing PSW-key mask and AKM in the problem state.

8.B.8 Special-operation exception due to the ASN-translation control, bit 12 of control register 14, being zero (PC-ss only).

8.B.9 ASN-translation exceptions (PC-ss only).

9. Space-switch event (PC-ss only).

Priority of Execution: PROGRAM CALL
Execution of PROGRAM CALL (Part 1 of 3): PC-Number Translation
Execution of PROGRAM CALL (Part 2 of 3): PC-cp and PC-ss
Entry-Table Entry

<table>
<thead>
<tr>
<th>AKM</th>
<th>ASN</th>
<th>A</th>
<th>IA</th>
<th>P</th>
<th>PARM</th>
<th>EKM</th>
<th>~~~~</th>
</tr>
</thead>
</table>

CR14  
T AFTO  
(x4096)  

AFX ASX  
(x4)  
(x16)

ASN First Table

<table>
<thead>
<tr>
<th>R</th>
<th>ASTO</th>
<th>O</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>(x16)</td>
</tr>
</tbody>
</table>

ASN Second Table

<table>
<thead>
<tr>
<th>R</th>
<th>ATO</th>
<th>AX</th>
<th>ATL</th>
<th>STD</th>
<th>LTD</th>
</tr>
</thead>
</table>

CR1 after  
PSTD

CR4 after  
AX  
PASN

CR5 after  
LTD

R: Address is real

Execution of PROGRAM CALL (Part 3 of 3): ASN Translation for PC-ss

Chapter 10. Control Instructions 10-27
PROGRAM TRANSFER

PT  R1 R2 [RE]

\[ \begin{array}{c|c|c}
\text{Hex} & \text{Octal} & \text{Dec} \\
\hline
\text{B228} & 16242831 & 446682870 \\
\end{array} \]

The contents of general register R1 are used as the new values for the PSW-key mask, the PASN, and the SASN. The contents of general register R2 are used as the new values for the problem-state bit, addressing-mode bit, and instruction address in the current PSW.

Bits 16-23 of the instruction are ignored.

General registers R1 and R2 have the following format:

\[ \begin{array}{c|c}
R1 & \text{PSW-Key Mask} \\
0 & 16 \text{ ASN} \\
\end{array} \]

When the contents of bit positions 16-31 of general register R1 are equal to the current PASN, the operation is called PROGRAM TRANSFER to current primary (PT-cp); when the fields are not equal, the operation is called PROGRAM TRANSFER with space switching (PT-ss).

The contents of general register R2 are used to update the problem-state bit, the addressing-mode bit, and the instruction address of the current PSW. Bit 31 of general register R2 is placed in the problem-state bit position, PSW bit position 15, unless the operation would cause PSW bit 15 to change from one to zero (problem state to supervisor state). If such a change would occur, a privileged-operation exception is recognized. Bits 0-30 of general register R2 replace the addressing-mode bit and the instruction address, bits 32-62 of the current PSW. Bit 63 of the PSW is set to zero.

Bits 0-15 of general register R1 are ANDed with the PSW-key mask, bits 0-15 of control register 3, and the result replaces the contents of the PSW-key mask.

In both the PT-ss and PT-cp instructions, the ASN specified by bits 16-31 of general register R1 replaces the SASN in control register 3, and the SSTD in control register 7 is replaced by the final contents of control register 1.

PROGRAM TRANSFER to Current Primary (PT-cp)

The PROGRAM TRANSFER to current primary (PT-cp) operation is depicted in part 1 of the figure "Execution of PROGRAM TRANSFER." On a PT-cp operation, the operation is completed when the common portion of the PROGRAM TRANSFER operation, described above, is completed. The authorization index, PASN, primary STD, and linkage-table designation are not changed by PT-cp.

PROGRAM TRANSFER with Space Switching (PT-ss)

If the ASN in bits 16-31 of general register R1 is not equal to the current PASN, a PROGRAM TRANSFER with space switching (PT-ss) is specified, and the ASN is translated by means of a two-level table lookup.

The PT-ss operation is depicted in parts 1 and 2 of the figure "Execution of PROGRAM TRANSFER." The PT-ss operation is completed as follows:

For a PT-ss, the contents of bit positions 16-31 of general register R1 are used as an ASN, which is translated by means of a two-level table lookup.

Bits 16-25 of general register R1 are a 10-bit AFX which is used to select an entry from the ASN first table. Bits 26-31 are a six-bit ASX which is used to select an entry from the ASN second table. The ASN table-lookup process is described in the section "ASN Translation" in Chapter 3, "Storage." The exceptions associated with ASN translation are collectively called "ASN-translation exceptions." These exceptions and their priority are described in Chapter 6, "Interruptions."

The authority-table origin from the ASN-second-table entry is used as the base for a third table lookup. The current authorization index, bits 0-15 of control register 4, is used, after it has been checked against the authority-table length, as the index to locate the entry in the authority table. The authority-table lookup is described in the section "ASN Authorization" in Chapter 3, "Storage."

The PT-ss operation is completed by placing bits 64-95 of the ASN-second-table entry in both the PSTD and SSTD, bit positions 0-31 of control registers 1 and 7, respectively. The contents of bit positions 32-47 of the ASN-second-table entry are placed in the authoriza-
tion index, bit positions 0-15 of control register 4. The contents of bit positions 96-127 of the ASN-second-table entry are placed in the LTD, bit positions 0-31 of control register 5. The ASN, bits 16-31 of general register $R_n$, is placed in the SASN and PASN, bit positions 16-31 of control registers 3 and 4.

For both the PT-cp and PT-ss operations, a serialization and checkpoint-synchronization function is performed before the operation begins and again after the operation is completed.

Special Conditions

The instruction can be executed only when the CPU is in primary-space mode and the subsystem-linkage control, bit 0 of control register 5, is one. If the CPU is in real mode or secondary-space mode, or if the subsystem-linkage control is zero, a special-operation exception is recognized. In addition, the PT-ss instruction can be executed only when the ASN-translation control, bit 12 of control register 14, is one. If PT-ss is attempted with the ASN-translation control zero, a special-operation exception is recognized. The special-operation exception is recognized in both the problem and supervisor states.

Bit 31 of general register $R_2$ is placed in the problem-state bit position, PSW bit position 15, unless the operation would cause PSW bit 15 to change from one to zero (problem state to supervisor state). If such a change would occur, a privileged-operation exception is recognized.

The instruction is completed only if bits 0-7 of general register $R_2$ specify a valid combination for PSW bits 32-39. If bit 0 of general register $R_2$ is zero and bits 1-7 are not zeros, a specification exception is recognized.

When, for PT-ss, the space-switch-event-control bit, bit 0 of control register 1, is one either before or after the execution of the instruction, a space-switch-event program interruption occurs after the operation is completed. A space-switch-event program interruption also occurs after the completion of a PT-ss operation if a PER event is reported.

The operation is suppressed on all addressing exceptions.

The priority of recognition of program exceptions for the instruction is shown in the figure "Priority of Execution: PROGRAM TRANSFER."

Condition Code: The code remains unchanged.

Program Exceptions:

Addressing (authority-table entry, PT-ss only)
ASN translation (PT-ss only)
Primary authority (PT-ss only)
Privileged operation (attempt to set the supervisor state when in the problem state)
Space-switch event (PT-ss only)
Special operation
Specification
Trace
1.-6. Exceptions with the same priority as the priority of program-interruption conditions for the general case.


7.B Special-operation exception due to DAT being off, the CPU being in secondary-space mode, or the subsystem-linkage-control bit in control register 5 being zero.

8.A Trace exceptions.

8.B.1 Privileged-operation exception due to attempt to set the supervisor state when in the problem state.

8.B.2 Specification exception due to a value of zero in bit 0 and a nonzero value in bits 1-7 of general register \( R_2 \).

8.B.3 Special-operation exception due to the ASN-translation control, bit 12 of control register 14, being zero (PT-ss only).

8.B.4 ASN-translation exceptions (PT-ss only).

8.B.5 Primary-authority exception due to authority-table entry being outside table (PT-ss only).

8.B.6 Addressing exception for access to authority-table entry (PT-ss only).

8.B.7 Primary-authority exception due to P bit in authority-table entry being zero (PT-ss only).

9. Space-switch event (PT-ss only).

**Priority of Execution:** PROGRAM TRANSFER

**Programming Notes**

1. The operation of PROGRAM TRANSFER (PT) is such that it may be used to restore the CPU to the state saved by a previous PROGRAM CALL. This restoration is accomplished by issuing PT 3,14. Though general registers 3 and 14 are not restored to their original values, the PASN, PSW-key mask, problem-state bit, addressing mode, and instruction address are restored, and the authorization index, PSTD, and LTD are made consistent with the restored PASN.

2. With proper authority, and while executing in a common area, PROGRAM TRANSFER may be used to change the primary address space to any desired space. The secondary address space is also changed to be the same as the new primary address space.

3. Unlike the RR-format branch instructions, a value of zero in the \( R_2 \) field for PROGRAM TRANSFER designates general register 0, and branching occurs.
Execution of PROGRAM TRANSFER (Part 1 of 2): PT-cp and PT-ss
Primary-authority exception if P bit is zero or if table length is exceeded

R: Address is real

Execution of PROGRAM TRANSFER (Part 2 of 2): PT-ss
The translation-lookaside buffer (TLB) of this CPU is cleared of entries. No change is made to the contents of addressable storage or registers.

Bits 16-31 of the instruction are ignored.

The TLB appears cleared of its original contents beginning with the fetching of the next sequential instruction. The operation is not signaled to any other CPU.

A serialization function is performed.

**Condition Code:** The code remains unchanged.

**Program Exceptions:**
- Privileged operation

---

**RESET REFERENCE BIT EXTENDED**

**RRBE** \(R_1, R_2\)  \([\text{RRE}]\)

The reference bit in the storage key for the 4K-byte block that is addressed by the contents of general register \(R_2\) is set to zero. The contents of general register \(R_1\) are ignored.

Bits 16-23 of the instruction are ignored.

In the 24-bit addressing mode, bits 8-19 of general register \(R_2\) designate a 4K-byte block in real storage, and bits 0-7 and 20-31 of the register are ignored. In the 31-bit addressing mode, bits 1-19 of general register \(R_2\) designate a 4K-byte block in real storage, and bits 0 and 20-31 of the register are ignored.

Because it is a real address, the address designating the storage block is not subject to dynamic address translation. The reference to the storage key is not subject to a protection exception.

---

**SET ADDRESS SPACE CONTROL**

**SAC** \(D_2(B_3)\)  \([S]\)

Bits 20-23 of the second-operand address are used as a code to set the address-space-control bit in the PSW. The second-operand address is not used to address data; instead, bits 20-23 form the code. Bits 0-19 and 24-31 of the second-operand address are ignored. Bits 20-22 of the second-operand address must be zeros; otherwise, a specification exception is recognized.

The following figure summarizes the operation of SET ADDRESS SPACE CONTROL:

---

Chapter 10. Control Instructions 10-33
Special Conditions

The operation is performed only when the secondary-space control, bit 5 of control register 0, is one and DAT is on. When either the secondary-space control is zero or DAT is off, a special-operation exception is recognized. The special-operation exception is recognized in both the problem and supervisor states.

The priority of recognition of program exceptions for the instruction is shown in the figure "Priority of Execution: SET ADDRESS SPACE CONTROL."

Condition Code: The code remains unchanged.

Program Exceptions:

Special operation
Specification

1-6. Exceptions with the same priority as the priority of program-interruption conditions for the general case.


7.B Special-operation exception due to DAT being off or the secondary-space control, bit 5 of control register 0, being zero.

8. Specification exception due to nonzero value in bits 20-22 of the second-operand address.

Priority of Execution: SET ADDRESS SPACE CONTROL

Programming Notes

1. SET ADDRESS SPACE CONTROL is defined in such a way that the mode to be set can be placed directly in the displacement field of the instruction or can be specified from the same bit positions of a general register as saved by INSERT ADDRESS SPACE CONTROL.

2. Predictable program operation is ensured in secondary mode only when the instructions are fetched from virtual-address locations which translate to the same real address by means of both the primary and secondary segment tables. Thus, a program should not enter secondary-space mode if it is not aware of the virtual-to-real mapping in both the primary and secondary spaces.

SET CLOCK

SCK \( D_2(B_2) \) \([S]\)

<table>
<thead>
<tr>
<th>'B204'</th>
<th>B_2</th>
<th>D_2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

The current value of the TOD clock is replaced by the contents of the doubleword designated by the second-operand address, and the clock enters the stopped state.

The doubleword operand replaces the contents of the clock, as determined by the resolution of the clock. Only those bits of the operand are set in the clock that correspond to the bit positions which are updated by the clock; the contents of the remaining rightmost bit positions of the operand are ignored and are not preserved in the clock. In some models, starting at or to the right of bit position 52, the rightmost bits of the second operand are ignored, and the corresponding positions of the clock which are implemented are set to zeros.

After the clock value is set, the clock enters the stopped state. The clock leaves the stopped state to enter the set state and resume incrementing under control of the TOD-clock-sync control (bit 2 of control register 0). When the bit is zero, the clock enters the set state at the completion of the instruction. When the bit is one, the clock remains in the stopped state either until the bit is set to zero or until any other running TOD clock in the configuration is incremented to a value of all zeros in bit positions 32-63.

When the TOD clock is shared by another CPU, the clock remains in the stopped state under control of the TOD-clock-sync control bit of the CPU which set the clock. If, while the clock is stopped, it is set by another CPU, then the clock comes under control of the TOD-clock-sync control bit of the CPU which last set the clock.

The value of the clock is changed and the clock is placed in the stopped state only if the manual TOD-clock control of any CPU in the configuration is set to the enable-set position. If the TOD-clock control is set to the secure position, the value and the state of the clock are not changed. The two results are distinguished by condition codes 0 and 1, respectively.
When the clock is not operational, the value and state of the clock are not changed, regardless of the setting of the TOD-clock control, and condition code 3 is set.

**Special Conditions**

The operand must be designated on a doubleword boundary; otherwise, a specification exception is recognized.

**Resulting Condition Code:**

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Clock value set</td>
</tr>
<tr>
<td>1</td>
<td>Clock value secure</td>
</tr>
<tr>
<td>2</td>
<td>--</td>
</tr>
<tr>
<td>3</td>
<td>Clock in not-operational state</td>
</tr>
</tbody>
</table>

**Program Exceptions:**

- Access (fetch, operand 2)
- Privileged operation
- Specification

**Programming Note**

In an installation with more than one CPU, each CPU may have a separate TOD clock, or more than one CPU may share a TOD clock, depending on the model. When multiple TOD clocks exist, special procedures are required to synchronize the clocks. See the section "TOD-Clock Synchronization" in Chapter 4, "Control."

---

**SET CLOCK COMPARATOR**

**SCKC** \(D_s(B_s)\) \([S]\)

<table>
<thead>
<tr>
<th>'B206'</th>
<th>(B_s)</th>
<th>(D_s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

The current value of the clock comparator is replaced by the contents of the doubleword designated by the second-operand address.

Only those bits of the operand are set in the clock comparator that correspond to the bit positions to be compared with the TOD clock; the contents of the remaining rightmost bit positions of the operand are ignored and are not preserved in the clock comparator.

**Special Conditions**

The operand must be designated on a doubleword boundary; otherwise, a specification exception is recognized.

The operation is suppressed on all addressing and protection exceptions.

**Condition Code:** The code remains unchanged.

**Program Exceptions:**

- Access (fetch, operand 2)
- Privileged operation
- Specification

---

**SET CPU TIMER**

**SPT** \(D_s(B_s)\) \([S]\)

<table>
<thead>
<tr>
<th>'B208'</th>
<th>(B_s)</th>
<th>(D_s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

The current value of the CPU timer is replaced by the contents of the doubleword designated by the second-operand address.

Only those bits of the operand are set in the CPU timer that correspond to the bit positions to be updated; the contents of the remaining rightmost bit positions of the operand are ignored and are not preserved in the CPU timer.

**Special Conditions**

The operand must be designated on a doubleword boundary; otherwise, a specification exception is recognized.

The operation is suppressed on all addressing and protection exceptions.

**Condition Code:** The code remains unchanged.

**Program Exceptions:**

- Access (fetch, operand 2)
- Privileged operation
- Specification

---

Chapter 10. Control Instructions 10-35
SET PREFIX

SPX \( D_3(B_3) \) \( [S] \)

<table>
<thead>
<tr>
<th>'B210'</th>
<th>( B_3 )</th>
<th>( D_2 )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

The contents of the prefix register are replaced by the contents of bit positions 1-19 of the word at the location designated by the second-operand address. The translation-lookaside buffer (TLB) of this CPU is cleared of entries.

After the second operand is fetched, the value is tested for validity before it is used to replace the contents of the prefix register. Bits 1-19 of the operand and with 12 rightmost zeros appended are used as an absolute address of the 4K-byte new prefix area in storage. The prefix value is treated as a 31-bit address, regardless of the addressing mode specified by bit 32 of the current PSW. The 4K-byte block within the new prefix area is accessed; if it is not available in the configuration, an addressing exception is recognized, and the operation is suppressed. The access to the block is not subject to protection; however, the access may cause the reference bits to be set to ones.

If the operation is completed, the new prefix is used for any interruptions following the execution of the instruction and for the execution of subsequent instructions. The contents of bit positions 0 and 20-31 of the operand are ignored.

The translation-lookaside buffer (TLB) is cleared of entries. The TL3 appears cleared of its original contents, beginning with the fetching of the next sequential instruction.

A serialization function is performed before or after the operand is fetched and again after the operation is completed.

Special Conditions

The operand must be designated on a word boundary; otherwise, a specification exception is recognized.

The operation is suppressed on all addressing and protection exceptions.

Condition Code: The code remains unchanged.

Program Exceptions:

Access (fetch, operand 2)
Addressing (new prefix area)
Privileged operation
Specification

SET PSW KEY FROM ADDRESS

SPKA \( D_3(B_3) \) \( [S] \)

<table>
<thead>
<tr>
<th>'B20A'</th>
<th>( B_3 )</th>
<th>( D_2 )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

The four-bit PSW key, bits 8-11 of the current PSW, is replaced by bits 24-27 of the second-operand address.

The second-operand address is not used to address data; instead, bits 24-27 of the address form the new PSW key. Bits 0-23 and 28-31 of the second-operand address are ignored.

Special Conditions

In the problem state, the execution of the instruction is subject to control by the PSW-key mask in control register 3. When the bit in the PSW-key mask corresponding to the PSW-key value to be set is one, the instruction is executed successfully. When the selected bit in the PSW-key mask is zero, a privileged-operation exception is recognized. In the supervisor state, any value for the PSW key is valid.

Condition Code: The code remains unchanged.

Program Exceptions:

Privileged operation (selected PSW-key-mask bit is zero in the problem state)

Programming Notes

1. The format of SET PSW KEY FROM ADDRESS permits the program to set the PSW key either from the general register designated by the \( B_3 \) field or from the \( D_3 \) field in the instruction itself.

2. When one program requests another program to access a location designated by the requesting program, SET PSW KEY FROM ADDRESS can be used by the called program to verify that the requesting program is authorized to make this access.
provided the storage location of the called program is not protected against fetching. The called program can perform the verification by replacing the PSW key with the requesting-program PSW key before making the access and subsequently restoring the called-program PSW key to its original value. Caution must be exercised, however, in handling any resulting protection exceptions since such exceptions may cause the operation to be terminated. See TEST PROTECTION and the associated programming notes for an alternative approach to the testing of addresses passed by a calling program.

SET SECONDARY ASN

SSAR R, [RRE]

| 'B225' | / / / / / / R, / / |
| 0      | 16 24 28 31          |

The ASN specified in bit positions 16-31 of general register R, replaces the secondary ASN in control register 3, and the segment-table designation corresponding to that ASN replaces the SSTD in control register 7.

Bits 16-23 and 28-31 of the instruction are ignored.

The contents of bit positions 16-31 of general register R, are called the new ASN. The contents of bit positions 0-15 of the register are ignored.

First, the new ASN is compared with the current PASN. If the new ASN is equal to the PASN, the operation is called SET SECONDARY ASN to current primary (SSAR-cp). If the new ASN is not equal to the current PASN, the operation is called SET SECONDARY ASN with space switching (SSAR-ss). The SSAR-cp and SSAR-ss operations are depicted in the figure "Execution of SET SECONDARY ASN."

SET SECONDARY ASN to Current Primary (SSAR-cp)

The new ASN replaces the SASN, bits 16-31 of control register 3; the PSTD, bits 0-31 of control register 1, replaces the SSTD, bits 0-31 of control register 7; and the operation is completed.

SET SECONDARY ASN with Space Switching (SSAR-ss)

The new ASN is translated by means of the ASN translation tables, and then the current AX, bits 0-15 of control register 4, is used to test whether the program is authorized to access the specified ASN.

The new ASN is translated by means of a two-level table lookup. Bits 0-9 of the new ASN (bits 16-25 of the register) are a 10-bit AFX which is used to select an entry from the ASN first table. Bits 10-15 of the new ASN (bits 26-31 of the register) are a six-bit ASX which is used to select an entry from the ASN second table. The two-level lookup is described in the section "ASN Translation" in Chapter 3, "Storage." The exceptions associated with ASN translation are collectively called "ASN-translation exceptions." These exceptions and their priority are described in Chapter 6, "Interruptions."

The AST entry obtained as a result of the second lookup contains the segment-table designation and the authority-table origin and length associated with the ASN.

The authority-table origin from the ASN second-table entry is used as a base for a third table lookup. The current authorization index, bits 0-15 of control register 4, is used, after it has been checked against the authority-table length, as the index to locate the entry in the authority table. The authority-table lookup is described in the section "ASN Authorization" in Chapter 3, "Storage."

The new ASN, bits 16-31 of general register R, is placed in the SAST, bit positions 16-31 of control register 3. The segment-table designation, bits 64-95 of the AST entry, is placed in the SSTD, bits 0-31 of control register 7.

For both the SSAR-cp and SSAR-ss operations, a serialization and checkpoint-synchronization function is performed before the operation begins and again after the operation is completed.

Special Conditions

The operation is performed only when the ASN-translation control, bit 12 of control register 14, is on and DAT is on. When either the ASN-translation control bit is zero or DAT is off, a special-operation exception is recognized. The special-operation exception is recognized in both the problem and supervisor states.

Chapter 10. Control Instructions 10-37
The priority of recognition of program exceptions for the instruction is shown in the figure "Priority of Execution: SET SECONDARY ASN."

**Condition Code:** The code remains unchanged.

**Program Exceptions:**
- Addressing (authority-table entry, SSAR-ss only)
- ASN translation (SSAR-ss only)
- Secondary authority (SSAR-ss only)
- Special operation
- Trace

1.-6. Exceptions with the same priority as the priority of program-interruption conditions for the general case.


7.B Special-operation exception due to DAT being off, or the ASN-translation control, bit 12 of control register 14, being zero.

8.A Trace exceptions.

8.B.1 ASN-translation exceptions (SSAR-ss only).

8.B.2 Secondary-authority exception due to authority-table entry being outside table (SSAR-ss only).

8.B.3 Addressing exception for access to authority-table entry (SSAR-ss only).

8.B.4 Secondary-authority exception due to $S$ bit in authority-table entry being zero (SSAR-ss only).

Priority of Execution: SET SECONDARY ASN
CR14

ASH

SET SECONDARY ASN Instruction

˚B225’ /// // / R;

R;

ASH First Table

CR4 before

ASH Second Table

Authority Table

Secondary-authority exception if S bit is zero or if table length is exceeded (SSAR-ss only)

R: Address is real

Execution of SET SECONDARY ASN

Chapter 10. Control Instructions 10-39
The storage key for the 4K-byte block that is addressed by the contents of general register R₂ is replaced by bits from general register R₁.

Bits 16-23 of the instruction are ignored.

In the 24-bit addressing mode, bits 8-19 of general register R₂ designate a 4K-byte block in real storage, and bits 0-7 and 20-31 of the register are ignored. In the 31-bit addressing mode, bits 1-19 of general register R₂ designate a 4K-byte block in real storage, and bits 0 and 20-31 of the register are ignored.

Because it is a real address, the address designating the storage block is not subject to dynamic address translation. The reference to the storage key is not subject to a protection exception.

The new seven-bit storage-key value is obtained from bit positions 24-30 of general register R₁. The contents of bit positions 0-23 and 31 of the register are ignored.

A serialization and checkpoint-synchronization function is performed before the operation begins and again after the operation is completed.

Condition Code: The code remains unchanged.

Program Exceptions:
- Addressing (address specified by general register R₁)
- Privileged operation
- Special operation
- Specification

SIGNAL PROCESSOR

An eight-bit order code and, if called for, a 32-bit parameter are transmitted to the CPU designated by the CPU address contained in the third operand. The result is indicated by the condition code and may be detailed by status assembled in the first-operand location.

The second-operand address is not used to address data; instead, bits 24-31 of the address contain the eight-bit order code. Bits 0-23 of the second-operand address are ignored. The order code specifies the function to be performed by the addressed CPU. The assignment and definition of order codes appear in the section "CPU Signaling and Response" in Chapter 4, "Control."
The 16-bit binary number contained in bit positions 16-31 of general register R3 forms the CPU address. Bits 0-15 of the register are ignored.

The general register containing the 32-bit parameter is R1 or R1+1, whichever is the odd-numbered register. It depends on the order code whether a parameter is provided and for what purpose it is used.

The operands just described have the following formats:

General register designated by R1:

<table>
<thead>
<tr>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
</tr>
<tr>
<td>31</td>
</tr>
</tbody>
</table>

General register designated by R1 or R1+1, whichever is the odd-numbered register:

<table>
<thead>
<tr>
<th>Parameter</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
</tr>
<tr>
<td>31</td>
</tr>
</tbody>
</table>

General register designated by R3:

<table>
<thead>
<tr>
<th>CPU Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 16 31</td>
</tr>
</tbody>
</table>

Second-operand address:

<table>
<thead>
<tr>
<th>Order Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 24 31</td>
</tr>
</tbody>
</table>

A serialization function is performed before the operation begins and again after the operation is completed.

When the order code is accepted and no nonzero status is returned, condition code 0 is set. When status information is generated by this CPU or returned by the addressed CPU, the status is placed in general register R1, and condition code 1 is set.

When the access path to the addressed CPU is busy, or the addressed CPU is operational but in a state where it cannot respond to the order code, condition code 2 is set.

When the addressed CPU is not operational (that is, it is not provided in the installation, it is not in the configuration, it is in any of certain customer-engineer test modes, or its power is off), condition code 3 is set.

Resulting Condition Code:

- 0 Order code accepted
- 1 Status stored
- 2 Busy
- 3 Not operational

Program Exceptions:

- Privileged operation

Programming Notes

1. A more detailed discussion of the condition-code settings for SIGNAL PROCESSOR is contained in the section "CPU Signaling and Response" in Chapter 4, "Control."

2. To ensure that presently written programs will be executed properly when new facilities using additional bits are installed, only zeros should appear in the unused bit positions of the second-operand address and in bit positions 0-15 of general register R3.

3. Certain SIGNAL PROCESSOR orders are provided with the expectation that they will be used primarily in special circumstances. Such orders may be implemented with the aid of an auxiliary maintenance or service processor, and, thus, the execution time may take several seconds. Unless all of the functions provided by the order are required, combinations of other orders, in conjunction with appropriate programming support, can be expected to provide a specific function more rapidly. The emergency-signal, external-call, and sense orders are the only orders which are intended for frequent use. The following orders are intended for infrequent use, and performance therefore may be much slower than for frequently used orders: restart, set prefix, store status at address, start, stop, stop and store status, and all the reset orders. An alternative to the set-prefix order, for faster performance when the receiving CPU is not already stopped, is the use of the emergency-signal or external-call order, followed by the execution of a SET PREFIX instruction on the addressed CPU. Clearing the TLB of entries is ordinarily accomplished more rapidly through the use of the emergency-signal or external-call order, followed by execution of the PURGE TLB instruction on the

Chapter 10. Control Instructions 10-41
addressed CPU, than by use of the set-prefix order.

STORE CLOCK COMPARE

STCKC Dₜ(Bₜ) [S]

<table>
<thead>
<tr>
<th>B207</th>
<th>Bₜ</th>
<th>Dₜ</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

The current value of the clock comparator is stored at the doubleword location designated by the second-operand address.

Zeros are provided for the rightmost bit positions of the clock comparator that are not compared with the TOD clock.

Special Conditions

The operand must be designated on a doubleword boundary; otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.

Program Exceptions:

Access (store, operand 2)
Privileged operation
Specification

STORE CONTROL

STCTL R₁, R₃, Dₜ(Bₜ) [RS]

<table>
<thead>
<tr>
<th>B26</th>
<th>R₁</th>
<th>R₃</th>
<th>Bₜ</th>
<th>Dₜ</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

The set of control registers starting with control register R₁ and ending with control register R₃ is stored at the locations designated by the second-operand address.

The storage area where the contents of the control registers are placed starts at the location designated by the second-operand address and continues through as many storage words as the number of control registers specified. The contents of the control registers are stored in ascending order of their register numbers, starting with control register R₁ and continuing up to and including control register R₃, with control register 0 following control register 15. The contents of the control registers remain unchanged.

Special Conditions

The second operand must be designated on a word boundary; otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.

Program Exceptions:

Access (store, operand 2)
Privileged operation
Specification

STORE CPU ADDRESS

STAP Dₜ(Bₜ) [S]

<table>
<thead>
<tr>
<th>B212</th>
<th>Bₜ</th>
<th>Dₜ</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

The CPU address by which this CPU is identified in a multiprocessing configuration is stored at the halfword location designated by the second-operand address.

Special Conditions

The operand must be designated on a halfword boundary; otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.

Program Exceptions:

Access (store, operand 2)
Privileged operation
Specification

STORE CPU ID

STIDP Dₜ(Bₜ) [S]

<table>
<thead>
<tr>
<th>B202</th>
<th>Bₜ</th>
<th>Dₜ</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

Information identifying the CPU is stored at the doubleword location designated by the second-operand address.

The information stored has the following format:
<table>
<thead>
<tr>
<th>Version Code</th>
<th>CPU Identification Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
</tr>
<tr>
<td>32</td>
<td>48</td>
</tr>
</tbody>
</table>

Bit positions 0-7 contain the version code. The format and significance of the version code depend on the model.

Bit positions 8-31 contain the CPU identification number, consisting of six four-bit digits. Some or all of these digits are selected from the physical serial number stamped on the CPU. The contents of the CPU-identification-number field, in conjunction with the model number, permit unique identification of the CPU.

Bit positions 32-63 contain zeros.

### Special Conditions

The operand must be designated on a doubleword boundary; otherwise, a specification exception is recognized.

**Condition Code:** The code remains unchanged.

**Program Exceptions:**
- Access (store, operand 2)
- Privileged operation

### Programming Notes

1. The program should allow for the possibility that the CPU identification number may contain the digits A-F as well as the digits 0-9.

2. The CPU identification number, in conjunction with the model number, provides a unique CPU identification that can be used in associating results with an individual machine, particularly in regard to functional differences, performance differences, and error handling.
**STORE THEN AND SYSTEM MASK**

**STNSM** D₁(B₁),I₂ [SI]

<table>
<thead>
<tr>
<th>'AC'</th>
<th>I₂</th>
<th>B₁</th>
<th>D₁</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

Bits 0-7 of the current PSW are stored at the first-operand location. Then the contents of bit positions 0-7 of the current PSW are replaced by the logical AND of their original contents and the second operand.

**Special Conditions**

The operation is suppressed on addressing and protection exceptions.

**Condition Code:** The code remains unchanged.

**Program Exceptions:**

- Access (store, operand 1)
- Privileged operation

**Programming Note**

STORE THEN AND SYSTEM MASK permits the program to set selected bits in the system mask to zeros while retaining the original contents for later restoration. For example, it may be necessary that a program, which has no record of the present status, disable program-event recording for a few instructions.

**STORE THEN OR SYSTEM MASK**

**STOSM** D₁(B₁),I₂ [SI]

<table>
<thead>
<tr>
<th>'AD'</th>
<th>I₂</th>
<th>B₁</th>
<th>D₁</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

Bits 0-7 of the current PSW are stored at the first-operand location. Then the contents of bit positions 0-7 of the current PSW are replaced by the logical OR of their original contents and the second operand.

**Special Conditions**

The value to be loaded into the PSW is not checked for validity before loading. However, immediately after loading, a specification exception is recognized, and a program interruption occurs, if the contents of bit positions 0 and 2-4 of the PSW are not all zeros. In this case, the instruction is completed, and the instruction-length code is set to 2. The specification exception, which is listed as a program exception for this instruction, is described in the section "Early Exception Recognition" in Chapter 6, "Interruptions." This exception may be considered as caused by execution of this instruction or as occurring early in the process of preparing to execute the subsequent instruction.

The operation is suppressed on addressing and protection exceptions.

**Condition Code:** The code remains unchanged.

**Program Exceptions:**

- Access (store, operand 1)
- Privileged operation
- Specification

**Programming Note**

STORE THEN OR SYSTEM MASK permits the program to set selected bits in the system mask to ones while retaining the original contents for later restoration. For example, the program may enable the CPU for I/O interruptions without having available the current status of the external-mask bit.

**TEST BLOCK**

**TB** R₁,R₂ [RRE]

<table>
<thead>
<tr>
<th>'B22C'</th>
<th>/ / / / / /</th>
<th>R₁</th>
<th>R₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>16</td>
<td>24</td>
<td>28</td>
</tr>
</tbody>
</table>

The storage locations and storage key of a 4K-byte block are tested for usability, and the result of the test is indicated in the condition code. The test for usability is based on the susceptibility of the block to the occurrence of invalid checking-block code.

Bits 16-23 of the instruction are ignored.

The block tested is addressed by the contents of general register R₂. The contents of general register R₁ are ignored.

A complete testing operation is necessarily performed only when the initial contents of general register ₀ are zero.
The contents of general register 0 are set to zero at the completion of the operation.

If the block is found to be usable, the 4K bytes of the block are cleared to zeros, the contents of the storage key are unpredictable, and condition code 0 is set. If the block is found to be unusable, the data and the storage key are set, as far as is possible by the model, to a value such that subsequent fetches to the area do not cause a machine-check condition, and condition code 1 is set.

In the 24-bit addressing mode, bits 8-19 of general register R2 designate a 4K-byte block in real storage, and bits 0-7 and 20-31 of the register are ignored. In the 31-bit addressing mode, bits 1-19 of general register R2 designate a 4K-byte block in real storage, and bits 0 and 20-31 of the register are ignored.

The address of the block is a real address, and the accesses to the block designated by the second-operand address are not subject to key-controlled and page protection. Low-address protection does apply. The operation is terminated on addressing and protection exceptions. If termination occurs, the condition code and the contents of general register 0 are unpredictable. The contents of the storage block and its associated storage key are not changed when these exceptions occur.

Depending on the model, the test for usability may be performed (1) by alternately storing and reading out test patterns to the data and storage key in the block or (2) by reference to an internal record of the usability of the blocks which are available in the configuration, or (3) by using a combination of both mechanisms.

In models in which an internal record is used, the block is indicated as unusable if a solid failure has been previously detected, or if intermittent failures in the block have exceeded the threshold implemented by the model. In such models, depending on the criteria, attempts to store may or may not occur. Thus, if block 0 is not usable, and no store occurs, low-address protection may or may not be indicated.

In models in which test patterns are used, TEST BLOCK may be interruptible. When an interruption occurs after a unit of operation, other than the last one, the condition code is unpredictable, and the contents of general register 0 may contain a record of the state of intermediate steps. When execution is resumed after an interruption, the condition code is ignored, but the contents of general register 0 may be used to determine the resumption point.

If (1) TEST BLOCK is executed with an initial value other than zero in general register 0, or (2) the interrupted instruction is resumed after an interruption with a value in general register 0 other than the value which was present at the time of the interruption, or (3) the block is accessed by another CPU or by the channel subsystem during the execution of the instruction, then the contents of the storage block, its associated storage key, and general register 0 are unpredictable, along with the resultant condition-code setting.

Invalid checking-block-code errors initially found in the block or encountered during the test do not normally result in machine-check conditions. The test-block function is implemented in such a way that the frequency of machine-check interruptions due to the instruction execution is not significant. However, if, during the execution of TEST BLOCK for an unusable block, that block is accessed by another CPU (or by the channel subsystem), error conditions may be reported both to this CPU and to the other CPU (or to the channel subsystem).

A serialization function is performed before the block is accessed and again after the operation is completed (or partially completed).

The priority of the recognition of exceptions and condition codes is shown in the figure "Priority of Execution: TEST BLOCK."

Resulting Condition Code:

0 Block usable
1 Block not usable
2 --
3 --

Program Exceptions:

Addressing (fetch and store, operand 2)
Privileged operation
Protection (store, operand 2, low-address protection only)
1.-6. Exceptions with the same priority as the priority of program-interruption conditions for the general case.


7.B Privileged-operation exception.

8. Addressing exception due to block not being available in the configuration.*

9.A Condition code 1, block not usable.

9.B Protection exception due to low-address protection.*

10. Condition code 0, block usable and set to zeros.

Explanation:

* The operation is terminated on addressing and protection exceptions, and the condition code may be unpredictable.

Priority of Execution: TEST BLOCK

---

Programming Notes

1. The execution of TEST BLOCK on most models is significantly slower than that of the MOVE LONG instruction with padding; therefore, the instruction should not be used for the normal case of clearing storage.

2. The program should use TEST BLOCK at initial program loading and as part of the vary-storage-online procedure to determine if blocks of storage exist which should not be used.

3. The program should use TEST BLOCK when an uncorrected error is reported in either the data or storage key of a block. This is because in the execution of TEST BLOCK the attempt is made, as far as is possible on the model, to leave the contents of a block in a state such that subsequent prefetches or unintended references to the block do not cause machine-check conditions. The program may use the resulting condition code in this case to determine if the block can be reused. (The block could be indicated as usable if, for example, the error were an externally generated error or an indirect storage error.) This procedure should be followed regardless of whether the indirect-storage-error indication is reported.

4. The model may or may not be successful in removing the errors from a block when TEST BLOCK is executed. The program therefore should take every reasonable precaution to avoid referencing an unusable block. For example, the program should not place the page-frame real address of an unusable block in an attached and valid page-table entry.

5. On some models, machine checks may be reported for a block even though the block is not referenced by the program. When a machine check is reported for a storage-key error in a block which has been marked as unusable by the program, it is possible that SET STORAGE KEY EXTENDED may be more effective than TEST BLOCK in validating the storage key.

6. The storage-operand references for TEST BLOCK may be multiple-access references. (See the section "Storage-Operand Consistency" in Chapter 5, "Program Execution."
designated by the first-operand address is tested against the access key specified in bits 24-27 of the second-operand address, and the condition code is set to indicate whether store and fetch accesses are permitted, taking into consideration all applicable protection mechanisms. Thus, for example, if low-address protection is active and if the first-operand effective address is less than 512, then a store access is not permitted. Page protection and fetch-protection override are also taken into account.

The contents of storage, including the change bit, are not affected. Depending on the model, the reference bit for the first-operand address may be set to one, even for the case in which the location is protected against fetching.

Special Conditions

When DAT is on, an addressing exception is recognized when the address of the segment-table entry, the page-table entry, or the operand real address after translation designates a location which is not available in the configuration. Also, when DAT is on, a translation-specification exception is recognized when the segment-table entry or page-table entry has a format error. When DAT is off, only the addressing exception due to the operand real address applies. For all of these cases, the operation is suppressed.

Resulting Condition Code:

0 Fetching permitted; storing permitted
1 Fetching permitted; storing not permitted
2 Fetching not permitted; storing not permitted
3 Translation not available

Program Exceptions:

Addressing (operand 1)
Privileged operation
Translation specification

Programming Notes

1. TEST PROTECTION permits a program to check the validity of an address passed from a calling program without incurring program exceptions. The instruction sets a condition code to indicate whether fetching or storing is permitted at the location designated by the first-operand address of the instruction. The instruction takes into consideration all of the protection mechanisms in the machine: key-controlled, page, fetch protection override, and low-address protection. Additionally, since segment translation and page translation may be a program substitute for a protection violation, these situations are used to set the condition code rather than cause a program exception.

2. See the programming notes under SET PSW KEY FROM ADDRESS for more details and for an alternative approach to testing validity of addresses passed by a calling program. The approach using TEST PROTECTION has the advantage of a test which does not result in interruptions; however, the test and use are separated in time, and may not be accurate if the possibility exists that the storage key of the location in question can change between the time it is tested and the time it is used.

3. In the handling of dynamic address translation, TEST PROTECTION is similar to LOAD REAL ADDRESS in that the instructions do not cause page-translation and segment-translation exceptions. Instead, these situations are indicated by means of a condition-code setting. Situations which result in condition codes 1, 2, and 3 for LOAD REAL ADDRESS result in condition code 3 for TEST PROTECTION. The instructions also differ in several other respects. The first-operand address of TEST PROTECTION is a logical address and thus is not subject to translation when DAT is off. The second-operand address of LOAD REAL ADDRESS is a virtual address which is always translated. TEST PROTECTION may use the TLB for translation of the address, whereas LOAD REAL ADDRESS does not use the TLB. (LOAD REAL ADDRESS is the only instruction which must perform translation without use of the TLB.)

When DAT is off for LOAD REAL ADDRESS, the translation-specification exception for an invalid value of bits 8-12 of control register 0 occurs after instruction fetching as part of the execution portion of the instruction. This situation cannot occur for TEST PROTECTION since the operand address is a logical address and does not result in examination of control register 0 when DAT is off. When DAT is on, the exception would be recognized during instruction fetching. Since the instruction-fetching portion of an instruction is common for all instructions, descriptions of access exceptions associated with
When a trace entry is made, a serialization and checkpoint-synchronization function is performed before the operation begins and again after the operation is completed.

**Special Conditions**

A privileged-operation exception is recognized in the problem state, even when explicit tracing is off or bit 0 of the second operand is one.

The second operand must be designated on a word boundary; otherwise, a specification exception is recognized. It is unpredictable whether the specification exception is recognized when explicit tracing is off.

It is unpredictable whether access exceptions are recognized for the second operand when explicit tracing is off.

**Condition Code:** The code remains unchanged.

**Program Exceptions:**

- Access (fetch, operand 2)
- Privileged operation
- Specification
- Trace

**Programming Note**

Bits 1-15 of the second operand are reserved for model-dependent functions and should therefore be set to zeros.

---

```
TRACE

TRACE R1,R2,D2(B2) [RS]

<table>
<thead>
<tr>
<th>'99'</th>
<th>R1</th>
<th>R2</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
</tr>
<tr>
<td></td>
<td>31</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

When explicit tracing is on (bit 31 of control register 12 is one), the second operand, which is a 32-bit word in storage, is fetched, and bit 0 of the word is examined. If bit 0 of the second operand is zero, a trace entry is formed at the real-storage location designated by control register 12.

If explicit tracing is off (bit 31 of control register 12 is zero), or if bit 0 of the second operand is one, no trace entry is formed, and no trace exceptions are recognized.

The trace entry is composed of an entry-type identifier, a count of the number of general registers whose contents are placed in the entry, bits 16-63 of the TOD clock, the second operand, and the contents of a range of general registers. The general registers are stored in ascending order of their register numbers, starting with general register R1, and continuing up to and including general register R15. The trace table and the trace-entry formats are described in the section "Tracing" in Chapter 4, "Control."
CHAPTER 11. MACHINE-CHECK HANDLING

Machine-Check Detection ........................................ 11-2
Correction of Machine Malfunctions ............................. 11-2
Error Checking and Correction ..................................... 11-2
CPU Retry .......................................................... 11-3
Effects of CPU Retry .............................................. 11-3
Checkpoint Synchronization ........................................ 11-3
Handling of Machine Checks during Checkpoint Synchronization ................................. 11-3
Checkpoint-Synchronization Operations ....................... 11-4
Checkpoint-Synchronization Action ......................... 11-4
Channel-Subsystem Recovery ..................................... 11-5
Unit Deletion ...................................................... 11-5
Handling of Machine Checks Validation ...................... 11-5
Invalid CBC in Storage ........................................... 11-6
Programmed Validation of Storage ......................... 11-7
Invalid CBC in Storage Keys ................................... 11-7
Invalid CBC in Registers ....................................... 11-7
Check-Stop State .................................................. 11-10
System Check Stop .............................................. 11-11
Machine-Check Interruption ...................................... 11-11
Exigent Conditions ............................................... 11-11
Repressible Conditions ......................................... 11-11
Interruption Action ............................................ 11-12
Point of Interruption ........................................... 11-13
Machine-Check-Interruption Code ......................... 11-14
Subclass .......................................................... 11-15
System Damage ................................................... 11-15
Instruction-Processing Damage .............................. 11-15
System Recovery ............................................... 11-16
Tasking-Facility Damage .................................. 11-16
External Damage ............................................... 11-16
Vector-Facility Failure .................................... 11-17
Degradation .................................................... 11-17
Warning .......................................................... 11-17
Channel Report Pending .................................. 11-17
Service-Processor Damage ................................ 11-18
Channel-Subsystem Damage ................................. 11-18
Vector-Facility Source ..................................... 11-18
Time of Interruption Occurrence ............................ 11-18
Backed Up ...................................................... 11-18
Synchronous Machine-Check-Interruption Conditions ... 11-18
Processing Backup ........................................... 11-18
Processing Damage ........................................... 11-18
Storage-Error Type ........................................... 11-19
Storage Error Uncorrected .............................. 11-19
Storage Error Corrected ................................ 11-19
Storage-Key Error Uncorrected ......................... 11-19
Storage Degradation ....................................... 11-19
Machine-Check-Interruption-Code Validity Bits ....... 11-20
PSW-MWP Validity ............................................. 11-20
PSW Mask and Key Validity ................................ 11-20
PSW Program-Mask and Condition-Code Validity ........ 11-20
PSW-Instruction-Address Validity ...................... 11-20
Failing-Storage-Address Validity .................... 11-20
External-Damage-Code Validity .......................... 11-20
Floating-Point-Register Validity ...................... 11-20
General-Register Validity ................................ 11-20
Control-Register Validity ................................ 11-20
Storage Logical Validity ................................ 11-20
Indirect Storage Error .................................. 11-20
Delayed Access Exception ................................ 11-21
CPU-Timer Validity ......................................... 11-22
Clock-Comparator Validity ................................ 11-22
Machine-Check Extended Interruption Information .. 11-22
Register-Save Areas ........................................ 11-22
External-Damage Code ...................................... 11-22
Failing-Storage Address ................................. 11-23
The machine-check-handling mechanism provides extensive equipment-malfunction detection to ensure the integrity of system operation and to permit automatic recovery from some malfunctions. Equipment malfunctions and certain external disturbances are reported by means of a machine-check interruption to assist in program-damage assessment and recovery. The interruption supplies the program with information about the cause. Equipment malfunctions, errors, and other situations which can cause machine-check interruptions are referred to as machine checks.

**MACHINE-CHECK DETECTION**

Machine-check-detection mechanisms may take many forms, especially in control functions for arithmetic and logical processing, addressing, sequencing, and execution. For program-addressable information, detection is normally accomplished by encoding redundancy into the information in such a manner that most failures in the retention or transmission of the information result in an invalid code. The encoding normally takes the form of one or more redundant bits, called check bits, appended to a group of data bits. Such a group of data bits and the associated check bits are called a checking block. The size of the checking block depends on the model.

The inclusion of a single check bit in the checking block allows the detection of any single-bit failure within the checking block. In this arrangement, the check bit is sometimes referred to as a "parity bit." In other arrangements, a group of check bits is included to permit detection of multiple errors, to permit error correction, or both.

For checking purposes, the entire contents of a checking block, including the redundancy, is called a checking-block code (CBC). When a CBC completely meets the checking requirements (that is, no failure is detected), it is said to be valid. When both detection and correction are provided and a CBC is not valid but satisfies the checking requirements for correction (the failure is correctable), it is said to be near-valid. When a CBC does not satisfy the checking requirements (the failure is uncorrectable), it is said to be invalid.

**CORRECTION OF MACHINE MALFUNCTIONS**

Four mechanisms may be used to provide recovery from machine-detected malfunctions: error checking and correction, CPU retry, channel-subsystem recovery, and unit delution.

Machine failures which are corrected successfully may or may not be reported as machine-check interruptions. If reported, they are system-recovery conditions, which permit the program to note the cause of CPU delay and to keep a log of such incidents.

**ERROR CHECKING AND CORRECTION**

When sufficient redundancy is included in circuitry or in a checking block, failures can be corrected. For example, circuitry can be triplicated, with a voting circuit to determine the correct value by selecting two matching results out of three, thus correcting a single failure. An arrangement for correction of failures of one order and for detection of failures of a higher order is called error checking and correction (ECC). Commonly, ECC allows correction of single-bit failures and detection of double-bit failures.

Depending on the model and the portion of the machine in which ECC is applied, correction may be reported as system recovery, or no report may be given.

Uncorrected errors in storage and in the storage key may be reported, along with a failing-storage address, to indicate...
where the error occurred. Depending on the situation, these errors may be reported along with system recovery or with the damage or backup condition resulting from the error.

CPU RETRY

In some models, information about some portion of the state of the machine is saved periodically. The point in the processing at which this information is saved is called a checkpoint. The information saved is referred to as the checkpoint information. The action of saving the information is referred to as establishing a checkpoint. The action of discarding previously saved information is called invalidation of the checkpoint information. The length of the interval between establishing checkpoints is model-dependent. Checkpoints may be established at the beginning of each instruction or several times within a single instruction, or checkpoints may be established less frequently.

Subsequently, this saved information may be used to restore the machine to the state that existed at the time when the checkpoint was established. After restoring the appropriate portion of the machine state, processing continues from the checkpoint. The process of restoring to a checkpoint and then continuing is called CPU retry.

CPU retry may be used for machine-check recovery, to effect nullification and suppression of instruction execution when certain program interruptions occur, and in other model-dependent situations.

Effects of CPU Retry

CPU retry is, in general, performed so that there is no effect on the program. However, change bits which have been changed from zeros to ones are not necessarily set back to zeros. As a result, change bits may appear to be set to ones for blocks which would have been accessed if restoring to the checkpoint had not occurred. If the path taken by the program is dependent on information that may be changed by another CPU or by a channel program or if an interruption occurs, then the final path taken by the program may be different from the earlier path; therefore, change bits may be ones because of stores along a path apparently never taken.

Checkpoint Synchronization

Checkpoint synchronization consists in the following steps.

1. The CPU operation is delayed until all conceptually previous accesses by this CPU to storage have been completed, both for purposes of machine-check detection and as observed by other CPUs and by channel programs.

2. All previous checkpoints, if any, are canceled.

3. Optionally, a new checkpoint is established. The CPU operation is delayed until all of these actions appear to be completed, as observed by other CPUs and by channel programs.

Handling of Machine Checks during Checkpoint Synchronization

When, in the process of completing all previous stores as part of the checkpoint-synchronization action, the machine is unable to complete all stores successfully but can successfully restore the machine to a previous checkpoint, processing backup is reported.

When, in the process of completing all stores as part of the checkpoint-synchronization action, the machine is unable to complete all stores successfully and cannot successfully restore the machine to a previous checkpoint, the type of machine-check-interruption condition reported depends on the origin of the store. Failure to successfully complete stores associated with instruction execution may be reported as instruction-processing damage, or some less critical machine-check-interruption condition may be reported with the storage-logical-validity bit set to zero. A failure to successfully complete stores associated with the execution of an interruption, other than program or supervisor call, is reported as system damage.

When the machine check occurs as part of a checkpoint-synchronization action before the execution of an instruction, the execution of the instruction is nullified. When it occurs before the execution of an interruption, the interruption condition, if the interruption is external, I/O, or restart, is held pending. If the checkpoint-synchronization operation was a machine-check interruption, then along with the originating condition, either the storage-logical-validity bit is set to zero or instruction-processing damage
is also reported. Program interruptions, if any, are lost.

Checkpoint-Synchronization Operations

All interruptions and the execution of certain instructions cause a checkpoint-synchronization action to be performed. The operations which cause a checkpoint-synchronization action are called checkpoint-synchronization operations and include:

- CPU reset
- All interruptions: external, I/O, machine check, program, restart, and supervisor call
- The BRANCH ON CONDITION (BCR) instruction with the M1 and R2 fields containing all ones and all zeros, respectively
- The instructions LOAD PSW, SET STORAGE KEY EXTENDED, and SUPERVISOR CALL
- All I/O instructions
- The instructions MOVE TO PRIMARY, MOVE TO SECONDARY, PROGRAM CALL, PROGRAM TRANSFER, SET ADDRESS SPACE CONTROL, and SET SECONDARY ASN
- The three trace functions: branch tracing, ASN tracing, and explicit tracing

Programming Note

The instructions which are defined to cause the checkpoint-synchronization action invalidate checkpoint information but do not necessarily establish a new checkpoint. Additionally, the CPU may establish a checkpoint between any two instructions or units of operation, or within a single unit of operation. Thus, the point of interruption for the machine check is not necessarily at an instruction defined to cause a checkpoint-synchronization action.

Checkpoint-Synchronization Action

For all interruptions except I/O interruptions, a checkpoint-synchronization action is performed at the completion of the interruption. For I/O interruptions, a checkpoint-synchronization action may or may not be performed at the completion of the interruption. For all interruptions except program, supervisor-call, and exigent machine-check interruptions, a checkpoint-synchronization action is also performed before the interruption. The fetch access to the new PSW may be performed either before or after the first checkpoint-synchronization action. The store access and the changing of the current PSW associated with the interruption are performed after the first checkpoint-synchronization action and before the second.

For all checkpoint-synchronization instructions except BRANCH ON CONDITION (BCR), I/O instructions, and SUPERVISOR CALL, checkpoint-synchronization actions are performed before and after the execution of the instruction. For BCR, only one checkpoint-synchronization action is necessarily performed, and it may be performed either before or after the instruction address is updated. For SUPERVISOR CALL, a checkpoint-synchronization action is performed before the instruction is executed, including the updating of the instruction address in the PSW. The checkpoint-synchronization action taken after the supervisor-call interruption is considered to be part of the interruption action and not part of the instruction execution. For I/O instructions, a checkpoint-synchronization action is always performed before the instruction is executed and may or may not be performed after the instruction is executed.

The three trace functions -- branch tracing, ASN tracing, and explicit tracing -- cause checkpoint-synchronization actions to be performed before the trace action and after completion of the trace action.

CHANNEL-SUBSYSTEM RECOVERY

When errors are detected in the channel subsystem, the channel subsystem attempts to analyze and recover the internal state associated with the various channel-subsystem functions and the state of the channel subsystem and various subchannels. This process, which is called channel-subsystem recovery, may result in a complete recovery or may result in the termination of one or more I/O operations and the clearing of the affected subchannels. Special channel-report-pending machine-check-interruption conditions may be generated to indicate to the program the status of the channel-subsystem recovery.

Malfunctions associated with the I/O operations, depending on the severity of the malfunction, may be reported by means of the I/O-interruption mechanism or by means of the channel-report-pending and channel-subsystem-damage machine-check-interruption conditions.
UNIT DELETION

In some models, malfunctions in certain units of the system can be circumvented by discontinuing the use of the unit. Examples of cases where unit deletion may occur include the disabling of all or a portion of a cache or of a translation-lookaside buffer (TLB). Unit deletion may be reported as a degradation machine-check-interruption condition.

HANDLING OF MACHINE CHECKS

A machine check is caused by a machine malfunction and not by data or instructions. This is ensured during the power-on sequence by initializing the machine controls to a valid state and by placing valid CBC in the CPU registers, in the storage keys, and in main storage.

Designation of an unavailable component, such as a storage location, subchannel, or I/O device, does not cause a machine-check indication. Instead, such a condition is indicated by the appropriate program or I/O interruption or condition-code setting. In particular, an attempt to access a storage location which is not in the configuration, or which has power off at the storage unit, results in an addressing exception when detected by the CPU and does not generate a machine-check condition, even though the storage location or its associated storage key has invalid CBC. Similarly, if the channel subsystem attempts to access such a location, an I/O-interruption condition indicating program check is generated rather than a machine-check condition.

A machine check is indicated whenever the result of an operation could be affected by information with invalid CBC, or when any other malfunction makes it impossible to establish reliably that an operation can be, or has been, performed correctly. When information with invalid CBC is fetched but not used, the condition may or may not be indicated, and the invalid CBC is preserved.

When a machine malfunction is detected, the action taken depends on the model, the nature of the malfunction, and the situation in which the malfunction occurs. Malfunctions affecting operator-facility actions may result in machine checks or may be indicated to the operator. Malfunctions affecting certain other operations such as SIGNAL PROCESSOR may be indicated by means of a condition code or may result in a machine-check-interruption condition.

A malfunction detected as part of an I/O operation may cause a machine-check-interruption condition, an I/O-error condition, or both. I/O-error conditions are indicated by an I/O interruption or by the appropriate condition-code setting during the execution of an I/O instruction. When the machine reports a failing-storage location detected during an I/O operation, both I/O-error and machine-check conditions may be indicated. The I/O-error condition is the primary indication to the program. The machine-check condition is a secondary indication, which is presented as system recovery together with a failing-storage address.

Certain malfunctions detected as part of I/O instructions and I/O operations are reported by means of special machine-check conditions called I/O machine-check conditions. Thus, malfunctions detected as part of an operation which is I/O related may be reported, depending on the error, in any of three ways: I/O error condition, I/O machine-check condition, or non-I/O machine-check condition. In some cases the definition requires the error to be reported by only one of these mechanisms; in other cases, any one, or in some cases, more than one, may be indicated.

Programming Note

Although the definition for machine-check conditions is that they are caused by machine malfunctions and not by data and instructions, there are certain unusual situations in which machine-check conditions are caused by events which are not machine malfunctions. Two examples follow:

1. In some cases, the channel-report-pending machine-check-interruption condition indicates a non-error situation. For example, this condition is generated at the completion of the function specified by RESET CHANNEL PATH.

2. Improper use of DIAGNOSE may result in machine-check conditions.

VALIDATION

Machine errors can be generally classified as solid or intermittent, according to the persistence of the malfunction. A persistent machine error is said to be solid, and one that is not persistent is said to be intermittent. In the case of a register or storage location, a third type of error must be considered, called externally generated. An externally

Chapter 11. Machine-Check Handling 11-5
generated error is one where no failure exists in the register or storage location but invalid CBC has been introduced into the location by actions external to the location. For example, the value could be affected by a power transient, or an incorrect value may have been introduced when the information was placed at the location.

Invalid CBC is preserved as invalid when information with invalid CBC is fetched or when an attempt is made to update only a portion of the checking block. When an attempt is made to replace the contents of the entire checking block and the block contains invalid CBC, it depends on the operation and the model whether the block remains with invalid CBC or is replaced. An operation which replaces the contents of a checking block with valid CBC, while ignoring the current contents, is called a validation operation. Validation is used to place a valid CBC in a register or at a location which has an intermittent or externally generated error.

Validating a checking block does not ensure that a valid CBC will be observed the next time the checking block is accessed. If the failure is solid, validation is effective only if the information placed in the checking block is such that the failing bits are set to the value to which they fail. If an attempt is made to set the bits to the state opposite to that in which they fail, then the validation will not be effective. Thus, for a solid failure, validation is only useful to eliminate the error condition, even though the underlying failure remains, thereby reducing the exposure to additional reports. The locations, however, cannot be used, since invalid CBC will result from attempts to store other values at the location. For an intermittent failure, however, validation is useful to restore a valid CBC such that a subsequent partial store into the checking block will be permitted. (A partial store is a store into a checking block without replacing the entire checking block.)

When a checking block consists of multiple bytes in storage, or multiple bits in CPU registers, the invalid CBC can be made valid only when all of the bytes or bits are replaced simultaneously.

For each type of field in the system, certain instructions are defined to validate the field. Depending on the model, additional instructions may also perform validation; or, in some models, a register is automatically validated as part of the machine-check-interruption sequence after the original contents of the register are placed in the appropriate save area.

When an error occurs in a checking block, the original information contained in the checking block should be considered lost even after validation. Automatic register validation leaves the contents unpredictable. Programmed and manual validation of checking blocks causes the contents to be changed explicitly.

**Programming Note**

The machine-check-interruption handler must assume that the registers require validation. Thus, each register should be loaded, using an instruction defined to validate, before the register is used or stored.

**INVALID CBC IN STORAGE**

The size of the checking block in storage depends on the model but is never more than 4K bytes.

When invalid CBC is detected in storage, a machine-check condition may occur; depending on the circumstances, the machine-check condition may be system damage, instruction-processing damage, or system recovery. If the invalid CBC is detected as part of the execution of a channel program, the error is reported as an I/O-error condition. When a CCW, indirect-data-address word, or data is prefetched from storage, is found to have invalid CBC, but is not used in the channel program, the condition is not reported as an I/O-error condition. The condition may or may not be reported as a machine-check-interruption condition. Invalid CBC detected during accesses to storage for other than CPU-related accesses may be reported as system recovery with storage error uncorrected indicated, since the primary error indication is reported by some other means.

When the storage checking block consists of multiple bytes and contains invalid CBC, special storage-validation procedures are generally necessary to restore or place new information in the checking block. Validation of storage is provided with the manual load-clear and system-reset-clear operations and is also provided as a program function. Programmed storage validation is done a block at a time, by executing the privileged instruction TEST BLOCK. Manual storage validation by clear reset validates all blocks which are available in the configuration.

A checking block with invalid CBC is never validated unless the entire contents of the checking block are replaced. An attempt to store into a
Checking block having invalid CBC, without replacing the entire checking block, leaves the data in the checking block (including the check bits) unchanged. Even when an instruction or a channel program input operation specifies that the entire contents of a checking block are to be replaced, validation may or may not occur, depending on the operation and the model.

Programming Note

Machine-check conditions may be reported for prefetched and unused data. Depending on the model, such situations may, or may not, be successfully retried. For example, a BRANCH AND LINK (BALR) instruction which specifies an R2 field of zero will never branch, but on some models a prefetch of the location designated by register zero may occur. Access exceptions associated with this prefetch will not be reported. However, if an invalid checking-block code is detected, CPU retry may be attempted. Depending on the model, the prefetch may recur as part of the retry, and thus the retry will not be successful. Even when the CPU retry is successful, the performance degradation of such a retry is significant, and system recovery may be presented, normally with a failing-storage address. To avoid continued degradation, the program should initiate proceedings to eliminate use of the location and to validate the location.

Programmed Validation of Storage

Provided that an invalid CBC does not exist in the storage key associated with a 4K-byte block, the instruction TEST BLOCK causes the entire 4K-byte block to be set to zeros with a valid CBC, regardless of the current contents of the storage. TEST BLOCK thus removes an invalid CBC from a location in storage which has an intermittent, or one-time, failure. However, if a permanent failure exists in a portion of the storage, a subsequent fetch may find an invalid CBC.

INVALID CBC IN STORAGE KEYS

Depending on the model, each storage key may be contained in a single checking block, or the access-control and fetch-protection bits and the reference and change bits may be in separate checking blocks.

The figure "Invalid CBC in Storage Keys" describes the action taken when the storage key has invalid CBC. The figure indicates the action taken for the case when the access-control and fetch-protection bits are in one checking block and the reference and change bits are in a separate checking block. In machines where both fields are included in a single checking block, the action taken is the combination of the actions for each field in error, except that completion is permitted only if an error in all affected fields permits completion. References to main storage to which key-controlled protection does not apply are treated as if an access key of zero is used for the reference. This includes such references as channel-program references during initial program loading and implicit references, such as interruption action and DAT-table accesses.
<table>
<thead>
<tr>
<th>Type of Reference</th>
<th>For Access-Control and Fetch-Protection Bits</th>
<th>For Reference and Change Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>SET STORAGE KEY EXTENDED</td>
<td>Complete; validate.</td>
<td>Complete; validate.</td>
</tr>
<tr>
<td>INSERT STORAGE KEY EXTENDED</td>
<td>PD; preserve.</td>
<td>PD; preserve.</td>
</tr>
<tr>
<td>RESET REFERENCE BIT EXTENDED</td>
<td>PD or complete; preserve.</td>
<td>PD; preserve.</td>
</tr>
<tr>
<td>INSERT VIRTUAL STORAGE KEY or TEST PROTECTION</td>
<td>PD; preserve.</td>
<td>CPF; preserve.</td>
</tr>
<tr>
<td>CPU prefetch (information not used)</td>
<td>CPF; preserve.</td>
<td>CPF; preserve.</td>
</tr>
<tr>
<td>Channel-program prefetch (information not used)</td>
<td>IPF; preserve.</td>
<td>IPF; preserve.</td>
</tr>
<tr>
<td>Fetch, nonzero access key</td>
<td>MC; preserve.</td>
<td>MC or complete; preserve.</td>
</tr>
<tr>
<td>Store¹, nonzero access key</td>
<td>MC²; preserve.</td>
<td>MC and preserve; or complete³ and correct.</td>
</tr>
<tr>
<td>Fetch, zero access key</td>
<td>MC or complete; preserve.</td>
<td>MC or complete; preserve.</td>
</tr>
<tr>
<td>Store¹, zero access key</td>
<td>MC or complete; preserve.</td>
<td>MC and preserve; or complete³ and correct.</td>
</tr>
</tbody>
</table>

**Explanation:**

1. CPU virtual- and logical-address store accesses are subject to page protection. When the page-protection bit is one, the location will not be changed; however, the machine may indicate a machine-check condition if the storage key or the data itself has invalid CBC.

2. The contents of the main-storage location are not changed.

3. The contents of the reference and change bits are set to ones if the "complete" action is taken.

4. The action shown for an access key of zero is also applicable to references to which key-controlled protection does not apply.

**Complete** The condition does not cause termination of the execution of the instruction and, unless an unrelated condition prohibits it, the execution of the instruction is completed, ignoring the error condition. No machine-check-damage conditions are generated, but a system-recovery condition may be generated.

Invalid CBC in Storage Keys (Part 1 of 2)
Explanation (Continued):

Correct  The reference and change bits are set to ones with valid CBC.

Preserve  The contents of the entire checking block having invalid CBC are left unchanged.

Validate  The entire key is set to the new value with valid CBC.

CPF  Invalid CBC in the storage key for a CPU prefetch which is unused, or for instructions which do not examine the reference and change bits, may result in any of the following situations:
- The operation is completed, and no machine-check condition is reported.
- The operation is completed, and system recovery, with storage-key error uncorrected and a failing-storage address, is reported.
- Instruction-processing damage (either with or without backup), with storage-key error uncorrected and a failing-storage address, is reported.

IPF  Invalid CBC in the storage key for a channel-program prefetch which is unused may result in any of the following:
- The I/O operation is completed, and no machine-check condition is reported.
- The I/O operation is completed, and system recovery, with storage-key error uncorrected and a failing-storage address, is reported.

MC  Same as PD for CPU references, but a channel-subsystem reference may result in the following combinations of I/O-error conditions and machine-check conditions:
- An I/O-error condition is reported, and no machine-check condition is reported.
- An I/O-error condition is reported; system recovery, with or without storage-key error uncorrected and a failing-storage address, is reported.

PD  Instruction-processing damage (either with or without backup), with or without a storage-key error uncorrected and failing-storage address, is reported.

Invalid CBC in Storage Keys (Part 2 of 2)

INVALID CBC IN REGISTERS

When invalid CBC is detected in a CPU register, a machine-check condition may be recognized. CPU registers include the general, floating-point, and control registers, the current PSW, the prefix register, the TOD clock, the CPU timer, and the clock comparator.

When a machine-check interruption occurs, whether or not it is due to invalid CBC in a CPU register, the following actions affecting the CPU registers, other than the prefix register and the TOD-clock, are taken as part of the interruption.

1. The contents of the registers are saved in assigned storage locations. Any register which is in error is identified by a corresponding validity bit of zero in the machine-check-interruption code. Malfunctions detected during register saving do not result in additional machine-check-interruption conditions; instead, the correctness of all the information stored is indicated by the appropriate setting of the validity bits.

2. On some models, registers with invalid CBC are then validated, their actual contents being unpredictable. On other models, programmed validation is required.

The prefix register and the TOD clock are not stored during a machine-check interruption, have no corresponding validity bit, and are not validated.

On those models in which registers are not automatically validated as part of the machine-check interruption, a register with invalid CBC will not cause a machine-check-interruption condition.

Chapter 11. Machine-Check Handling 11-9
unless the contents of the register are actually used. In these models, each register may consist of one or more checking blocks, but multiple registers are not included in a single checking block. When only a portion of a register is accessed, invalid CBC in the unused portion of the same register may cause a machine-check-interruption condition. For example, invalid CBC in the right half of a floating-point register may cause a machine-check-interruption condition if a LOAD (LE) operation attempts to replace the left half, or short form, of the register.

Invalid CBC associated with the prefix register cannot safely be reported by the machine-check interruption, since the interruption itself requires that the prefix value be applied to convert real addresses to the corresponding absolute addresses. Invalid CBC in the prefix register causes the CPU to enter the check-stop state immediately.

On those models which do not validate registers during a machine-check interruption, the following instructions will cause validation of a register, provided the information in the register is not used before the register is validated. Other instructions, although they replace the entire contents of a register, do not necessarily cause validation.

General registers are validated by BRANCH AND LINK (BAL, BALR), BRANCH AND SAVE (BAS, BASR), LOAD (L) and LOAD ADDRESS. LOAD (L) and LOAD MULTIPLE validate if the operand is on a word boundary, and LOAD HALFWORD validates if the operand is on a halfword boundary.

Floating-point registers are validated by LOAD (LDR) and, if the operand is on a doubleword boundary, by LOAD (LD).

Control registers may be validated either singly or in groups by using the instruction LOAD CONTROL.

The CPU timer, clock comparator, and prefix register are validated by SET CPU TIMER, SET CLOCK COMPARATOR, and SET PREFIX, respectively.

The TOD clock is validated by SET CLOCK if the TOD-clock control is in the enable-set position.

Programming Note

Depending on the register, and the model, the contents of a register may be validated by the machine-check interruption or the model may require that a program execute a validating instruction after the machine-check interruption has occurred. In the case of the CPU timer, depending on the model, both the machine-check interruption and validating instructions may be required to restore the CPU timer to full working order.

CHECK-STOP STATE

In certain situations it is impossible or undesirable to continue operation when a machine error occurs. In these cases, the CPU may enter the check-stop state, which is indicated by the check-stop indicator.

In general, the CPU may enter the check-stop state whenever an uncorrectable error or other malfunction occurs and the machine is unable to recognize a specific machine-check-interruption condition.

The CPU always enters the check-stop state if any of the following conditions exists:

- **PSW** bit 13 is zero and an exigent machine-check condition is generated.
- During the execution of an interruption due to one exigent machine-check condition, another exigent machine-check condition is detected.
- During a machine-check interruption, the machine-check-interruption code cannot be stored successfully, or the new PSW cannot be fetched successfully.
- Invalid CBC is detected in the prefix register.
- A malfunction in the receiving CPU, which is detected after accepting the order, prevents the successful completion of a SIGNAL PROCESSOR order and the order was a reset, or the receiving CPU cannot determine what the order was. The receiving CPU enters the check-stop state.

There may be many other conditions for particular models when an error may cause check stop.

When the CPU is in the check-stop state, instructions and interruptions are not executed. The TOD clock is normally not affected by the check-stop state. The CPU timer may or may not run in the check-stop state, depending on the error and the model. The start key and stop key are not effective in this state.

The CPU may be removed from the check-stop state by CPU reset.
In a multiprocessing configuration, a CPU entering the check-stop state generates a request for a malfunction-alert external interruption to all CPUs in the configuration. Except for the reception of a malfunction alert, other CPUs and the I/O system are usually unaffected by the check-stop state in a CPU. However, depending on the nature of the condition causing the check stop, other CPUs may also be delayed or stopped, and channel subsystem and I/O activity may be affected.

System Check Stop

In a multiprocessing configuration, some errors, malfunctions, and damage conditions are of such severity that the condition causes all CPUs in the configuration to enter the check-stop state. This condition is called a system check stop. The state of the channel subsystem and I/O activity is unpredictable.

MACHINE-CHECK INTERRUPTION

A request for a machine-check interruption, which is made pending as the result of a machine check, is called a machine-check-interruption condition. There are two types of machine-check-interruption conditions: exigent conditions and repressible conditions.

EXIGENT CONDITIONS

Exigent machine-check-interruption conditions are those in which damage has or would have occurred such that execution of the current instruction or interruption sequence cannot safely continue. Exigent conditions are of two classes: instruction-processing damage and system damage. In addition to indicating specific exigent conditions, system damage is used to report any malfunction or error which cannot be isolated to a less severe report.

Exigent conditions for instruction sequences can be either nullifying exigent conditions or terminating exigent conditions, according to whether the instructions affected are nullified or terminated. Exigent conditions for interruption sequences are terminating exigent conditions. The terms "nullification" and "termination" have the same meaning as that used in Chapter 6, "Interruptions," except that more than one instruction may be involved. Thus a nullifying exigent condition indicates that the CPU has returned to the beginning of a unit of operation prior to the error. A terminating exigent condition means that the results of one or more instructions may have unpredictable values.

REPRESSIBLE CONDITIONS

Repressible machine-check-interruption conditions are those in which the results of the instruction-processing sequence have not been affected. Repressible conditions can be delayed, until the completion of the current instruction or even longer, without affecting the integrity of CPU operation. Repressible conditions are of three classes: recovery, alert, and repressible damage. Each class has one or more subclasses.

A malfunction in the CPU, storage, or operator facilities which has been successfully corrected or circumvented internally without logical damage is called a recovery condition. Depending on the model and the type of malfunction, some or all recovery conditions may be discarded and not reported. Recovery conditions that are reported are grouped in one subclass, system recovery.

A machine-check-interruption condition not directly related to a machine malfunction is called an alert condition. The alert conditions are grouped in two subclasses: degradation and warning.

A malfunction resulting in an incorrect state of a portion of the system not directly affecting sequential CPU operation is called a repressible-damage condition. Repressible-damage conditions are divided into six subclasses, according to the function affected: timing-facility damage, external damage, channel report pending, channel-subsystem damage, service-processor damage, and vector-facility failure.

Programming Notes

1. Even though repressible conditions are usually reported only at normal points of interruption, they may also be reported with exigent machine-check conditions. Thus, if an exigent machine-check condition causes an instruction to be abnormally terminated and a machine-check interruption occurs to report the exigent condition, any pending repressible conditions may also be reported. The meaningfulness of the validity bits depends on what exigent condition is reported.

Chapter 11. Machine-Check Handling 11-11
2. Classification of a damage condition as repressible does not imply that the damage is necessarily less severe than damage classified as an exigent condition. The distinction is whether action must be taken as soon as the damage is detected (exigent) or whether the CPU can continue processing (repressible). For a repressible condition, the current instruction can be completed before taking the machine-check interruption if the CPU is enabled for machine checks; if the CPU is disabled for machine checks, the condition can safely be kept pending until the CPU is again enabled for machine checks.

For example, the CPU may be disabled for machine-check interruptions because it is handling an earlier instruction-processing-damage interruption. If, during that time, an I/O operation encounters a storage error, that condition can be kept pending because it is not expected to interfere with the current machine-check processing. If, however, the CPU also makes a reference to the area of storage containing the error before re-enabling machine-check interruptions, another instruction-processing-damage condition is created, which is treated as an exigent condition and causes the CPU to enter the check-stop state.

3. A repressible condition may be a floating condition. A floating repressible condition is eligible to cause an interruption on any CPU in the configuration. At the point when a CPU accepts an interruption for a floating repressible condition, the condition is no longer eligible to cause an interruption on the remaining CPUs in the configuration.

INTERRUPTION ACTION

A machine-check interruption causes the following actions to be taken. The PSW reflecting the point of interruption is stored as the machine-check old PSW at real location 48. The contents of other registers are stored in register-save areas at real locations 216-231 and 352-511. After the contents of the registers are stored in register-save areas, depending on the model, the registers may be validated with the contents being unpredictable. A failing-storage address may be stored at real location 248 and an external-damage code may be stored at real location 244. A machine-check-interruption code (MCIC) of eight bytes is placed at real location 232. The new PSW is fetched from real location 112. Additionally, a machine-check logout may have occurred. The machine-generated addresses to access the old and new PSW, the MCIC, extended interruption information, and the fixed-logout area are all real addresses.

The fields accessed during the machine-check interruption are summarized in the figure "Machine-Check-Interruption Locations."

<table>
<thead>
<tr>
<th>Information Stored (Fetched)</th>
<th>Starting Location</th>
<th>Length in Bytes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Old PSW</td>
<td>48</td>
<td>8</td>
</tr>
<tr>
<td>New PSW (fetched)</td>
<td>112</td>
<td>8</td>
</tr>
<tr>
<td>Machine-check-interruption code</td>
<td>232</td>
<td>8</td>
</tr>
<tr>
<td>Register-save areas</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CPU timer</td>
<td>216</td>
<td>8</td>
</tr>
<tr>
<td>Clock comparator</td>
<td>224</td>
<td>8</td>
</tr>
<tr>
<td>Floating-point registers 0, 2, 4, 6</td>
<td>352</td>
<td>32</td>
</tr>
<tr>
<td>General registers 0-15</td>
<td>384</td>
<td>64</td>
</tr>
<tr>
<td>Control registers 0-15</td>
<td>448</td>
<td>64</td>
</tr>
<tr>
<td>Extended interruption information</td>
<td></td>
<td></td>
</tr>
<tr>
<td>External-damage code</td>
<td>244</td>
<td>4</td>
</tr>
<tr>
<td>Failing-storage address</td>
<td>248</td>
<td>4</td>
</tr>
<tr>
<td>Fixed-logout area</td>
<td>256</td>
<td>16</td>
</tr>
</tbody>
</table>

Explanation:
* All locations are in real storage.
If the machine-check-interruption code cannot be stored successfully or the new PSW cannot be fetched successfully, the CPU enters the check-stop state.

A repressible machine-check condition can initiate a machine-check interruption only if both PSW bit 13 is one and the associated subclass mask bit, if any, in control register 14 is also one. When it occurs, the interruption does not terminate the execution of the current instruction; the interruption is taken at a normal point of interruption, and no program or supervisor-call interruptions are eliminated. If the machine check occurs during the execution of a machine function, such as a CPU-timer update, the machine-check interruption takes place after the machine function has been completed.

When the CPU is disabled for a particular repressible machine-check condition, the condition remains pending. Depending on the model and the condition, multiple repressible conditions may be held pending for a particular subclass, or only one condition may be held pending for a particular subclass, regardless of the number of conditions that may have been detected for that subclass.

When a repressible machine-check interruption occurs because the interruption condition is in a subclass for which the CPU is enabled, pending conditions in other subclasses may also be indicated in the same interruption code, even though the CPU is disabled for those subclasses. All indicated conditions are then cleared.

If a machine check which is to be reported as a system-recovery condition is detected during the execution of the interruption procedure due to a previous machine-check condition, the system-recovery condition may be combined with the other conditions, discarded, or held pending.

An exigent machine-check condition can cause a machine-check interruption only when PSW bit 13 is one. When a nullifying exigent condition causes a machine-check interruption, the interruption is taken at a normal point of interruption. When a terminating exigent condition causes a machine-check interruption, the interruption terminates the execution of the current instruction and may eliminate the program and supervisor-call interruptions, if any, that would have occurred if execution had continued. Proper execution of the interruption sequence, including the storing of the old PSW and other information, depends on the nature of the malfunction. When an exigent machine-check condition occurs during the execution of a machine function, such as a CPU-timer update, the sequence is not necessarily completed.

If, during the execution of an interruption due to one exigent machine-check condition, another exigent machine check is detected, the CPU enters the check-stop state. If an exigent machine check is detected during an interruption due to a repressible machine-check condition, system damage is reported.

When PSW bit 13 is zero, an exigent machine-check condition causes the CPU to enter the check-stop state.

Machine-check-interruption conditions are handled in the same manner regardless of whether the wait-state bit in the PSW is one or zero: a machine-check condition causes an interruption if the CPU is enabled for that condition.

Machine checks which occur while the rate control is set to the instruction-step position are handled in the same manner as when the control is set to the process position; that is, recovery mechanisms are active, and machine-check interruptions occur when allowed. Machine checks occurring during a manual operation may be indicated to the operator, may generate a system-recovery condition, may result in system damage, or may cause a check stop, depending on the model.

Every reasonable attempt is made to limit the side effects of any machine check and the associated interruption. Normally, interruptions, as well as the progress of I/O operations, remain unaffected. The malfunction, however, may affect these activities, and, if the currently active PSW has bit 13 set to one, the machine-check interruption will indicate the total extent of the damage caused, and not just the damage which originated the condition.

**POINT OF INTERRUPTION**

The point in the processing which is indicated by the interruption and used as a reference point by the machine to determine and indicate the validity of the status stored is referred to as the point of interruption.

Because of the checkpoint capability in models with CPU retry, the interruption resulting from an exigent machine-check-interruption condition may indicate a point in the CPU processing sequence which is logically prior to the error. Additionally, the model may have some choice as to which point in the CPU processing sequence the interruption is indicated, and, in some cases, the status which can be indicated as valid depends on the point chosen.

Chapter 11. Machine-Check Handling 11-13
Only certain points in the processing may be used as a point of interruption. For repressible machine-check interruptions, the point of interruption must be after one unit of operation is completed and any associated program or supervisor-call interruption is taken, and before the next unit of operation is begun.

Exigent machine-check conditions for instruction sequences are those in which damage has or would have occurred to the instruction stream. Thus, the damage can normally be associated with a point part way though an instruction, and this point is called the point of damage. In some cases there may be one or more instructions separating the point of damage and the point of interruption, and the processing associated with one or more instructions may be damaged. When the point of interruption is a point prior to the point of damage due to a nullifiable exigent machine-check condition, the point of interruption can be only at the same points as for repressible machine-check conditions.

In addition to the point of interruption permitted for repressible machine-check conditions, the point of interruption for a terminating exigent machine-check condition may also be after the unit of operation is completed but before any associated program or supervisor-call interruption occurs. In this case, a valid PSW instruction address is defined as that which would have been stored in the old PSW for the program or supervisor-call interruption. Since the operation has been terminated, the values in the result fields, other than the instruction address, are unpredictable. Thus the validity bits associated with fields which are due to be changed by the instruction stream are meaningless when a terminating exigent machine-check condition is reported.

When the point of interruption and the point of damage due to an exigent machine-check condition are separated by a checkpoint-synchronization function, the damage has not been isolated to a particular program, and system damage is indicated.

Programming Note

When an exigent machine-check-interruption condition occurs, the point of interruption which is chosen affects the amount of damage which must be indicated. An attempt is made, when possible, to choose a point of interruption which permits the minimum indication of damage. In general, the preference is the interruption point immediately preceding the error.

When all the status information stored as a result of an exigent machine-check-interruption condition does not reflect the same point, an attempt is made when possible to choose the point of interruption so that the instruction address which is stored in the machine-check old PSW is valid.

MACHINE-CHECK-INTERRUPTION CODE

On all machine-check interruptions, a machine-check-interruption code (MCIC) is stored at the doubleword starting at real location 232 and has the format shown in the figure "Machine-Check Interruption-Code Format." Bits in the MCIC which are not assigned, or not implemented by a particular model, are stored as zeros.
### Machine-Check Interruption-Code Format

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>System damage (SD)</td>
</tr>
<tr>
<td>1</td>
<td>Instruction-processing damage (PD)</td>
</tr>
<tr>
<td>2</td>
<td>System recovery (SR)</td>
</tr>
<tr>
<td>3</td>
<td>Timing-facility damage (CD)</td>
</tr>
<tr>
<td>4</td>
<td>External damage (ED)</td>
</tr>
<tr>
<td>5</td>
<td>Vector-facility failure (VF)</td>
</tr>
<tr>
<td>6</td>
<td>Degradation (DG)</td>
</tr>
<tr>
<td>7</td>
<td>Warning (W)</td>
</tr>
<tr>
<td>8</td>
<td>Channel report pending (CP)</td>
</tr>
<tr>
<td>9</td>
<td>Service-processor damage (SP)</td>
</tr>
<tr>
<td>10</td>
<td>Channel-subsystem damage (CK)</td>
</tr>
<tr>
<td>11</td>
<td>Vector-facility source (VS)</td>
</tr>
<tr>
<td>12</td>
<td>Backed up (B)</td>
</tr>
<tr>
<td>13</td>
<td>Storage error uncorrected (SE)</td>
</tr>
<tr>
<td>14</td>
<td>Storage error corrected (SC)</td>
</tr>
<tr>
<td>15</td>
<td>Storage-key error uncorrected (KE)</td>
</tr>
<tr>
<td>16</td>
<td>Storage degradation (DS)</td>
</tr>
<tr>
<td>17</td>
<td>PSW-MWP validity (WP)</td>
</tr>
<tr>
<td>18</td>
<td>PSW mask and key validity (MS)</td>
</tr>
<tr>
<td>19</td>
<td>PSW-program-mask and condition-code validity (PM)</td>
</tr>
<tr>
<td>20</td>
<td>PSW-instruction-address validity (IA)</td>
</tr>
<tr>
<td>21</td>
<td>Failing-storage-address validity (FA)</td>
</tr>
<tr>
<td>22</td>
<td>External-damage-code validity (EC)</td>
</tr>
<tr>
<td>23</td>
<td>Floating-point-register validity (FP)</td>
</tr>
<tr>
<td>24</td>
<td>General-register validity (GR)</td>
</tr>
<tr>
<td>25</td>
<td>Control-register validity (CR)</td>
</tr>
<tr>
<td>26</td>
<td>Storage logical validity (ST)</td>
</tr>
<tr>
<td>27</td>
<td>Indirect storage error (IE)</td>
</tr>
<tr>
<td>28</td>
<td>Delayed-access exception (DA)</td>
</tr>
<tr>
<td>29</td>
<td>CPU-timer validity (CT)</td>
</tr>
<tr>
<td>30</td>
<td>Clock-comparator validity (CC)</td>
</tr>
</tbody>
</table>

**Note:** All other bits of the MCIC are unassigned and stored as zeros.

**SUBCLASS**

Bits 0-2 and 4-11 are the subclass bits which identify the type of machine-check condition causing the interruption. At least one of the subclass bits is stored as a one. When multiple errors have occurred, several subclass bits may be set to ones.

**System Damage**

Bit 0 (SD), when one, indicates that damage has occurred which cannot be isolated to one or more of the less severe machine-check subclasses. When system damage is indicated, the remaining bits in the machine-check-interruption code are not meaningful, and information stored in the register-save areas and machine-check extended-interruption fields is not meaningful.

System damage is a terminating exigent condition and has no subclass-mask bit.

**Instruction-Processing Damage**

Bit 1 (PD), when one, indicates that damage has occurred to the instruction processing of the CPU.

The exact meaning of bit 1 depends on the setting of the backed-up bit, bit
When the backed-up bit is one, the condition is called processing backup. When the backed-up bit is zero, the condition is called processing damage. These two conditions are described in the section "Synchronous Machine-Check-Interruption Conditions" in this chapter.

Instruction-processing damage can be a nullifying or a terminating exigent condition and has no subclass-mask bit.

System Recovery

Bit 2 (SR), when one, indicates that malfunctions were detected but did not result in damage or have been successfully corrected. Some malfunctions detected as part of an I/O operation may result in a system-recovery condition in addition to an I/O-error condition. The presence and extent of the system-recovery capability depend on the model.

System recovery is a repressible condition. It is masked by the recovery subclass-mask bit, which is in bit position 4 of control register 14.

Programming Notes

1. System recovery may be used to report a failing-storage address detected by a CPU prefetch or by an I/O operation.

2. Unless the corresponding validity bits are ones, the indication of system recovery does not imply storage logical validity, or that the fields stored as a result of the machine-check interruption are valid.

Timing-Facility Damage

Bit 4 (CD), when one, indicates that damage has occurred to the TOD clock, the CPU timer, the clock comparator, or to the CPU-timer or clock-comparator external-interruption conditions. The timing-facility-damage machine-check condition is set whenever any of the following occurs:

1. The TOD clock accessed by this CPU enters the error or not-operational state.

2. The CPU timer is damaged, and the CPU is enabled for CPU-timer external interruptions. On some models, this condition may be recognized even when the CPU is not enabled for CPU-timer interruptions. Depending on the model, the machine-check condition may be generated only as the CPU timer enters an error state. Or, the machine-check condition may be continuously generated whenever the CPU is enabled for CPU-timer interruptions, until the CPU timer is validated.

3. The clock comparator is damaged, and the CPU is enabled for clock-comparator external interruptions. On some models, this condition may be recognized even when the CPU is not enabled for clock-comparator interruptions.

Timing-facility damage may also be set along with instruction-processing damage when an instruction which accesses the TOD clock, CPU timer, or clock comparator produces incorrect results. Depending on the model, the CPU timer or clock comparator may be validated by the interruption which reports the CPU timer or clock comparator as invalid.

Timing-facility damage is a repressible condition. It is masked by the timing-facility subclass-mask bit, which is in bit position 6 of control register 14.

Programming Note

Timing-facility-damage conditions for the CPU timer and the clock comparator are not recognized on most models when these facilities are not in use. The facilities are considered not in use when the CPU is disabled for the corresponding external interruptions (PSW bit 7, or the subclass-mask bits, bits 20 and 21 of control register 0), are zero, and when the corresponding set and store instructions are not executed. Timing-facility-damage conditions that are already pending remain pending, however, when the CPU is disabled for the corresponding external interruption.

Timing-facility-damage conditions due to damage to the TOD clock are always recognized.

External Damage

Bit 5 (ED), when one, indicates that damage has occurred during operations not directly associated with processing the current instruction.

When bit 5, external damage, is one and bit 26, external-damage-code validity, is also one, the external-damage code has been stored to indicate, in more detail, the cause of the external-damage.
machine-check interruption. When the external damage cannot be isolated to one or more of the conditions as defined in the external-damage code, or when the detailed indication for the condition is not implemented by the model, external damage is indicated with bit 26 set to zero. The presence and extent of reporting external damage depend on the model.

External damage is a repressible condition. It is masked by the external-damage subclass-mask bit, which is in bit position 6 of control register 14.

Vector-Facility Failure

Bit 6 (VF) of the machine-check-interruption code, when one, indicates that the vector facility has failed to such an extent that the service processor has made the facility not available.

This bit may be set to one regardless of whether the vector-control bit, bit 14 of control register 0, is one or zero.

Vector-facility failure is a repressible condition and has no subclass-mask bit.

Degradation

Bit 7 (DG), when one, indicates that continuous degradation of system performance, more serious than that indicated by system recovery, has occurred. Degradation may be reported when system-recovery conditions exceed a machine-preestablished threshold or when unit deletion has occurred. The presence and extent of the degradation-report capability depend on the model.

Degradation is a repressible condition. It is masked by the degradation subclass-mask bit, which is in bit position 5 of control register 14.

Warning

Bit 8 (W), when one, indicates that damage is imminent in some part of the system (for example, that power is about to fail, or that a loss of cooling is occurring). Whether warning conditions are recognized depends on the model.

If the condition responsible for the imminent damage is removed before the interruption request is honored (for example, if power is restored), the request does not remain pending, and no interruption occurs. Conversely, the request is not cleared by the interruption, and, if the condition persists, more than one interruption may result from the same condition.

Warning is a repressible condition. It is masked by the warning subclass-mask bit, which is in bit position 7 of control register 14.

Channel Report Pending

Bit 9 (CP), when one, indicates that a channel report, consisting of one or more channel-report words, has been made pending, and the contents of the channel-report words describe, in further detail, the effect of the malfunction and the results of analysis or action performed. A channel report becomes pending when one of the following conditions has occurred:

1. Channel-subsystem recovery has been completed. The channel-subsystem recovery may have been initiated with no prior notice to the program or may have been a result of a condition previously reported to the program.

2. The function specified by RESET CHANNEL PATH has been completed.

The channel-report words which make up the channel report may be cleared, one at a time, by execution of the instruction STORE CHANNEL REPORT WORD, which is described in Chapter 14, "I/O Instructions."

Bit 9 is meaningless when channel-subsystem damage is reported.

Channel report pending is a floating repressible condition. It is masked by the channel-report-pending subclass-mask bit, which is in bit position 3 of control register 14.

Service-Processor Damage

Bit 10 (SP), when one, indicates that damage has occurred to the service processor. Service-processor damage may be made pending at all CPUs in the configuration, or it may be detected independently by each CPU. The presence and extent of reporting service-processor damage depend on the model.

Service-processor damage is a repressible condition and has no subclass-mask bit.
Channel-Subsystem Damage

Bit 11 (CK), when one, indicates that an error or malfunction has occurred in the channel subsystem, or that the channel subsystem is in the check-stop state. The channel subsystem enters the check-stop state when a malfunction occurs which is so severe that the channel subsystem cannot continue, or if power is lost in the channel subsystem.

Channel-subsystem damage is a floating repressible condition and has no subclass-mask bit.

Vector-Facility Source

Bit 13 (VS) of the machine-check-interruption code, when one, indicates that the vector facility is the source of the reported machine-check condition. Vector-facility source is reported together with instruction-processing damage. When this bit is one, the contents of vector-facility registers may have been damaged.

This bit may be set to one regardless of whether the vector-control bit, bit 14 of control register 0, is one or zero.

Bit 13 is not meaningful when vector-facility failure is reported.

TIME OF INTERRUPTION OCCURRENCE

Bit 14 (B) of the machine-check-interruption code indicates when the interruption occurred in relation to the error.

Backed Up

Bit 14 (B), when one, indicates that the point of interruption is at a checkpoint before the point of error. This bit is meaningful only when the instruction-processing-damage bit, bit 1, is also set to one. The presence and extent of the capability to indicate a backed-up condition depend on the model.

SYNCHRONOUS MACHINE-CHECK-INTERRUPTION CONDITIONS

The instruction-processing damage and backed-up bits, bits 1 and 14 of the machine-check-interruption code, identify, in combination, two conditions.

Processing Backup

The processing-backup condition indicates that the point of interruption is prior to the point, or points, of error. This is a nullifying exigent condition. When all of the validity bits associated with CPU status are indicated as valid, the machine has successfully returned to a checkpoint prior to the malfunction, and no damage has yet occurred. The validity bits in the machine-check-interruption code which must be one for this to be the case are as follows:

<table>
<thead>
<tr>
<th>MCIC Bit</th>
<th>Fields Covered by Bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>20</td>
<td>PSW MWP bits</td>
</tr>
<tr>
<td>21</td>
<td>PSW mask and key</td>
</tr>
<tr>
<td>22</td>
<td>PSW program mask and</td>
</tr>
<tr>
<td></td>
<td>condition code</td>
</tr>
<tr>
<td>23</td>
<td>PSW instruction address</td>
</tr>
<tr>
<td>27</td>
<td>Floating-point registers</td>
</tr>
<tr>
<td>28</td>
<td>General registers</td>
</tr>
<tr>
<td>29</td>
<td>Control registers</td>
</tr>
<tr>
<td>31</td>
<td>Storage logical validity</td>
</tr>
<tr>
<td></td>
<td>(result fields within</td>
</tr>
<tr>
<td></td>
<td>current checkpoint</td>
</tr>
<tr>
<td></td>
<td>interval)</td>
</tr>
<tr>
<td>46</td>
<td>CPU timer</td>
</tr>
<tr>
<td>47</td>
<td>Clock comparator</td>
</tr>
</tbody>
</table>

Programming Note

The processing-backup condition is reported rather than system recovery to indicate that a malfunction or failure stands in the way of continued operation of the CPU. The malfunction has not been circumvented, and damage would have occurred if instruction processing had continued.

Processing Damage

The processing-damage condition indicates that damage has occurred to the instruction processing of the CPU. The point of interruption is a point beyond some or all of the points of damage. Processing damage is a terminating exigent condition; therefore, the contents of result fields may be unpredictable and still indicated as valid.

Processing damage may include malfunctions in program-event recording, monitor call, tracing, and dynamic address
translation. Processing damage causes any supervisor-call-interruption condition and program-interruption condition to be discarded. However, the contents of the old PSW and interruption-code locations for these interruptions may be set to unpredictable values.

STORAGE-ERROR TYPE

Bits 16-18 of the machine-check-interruption code are used to indicate an invalid CBC or a near-valid CBC detected in main storage or an invalid CBC in a storage key. Bit 19, storage degradation, may be indicated concurrently with bit 17. The failing-storage-address field, when indicated as valid, identifies a location within the storage checking block containing the error, or, for storage-key error uncorrected, within the block associated with the storage key. Bit 32, indirect storage error, may be set to one to indicate that the location designated by the failing-storage address is not the original source of the error.

The storage-error-uncorrected and storage-key-error-uncorrected bits do not in themselves indicate the occurrence of damage because the error detected may not have affected a result. The portion of the configuration affected by an invalid CBC is indicated in the subclass field of the machine-check-interruption code.

Storage errors detected for a channel program, when indicated as I/O-error conditions, may also be reported as system recovery. CBC errors that occur in storage or in the storage key and that are detected on prefetched or unused data for a CPU program may or may not be reported, depending on the model.

Storage Error Uncorrected

Bit 16 (SE), when one, indicates that a checking block in main storage contained invalid CBC and that the information could not be corrected. The contents of the checking block in main storage or may not have been restored to valid CBC. The location reported may have been accessed or prefetched for this CPU or for another CPU or for a channel program, or it may have been accessed as the result of a model-dependent storage access. The presence and extent of the storage-error-correction capability depend on the model. This indication may or may not be accompanied by an indication of storage degradation, bit 19 (DS).

Storage-Key Error Uncorrected

Bit 18 (KE), when one, indicates that a storage key contained invalid CBC and that the information could not be corrected. The contents of the checking block in the storage key have not been changed. The storage key may have been accessed or prefetched for this CPU or for another CPU or for a channel program, or it may have been accessed as the result of a model-dependent storage access.

Storage Degradation

Bit 19 (DS), when one, indicates that performance degradation has occurred for the reported storage-error-corrected condition.

Storage degradation indicates that although the associated storage error has been corrected, the correction process involved a substantial amount of time. Thus, this bit indicates that use of the associated block of storage should be avoided, if possible.

The indication of storage degradation has meaning only when bit 17, storage error corrected, is also one. The presence and extent of reporting storage degradation depend on the model.

Programming Note

Because storage error corrected is normally reported with system recovery, the recovery subclass mask, bit 4 of control register 14, should be set to one in order for storage degradation to be indicated.
MACHINE-CHECK INTERRUPTION-CODE VALIDITY

Bits 20-24, 26-31, 46, and 47 of the machine-check-interruption code are validity bits. Each bit indicates the validity of a particular field in storage. With the exception of the storage-logical-validity bit (bit 31), each bit is associated with a field stored during the machine-check interruption. When a validity bit is one, it indicates that the saved value placed in the corresponding storage field is valid with respect to the indicated point of interruption and that no error was detected when the data was stored.

When a validity bit is zero, one or more of the following conditions may have occurred: the original information was incorrect, the original information had invalid CBC, additional malfunctions were detected while storing the information, or none or only part of the information was stored. Even though the information is unpredictable, the machine attempts, when possible, to place valid CBC in the storage field and thus reduce the possibility of additional machine checks being caused.

The validity bits for the floating-point registers, general registers, control registers, CPU timer, and clock comparator indicate the validity of the saved value placed in the corresponding save area. The information in these registers after the machine-check interruption is not necessarily correct even when the correct value has been placed in the save area and the validity bit set to one. The use of the registers and the operation of the facility associated with the control registers, CPU timer, and clock comparator are unpredictable until these registers are validated. (See the section "Invalid CBC in Registers" earlier in this chapter.)

PSW-MWP Validity

Bit 20 (WP), when one, indicates that bits 12-15 of the machine-check old PSW are correct.

PSW Program-Mask and Condition-Code Validity

Bit 22 (PM), when one, indicates that the program mask and condition code of the machine-check old PSW are correct.

PSW-Instruction-Address Validity

Bit 23 (IA), when one, indicates that the addressing mode and instruction address (bits 32-63) of the machine-check old PSW are correct.

Failing-Storage-Address Validity

Bit 24 (FA), when one, indicates that a correct failing-storage address has been placed at real location 298 after a storage-error-uncorrected, storage-key-error-uncorrected, or storage-error-corrected condition has occurred. The presence and extent of the capability to identify the failing-storage location depend on the model. When no such errors are reported, that is, bits 16-18 of the machine-check-interruption code are zeros, the failing-storage address is meaningless, even though it may be indicated as valid.

External-Damage-Code Validity

Bit 26 (EC), when one, and provided that bit 5, external damage, is also one, indicates that a valid external-damage code has been stored in the word at location 244. When bit 5 is zero, bit 26 has no meaning.

Floating-Point-Register Validity

Bit 27 (FP), when one, indicates that the contents of the floating-point-register save area at real locations 352-383 reflect the correct state of the floating-point registers at the point of interruption.

General-Register Validity

Bit 28 (GR), when one, indicates that the contents of the general-register

11-20  370-XA Principles of Operation
Control-Register Validity

Bit 29 (CR), when one, indicates that the contents of the control-register save area at real locations 384-447 reflect the correct state of the general registers at the point of interruption.

Storage Logical Validity

Bit 31 (ST), when one, indicates that the storage locations, the contents of which are modified by the instructions being executed, contain the correct information relative to the point of interruption. That is, all stores before the point of interruption are completed, and all stores, if any, after the point of interruption are suppressed. When a store before the point of interruption is suppressed because of an invalid CBC, the storage-logical-validity bit may be indicated as one, provided that the invalid CBC has been preserved as invalid.

When instruction-processing damage is indicated but processing backup is not indicated, the storage-logical-validity bit has no meaning.

Storage logical validity reflects only the instruction-processing activity and does not reflect errors in the state of storage as the result of I/O operations, or of the storing of the old PSW and other interruption information.

Indirect Storage Error

Bit 32 (IE), when one, indicates that the physical main-storage location identified by the failing-storage address is not the original source of the error. Instead, the error originated in another level of the storage hierarchy and has been propagated to the current physical-storage portion of the storage hierarchy. Bit 32 is meaningful only when bit 16 or 18 (storage error uncorrected or storage-key error uncorrected) of the machine-check-interruption code is one. When bits 16 and 18 are both zeros, bit 32 has no meaning.

For errors originating outside the storage hierarchy, the attempt to store is rejected, and the appropriate error indication is presented. When an error is detected during implicit movement of information inside the storage hierarchy, the action is not rejected and reported in this manner because the movement may be asynchronous and may be initiated as the result of an attempt to access completely unrelated information. Instead, errors in the contents of the source during implicit moving of information from one portion of the storage hierarchy to another may be preserved in the target area by placing a special invalid CBC in the checking block associated with the target location. These propagated errors, when detected later, are reported as indirect storage errors. The original source of such an error may have been in a cache associated with an I/O processor or a CPU, or the error may have been the result of a data-path failure in transmitting data from one portion of the storage hierarchy to another. Additionally, a propagated error may be generated during the movement of data from one physical portion of storage to another as the result of a storage-reconfiguration action.

The presence and extent of reporting indirect storage error depend on the model.

Programming Note

See the programming notes under TEST BLOCK in Chapter 10, "Control Instructions," for the action which should be taken after storage errors are reported.

Delayed Access Exception

Bit 34 (DA), when one, indicates that an access exception was detected during a storage access using DAT when no such exception was detected by an earlier test for access exceptions.

Bit 34 is a modifier to instruction-processing damage (bit 1) and is meaningful only when bit 1 of the machine-check-interruption code is one. When bit 1 is zero, bit 34 has no meaning. The presence and extent of reporting delayed access exception depend on the model.

Programming Note

The occurrence of a delayed access exception normally indicates that the program is using an improper procedure to update the DAT tables.
CPU-Timer Validity

Bit 46 (CT), when one, indicates that the CPU timer is not in error and that the contents of the CPU-timer save area at real location 216 reflect the correct state of the CPU timer at the time the interruption occurred.

Clock-Comparator Validity

Bit 47 (CC), when one, indicates that the clock comparator is not in error and that the contents of the clock-comparator save area at real location 224 reflect the correct state of the clock comparator.

Programming Note

The validity bits must be used in conjunction with the subclass bits and the backed-up bit in order to determine the extent of the damage caused by a machine-check condition. No damage has occurred to the system when all of the following are true:

- The four PSW-validity bits, the three register-validity bits, the two timing-facility-validity bits, and the storage-logical-validity bit are all ones.
- The damage-subclass bits 0, 4, and 11 are zeros.
- The instruction-processing-damage bit is zero or, if one, the backed-up bit is also one.

MACHINE-CHECK EXTENDED INTERRUPTION INFORMATION

As part of the machine-check interruption, in some cases, extended interruption information is placed in fixed areas assigned in storage. The contents of registers associated with the CPU are placed in register-save areas. For external damage, additional information is provided for some models by storing an external-damage code. When storage error uncorrected, storage error corrected, or storage-key error uncorrected is indicated, the failing-storage address is saved.

Each of these fields has associated with it a validity bit in the machine-check-interruption code. If, for any reason, the machine cannot store the proper information in the field, the associated validity bit is set to zero.

REGISTER-SAVE AREAS

As part of the machine-check interruption, the current contents of the CPU registers, except for the prefix register and the TOD clock, are stored in five register-save areas assigned in storage. Each of these areas has associated with it a validity bit in the machine-check-interruption code. If, for any reason, the machine cannot store the proper information in the field, the associated validity bit is set to zero.

The following are the five sets of registers and the real locations in storage where their contents are saved during a machine-check interruption.

<table>
<thead>
<tr>
<th>Locations</th>
<th>Registers</th>
</tr>
</thead>
<tbody>
<tr>
<td>216-223</td>
<td>CPU timer</td>
</tr>
<tr>
<td>224-231</td>
<td>Clock comparator</td>
</tr>
<tr>
<td>352-383</td>
<td>Floating-point registers 0, 2, 4, 6</td>
</tr>
<tr>
<td>384-447</td>
<td>General registers 0-15</td>
</tr>
<tr>
<td>448-511</td>
<td>Control registers 0-15</td>
</tr>
</tbody>
</table>

EXTERNAL-DAMAGE CODE

The word at real location 244 is the external-damage code. This field, when implemented and indicated as valid, describes the cause of external damage. The field is valid only when the external-damage bit and the external-damage-validity bit (bits 5 and 26 in the machine-check-interruption code) are both ones. The presence and extent of reporting an external-damage code depend on the model.

The external-damage code has the following format:

```
0 0 0 0 0 0 0 0 0 X X N F 0 0 0
```

Expanded Storage Not Operational (XN): Bit 8, when one, indicates that the controller associated with some or all of the expanded storage in the configuration has become not operational.

Expanded-storage-not-operational conditions are reported to all CPUs in the configuration.

Expanded-Storage Control Failure (XF): Bit 9, when one, indicates that a malfunction has been detected in a controller associated with some or all...
of the expanded storage in the configuration. When expanded-storage control failure is indicated, the blocks of the expanded storage contain either the proper contents or a preserved error.

Expanded-storage-control-failure conditions are reported to all CPUs in the configuration.

Reserved: Bits 0-7 and 10-31 are reserved for future expansion and are always set to zeros.

FAILING-STORAGE ADDRESS

When storage error uncorrected, storage error corrected, or storage-key error uncorrected is indicated in the machine-check-interruption code, the associated address, called the failing-storage address, is stored in bit positions 1-31 of the word at real location 248. Bit 0 of that word is set to zero. The field is valid only if the failing-storage-address validity bit, bit 24 of the machine-check-interruption code, is one.

In the case of storage errors, the failing-storage address may designate any byte within the checking block. For storage-key error uncorrected, the failing-storage address may designate any address within the block of storage associated with the storage key that is in error. When an error is detected in more than one location before the interruption, the failing-storage address may designate any of the failing locations. The address stored is an absolute address; that is, the value stored is the address that is used to reference storage after dynamic address translation and prefixing have been applied.

HANDLING OF MACHINE-CHECK CONDITIONS

FLOATING INTERRUPTION CONDITIONS

An interruption condition which is made available to any CPU in a multiprocessing configuration is called a floating interruption condition. The first CPU that accepts the interruption clears the interruption condition, and it is no longer available to any other CPU in the configuration.

Floating interruption conditions include service-signal external-interruption and I/O-interruption conditions. Two machine-check-interruption conditions, channel report pending and channel-subsystem damage, are floating interruption conditions. Depending on the model, some machine-check-interruption conditions associated with system recovery and warning may also be floating interruption conditions.

A floating interruption is presented to the first CPU in the configuration which is enabled for the interruption condition and can accept the interruption. A CPU cannot accept the interruption when it is in the check-stop state, has an invalid prefix, is performing an unending string of interruptions due to a PSW-format error of the type that is recognized early or is in the stopped state. However, a CPU with the rate control set to instruction step can accept the interruption when the start key is activated.

Programming Note

When a CPU enters the check-stop state in a multiprocessing configuration, the program on another CPU can determine whether a floating interruption may have been reported to the failing CPU and then lost. This can be accomplished if the interruption program places zeros in the real storage locations containing old PSWs and interruption codes after the interruption has been handled (or has been moved into another area for later processing). After a CPU enters the check-stop state, the program in another CPU can inspect the old-PSW and interruption-code locations of the failing CPU. A nonzero value in an old PSW or interruption code indicates that the CPU has been interrupted but the program did not complete the handling of the interruption.

Floating Machine-Check- Interruption Conditions

Floating machine-check-interruption conditions are reset only by the manually initiated resets through the operator facilities. When a machine check occurs which prohibits completion of a floating machine-check interruption, the interruption condition is no longer considered a floating interruption condition, and system damage is indicated.

Floating I/O Interruptions

The detection of a machine malfunction by the channel subsystem, while in the process of presenting an I/O-interruption request for a floating I/O interruption, may be reported as channel report pending or as channel-subsystem damage. Detection of a machine malfunction by a CPU, while in the process of
accepting a floating I/O interruption, is reported as system damage.

**MACHINE-CHECK MASKING**

All machine-check interruptions are under control of the machine-check mask, PSW bit 13. In addition, some machine-check conditions are controlled by subclass masks in control register 14.

The exigent machine-check conditions (system damage and instruction-processing damage) are controlled only by the machine-check mask, PSW bit 13. When PSW bit 13 is one, an exigent condition causes a machine-check interruption. When PSW bit 13 is zero, the occurrence of an exigent machine-check condition causes the CPU to enter the check-stop state.

The repressible machine-check conditions, except channel-subsystem damage and service-processor damage, are controlled both by the machine-check mask, PSW bit 13, and by five subclass-mask bits in control register 14. If PSW bit 13 is one and one of the subclass-mask bits is one, the associated condition initiates a machine-check interruption. If a subclass-mask bit is zero, the associated condition does not initiate an interruption but is held pending. However, when a machine-check interruption is initiated because of a condition for which the CPU is enabled, those conditions for which the CPU is not enabled may be presented along with the condition which initiates the interruption. All conditions presented are then cleared.

Control register 14 contains mask bits that specify whether certain conditions can cause machine-check interruptions; it has the following format:

```
<table>
<thead>
<tr>
<th>CRDEW</th>
<th>MMMMM</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 3 7</td>
<td></td>
</tr>
</tbody>
</table>
```

Bits 3-7 of control register 14 are the subclass masks for repressible machine-check conditions. In addition, bit 0 of control register 14 is initialized to one, but is otherwise ignored by the machine.

**Programming Note**

The program should avoid, whenever possible, operating with PSW bit 13, the machine-check mask, set to zero, since any exigent machine-check condition which is recognized during this situation will cause the CPU to enter the check-stop state. In particular, the program should avoid executing I/O instructions or allowing I/O interruptions with PSW bit 13 zero.

**Channel-Report-Pending Subclass Mask**

Bit 3 (CM) of control register 14 controls channel-report-pending interruption conditions. This bit is initialized to zero.

**Recovery Subclass Mask**

Bit 4 (RM) of control register 14 controls system-recovery interruption conditions. This bit is initialized to zero.

**Degradation Subclass Mask**

Bit 5 (DM) of control register 14 controls degradation interruption conditions. This bit is initialized to zero.

**External-Damage Subclass Mask**

Bit 6 (EM) of control register 14 controls timing-facility-damage and external-damage interruption conditions. This bit is initialized to one.

**Warning Subclass Mask**

Bit 7 (WM) of control register 14 controls warning interruption conditions. This bit is initialized to zero.

**MACHINE-CHECK LOGOUT**

As part of the machine-check interruption, some models may place model-dependent information in the fixed-login area. This area is 16 bytes in length and starts at real location 256.

**SUMMARY OF MACHINE-CHECK MASKING**

A summary of machine-check masking is given in the figures "Machine-Condition Masking" and "Machine-Check Control-Register Bits."
### Machine-Check Condition

<table>
<thead>
<tr>
<th>MCIC Bit</th>
<th>Subclass</th>
<th>Subclass Mask</th>
<th>Action When CPU Disabled for Subclass</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>System damage</td>
<td>-</td>
<td>Check stop</td>
</tr>
<tr>
<td>1</td>
<td>Instruction-processing damage</td>
<td>RM</td>
<td>Check stop</td>
</tr>
<tr>
<td>2</td>
<td>System recovery</td>
<td></td>
<td>Y</td>
</tr>
<tr>
<td>4</td>
<td>Timing-facility damage</td>
<td>EM</td>
<td>P</td>
</tr>
<tr>
<td>5</td>
<td>External damage</td>
<td>EM</td>
<td>P</td>
</tr>
<tr>
<td>6</td>
<td>Vector-facility failure</td>
<td>-</td>
<td>P</td>
</tr>
<tr>
<td>7</td>
<td>Degradation</td>
<td>DM</td>
<td>P</td>
</tr>
<tr>
<td>8</td>
<td>Warning</td>
<td>WM</td>
<td>P</td>
</tr>
<tr>
<td>9</td>
<td>Channel report pending</td>
<td>CM</td>
<td>P</td>
</tr>
<tr>
<td>10</td>
<td>Service-processor damage</td>
<td>-</td>
<td>P</td>
</tr>
<tr>
<td>11</td>
<td>Channel-subsystem damage</td>
<td>-</td>
<td>P</td>
</tr>
</tbody>
</table>

**Explanation:**

- The condition does not have a subclass mask.
- P Indication is held pending.
- Y Indication may be held pending or may be discarded.

**CM** Channel-report-pending subclass mask (bit 3 of CR14).
**DM** Degradation subclass mask (bit 5 of CR14).
**EM** External-damage subclass mask (bit 6 of CR14).
**RM** Recovery subclass mask (bit 4 of CR14).
**WM** Warning subclass mask (bit 7 of CR14).

### Machine-Check-Condition Masking

<table>
<thead>
<tr>
<th>Bit Description</th>
<th>Control Register 14 Bit Position</th>
<th>State of Bit on Initial CPU Reset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Channel-report-pending subclass mask</td>
<td>3</td>
<td>0</td>
</tr>
<tr>
<td>Recovery subclass mask</td>
<td>4</td>
<td>0</td>
</tr>
<tr>
<td>Degradation subclass mask</td>
<td>5</td>
<td>0</td>
</tr>
<tr>
<td>External-damage subclass mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>Warning subclass mask</td>
<td>7</td>
<td>0</td>
</tr>
</tbody>
</table>

**Machine-Check Control-Register Bits**
MANUAL OPERATION

The operator facilities provide functions for the manual operation and control of the machine. The functions include operator-to-machine communication, indication of machine status, control over the setting of the TOD clock, initial program loading, resets, and other manual controls for operator intervention in normal machine operation.

A model may provide additional operator facilities which are not described in this chapter. Examples are the means to indicate specific error conditions in the equipment, to change equipment configurations, and to facilitate maintenance. Furthermore, controls covered in this chapter may have additional settings which are not described here. Such additional facilities and settings may be described in the appropriate System Library publication.

Most models provide, in association with the operator facilities, a console device which may be used as an I/O device for operator communication with the program; this console device may also be used to implement some or all of the facilities described in this chapter.

The operator facilities may be implemented on different models in various technologies and configurations. On some models, more than one set of physical representations of some keys, controls, and indicators may be provided, such as on multiple local or remote operating stations, which may be effective concurrently.

A machine malfunction that prevents a manual operation from being performed correctly, as defined for that operation, may cause the CPU to enter the check-stop state or give some other indication to the operator that the operation has failed. Alternatively, a machine malfunction may cause a machine-check-interruption condition to be recognized.

BASIC OPERATOR FACILITIES

ADDRESS-COMPARE CONTROLS

The address-compare controls provide a way to stop the CPU when a preset address matches the address used in a specified type of main-storage reference.
One of the address-compare controls is used to set up the address to be compared with the storage address.

Another control provides at least two positions to specify the action, if any, to be taken when the address match occurs:

1. The normal position disables the address-compare operation.
2. The stop position causes the CPU to enter the stopped state on an address match. When the control is in this setting, the test indicator is on. Depending on the model and the type of reference, pending I/O, external, and machine-check inter­ruptions may or may not be taken before entering the stopped state.

A third control may specify the type of storage reference for which the address comparison is to be made. A model may provide one or more of the following positions, as well as others:

1. The any position causes the address comparison to be performed on all storage references.
2. The data-store position causes address comparison to be performed when storage is addressed to store data.
3. The I/O position causes address comparison to be performed when storage is addressed by the channel subsystem to transfer data or to fetch a channel-command or indirect-data-address word. Whether references to the measurement block, interruption-response block, channel-path-status word, channel-report word, subchannel-status word, subchannel-information block, and operation-request block cause a match to be indicated depends on the model.
4. The instruction-address position causes address comparison to be performed when storage is addressed to fetch an instruction. The rightmost bit of the address setting may or may not be ignored. The match is indicated only when the first byte of the instruction is fetched from the selected location. It depends on the model whether a match is indicated when fetching the target instruction of EXECUTE.

Depending on the model and the type of reference, address comparison may be performed on virtual, real, or absolute addresses, and it may be possible to specify the type of address.

In a multiprocessing configuration, it depends on the model whether the address setting applies to one or all CPUs in the configuration and whether an address match causes one or all CPUs in the configuration to stop.

### ALTER-AND-DISPLAY CONTROLS

The operator facilities provide controls and procedures to permit the operator to alter and display the contents of locations in storage, the storage keys, the general, floating-point, and control registers, the prefix, and the PSW.

Before alter-and-display operations may be performed, the CPU must first be placed in the stopped state. During alter-and-display operations, the manual indicator may be turned off temporarily, and the start and restart keys may be inoperative.

Addresses used to select storage locations for alter-and-display operations are real addresses. The capability of specifying logical, virtual, or absolute addresses may also be provided.

### ARCHITECTURAL-MODE INDICATOR

The architectural-mode indicator shows the architectural mode of operation (the System/370 mode or the 370-XA mode) selected by the last architectural-mode-selection operation.

### ARCHITECTURAL-MODE-SELECTION CONTROLS

The architectural-mode-selection controls provide for the selection of either the 370-XA architectural mode of operation or the System/370 architectural mode of operation. Depending on the model, the architectural-mode selection may be provided as part of the IML operation or may be a separate operation.

As part of the architectural-mode-selection process, all CPUs and the associated channel-subsystem components in a particular configuration are placed in the same architectural mode.

### CHECK-STOP INDICATOR

The check-stop indicator is on when the CPU is in the check-stop state. Reset operations normally cause the CPU to leave the check-stop state and thus turn off the indicator. The manual indicator may also be on in the check-stop state.
IML CONTROLS

The IML controls provided with some models perform initial microprogram loading (IML). The IML operation, when provided, may be used to select the 370-XA mode or the System/370 mode of operation.

When the IML operation is completed, the state of the affected CPUs, channel subsystem, storage, and operator facilities is the same as if a power-on reset had been performed, except that the value and state of the TOD clock are not changed.

The IML controls are effective while the power is on.

INTERRUPT KEY

When the interrupt key is activated, an external-interruption condition indicating the interrupt key is generated. (See the section "Interrupt Key" in Chapter 6, "Interruptions."

The interrupt key is effective when the CPU is in the operating or stopped state. It depends on the model whether the interrupt key is effective when the CPU is in the load state.

LOAD INDICATOR

The load indicator is on during initial program loading, indicating that the CPU is in the load state. The indicator goes on when the load-clear or load-normal key is activated and the corresponding operation is started. It goes off after the new PSW is loaded successfully. For details, see the section "Initial Program Loading" in Chapter 4, "Control."

LOAD-CLEAR KEY

Activating the load-clear key causes a reset operation to be performed and initial program loading to be started by using the I/O device designated by the load-unit-address controls. Clear reset is performed on the configuration. For details, see the sections "Resets" and "Initial Program Loading" in Chapter 4, "Control."

The load-clear key is effective when the CPU is in the operating, stopped, load, or check-stop state.

LOAD-NORMAL KEY

Activating the load-normal key causes a reset operation to be performed and initial program loading to be started by using the I/O device designated by the load-unit-address controls. Initial CPU reset is performed on this CPU, CPU reset is propagated to all other CPUs in the configuration, and a subsystem reset is performed on the remainder of the configuration. For details, see the sections "Resets" and "Initial Program Loading" in Chapter 4, "Control."

The load-normal key is effective when the CPU is in the operating, stopped, load, or check-stop state.

LOAD-UNIT-ADDRESS CONTROLS

The load-unit-address controls specify four hexadecimal digits, which provide the device number used for initial program loading. For details, see the section "Initial Program Loading" in Chapter 4, "Control."

MANUAL INDICATOR

The manual indicator is on when the CPU is in the stopped state. Some functions and several manual controls are effective only when the CPU is in the stopped state.

POWER CONTROLS

The power controls are used to turn the power on and off.

The CPUs, storage, channel subsystem, operator facilities, and I/O devices may all have their power turned on and off by common controls, or they may have separate power controls. When a particular unit has its power turned on, that unit is reset. The sequence is performed so that no instructions or I/O operations are performed until explicitly specified. The controls may also permit power to be turned on in stages, but the machine does not become operational until power on is complete.

When the power is completely turned on, an IML operation is performed on models which have an IML function. A power-on reset is then initiated (see the section "Resets" in Chapter 4, "Control"). It depends on the model whether the archi-
tectural mode of operation can be selected when the power is turned on, or whether the mode-selection controls have to be used to change the mode after the power is on.

RATE CONTROL

The setting of the rate control determines the effect of the start function and the manner in which instructions are executed.

The rate control has at least two positions. The normal position is the process position. Another position is the instruction-step position. When the rate control is set to the process position and the start function is performed, the CPU starts operating at normal speed. When the rate control is set to the instruction-step position and the rate control is zero, one instruction is executed, but all pending allowed interruptions are taken before the CPU returns to the stopped state. When the rate control is set to the instruction-step position and the wait-state bit is one, no instruction is executed, but all pending allowed interruptions are taken before the CPU returns to the stopped state.

START KEY

Activating the start key causes the CPU to perform the start function. (See the section "Stopped, Operating, Load, and Check-Stop States" in Chapter 4, "Control.")

The start key is effective only when the CPU is in the stopped state. The effect is unpredictable when the stopped state has been entered by a reset.

STOP KEY

Activating the stop key causes the CPU to perform the stop function. (See the section "Stopped, Operating, Load, and Check-Stop States" in Chapter 4, "Control.")

The stop key is effective only when the CPU is in the operating state.

Operation Note

Activating the stop key has no effect when:

- An unending string of certain program or external interruptions occurs.
- The prefix register contains an invalid address.
- The CPU is in the load or check-stop state.

STORE-STATUS KEY

Activating the store-status key initiates a store-status operation. (See the section "Store Status" in Chapter 4, "Control.")

The store-status key is effective only when the CPU is in the stopped state.

Operation Note

The store-status operation may be used in conjunction with a standalone dump
program for the analysis of major program malfunctions. For such an operation, the following sequence would be called for:

1. Activation of the stop or system-reset-normal key
2. Activation of the store-status key
3. Activation of the load-normal key to enter a standalone dump program

The system-reset-normal key must be activated in step 1 when (1) the stop key is not effective because a continuous string of interruptions is occurring, (2) the prefix register contains an invalid address, or (3) the CPU is in the check-stop state.

SYSTEM-RESET-CLEAR KEY

Activating the system-reset-clear key causes a clear-reset operation to be performed. In a multiprocessing configuration, a clear reset is propagated to all CPUs and storage units in the configuration, and a subsystem reset is performed on the remainder of the configuration. For details, see the section "Resets" in Chapter 4, "Control."

The system-reset-clear key is effective when the CPU is in the operating, stopped, load, or check-stop state.

SYSTEM-RESET-NORMAL KEY

Activating the system-reset-normal key causes a CPU-reset operation and a subsystem-reset operation to be performed. In a multiprocessing configuration, a CPU reset is propagated to all CPUs in the configuration. For details, see the section "Resets" in Chapter 4, "Control."

The system-reset-normal key is effective when the CPU is in the operating, stopped, load, or check-stop state.

TEST INDICATOR

The test indicator is on when a manual control for operation or maintenance is in an abnormal position that can affect the normal operation of a program.

Setting the address-compare controls to the stop position or setting the rate control to the instruction-step position turns on the test indicator.

The test indicator may be on when one or more diagnostic functions under the control of DIAGNOSE are activated, or when other abnormal conditions occur.

Operation Note

If a manual control is left in a setting intended for maintenance purposes, such an abnormal setting may, among other things, result in false machine-check indications or cause actual machine malfunctions to be ignored. It may also alter other aspects of machine operation, including instruction execution, channel-subsystem operation, and the functioning of operator controls and indicators, to the extent that operation of the machine does not comply with that described in this publication.

The abnormal setting of a manual control causes the test indicator of the affected CPU to be turned on; however, in a multiprocessing configuration, the operation of other CPUs may be affected even though their test indicators are not turned on.

TOD-CLOCK CONTROL

When the TOD-clock control is not activated, that is, the control is set to the secure position, the state and value of the TOD clock are protected against unauthorized or inadvertent change by not permitting the instructions SET CLOCK or DIAGNOSE to change the state or value.

When the TOD-clock control is activated, that is, the control is set to the enable-set position, alteration of the clock state or value by means of SET CLOCK or DIAGNOSE is permitted. This setting is momentary, and the control automatically returns to the secure position.

In a multiprocessing configuration, activating the TOD-clock control enables all TOD clocks in the configuration to be set. If there is more than one physical representation of the TOD-clock control, no TOD clock is secure unless all TOD-clock controls in the configuration are set to the secure position.

WAIT INDICATOR

The wait indicator is on when the wait-state bit in the current PSW is one.
MULTIPROCESSING CONFIGURATIONS

In a multiprocessing configuration, one of each of the following keys and controls is provided for each CPU: alter and display, interrupt, rate, restart, start, stop, and store status. The load-clear key, load-normal key, and load-unit-address controls are provided for each CPU capable of performing I/O operations. Alternatively, a single set of initial-program-loading keys and controls may be used together with a control to select the desired CPU.

There need not be more than one of each of the following keys and controls in a multiprocessing configuration: address compare, IML, power, system reset clear, system reset normal, and TOD clock.

One check-stop, manual, test, and wait indicator is provided for each CPU. A load indicator is provided only on a CPU capable of performing I/O operations. Alternatively, a single set of indicators may be switched to more than one CPU.

There need not be more than one architectural-mode indicator in a multiprocessing configuration.

In a system capable of reconfiguration, there must be a separate set of keys, controls, and indicators in each configuration.
Readers familiar with System/370 will find that the greatest difference between systems operating in the System/370 mode and systems operating in the 370-XA mode is in the input/output (I/O) facilities provided. "Input" and "output" are terms used to describe the transfer of information between I/O devices and main storage. An operation involving this kind of transfer is referred to as an input/output (I/O) operation. In the 370-XA mode, the I/O facilities are collectively called the channel subsystem. The channel subsystem has a different logical structure from that of the I/O facilities provided in System/370, with the result that I/O instructions, channels, channel sets, and I/O addressing are replaced in the 370-XA mode by a new set of I/O instructions, by logical device addressing, and by device-accessing mechanisms that together provide more function, flexibility, and extendibility. Compatibility with System/370 has been maintained in two areas: (1) CCWs, DDWs, and channel programs, and (2) the physical attachment of control units and I/O devices to the system.

In System/370, with some exceptions, each channel has a single physical path and data-transfer mechanism between the channel and its attached control units, and the path and channel are often thought of as one. In the 370-XA mode, because the architecture permits up to 256 channel paths to be supported by the channel subsystem, the term "channel path" is specifically used whenever referring to the physical path between the channel subsystem and one or more control units. In most cases, the 370-XA term "channel path" is synonymous with the System/370 term "channel" when "channel" is used to mean the physical path for attachment of control units to the system.

In System/370, a channel has (1) a unique channel address within its channel set and (2) logically separate and distinct facilities for communicating with its attached I/O devices and with the CPU to which it is connected. For example, when an I/O device is attached to more than one channel, each channel has a separate subchannel that can be used to communicate with the I/O device. Subchannels are never shared among channels, and each subchannel is associated with only one channel path.

In the 370-XA mode, however, a single channel subsystem having a single set of subchannels is provided. Each subchannel is uniquely associated with one I/O device, and that I/O device is uniquely associated with that one subchannel within the channel subsystem, regardless of the number of channel paths by which the I/O device is accessible to the channel subsystem. Therefore, the channel subsystem has both the attributes of a single channel -- a unique address (since there is only one, addressing is implicit) and a single set of subchannels for all its attached devices -- and the attributes of multiple channels, since it provides for up to 256 channel paths and for up to 64K devices.

Although the logical structures of the I/O facilities provided by the two modes differ, channel programs that can be executed by System/370 channels can be executed by the channel subsystem.
Control units that are designed to attach to System/370 channels by using the IBM I/O interface can attach to the channel subsystem by using the same I/O interface. This interface is described in the System 360 Library publication IBM System/360 and System/370 I/O Interface Channel to Control Unit Original Equipment Manufacturers' Information, GA22-6974.

THE CHANNEL SUBSYSTEM

The channel subsystem directs the flow of information between I/O devices and main storage. It relieves CPUs of the task of communicating directly with I/O devices and permits data processing to proceed concurrently with I/O processing. The channel subsystem uses one or more channel paths as the communication link in managing the flow of information to or from I/O devices. As part of I/O processing, the channel subsystem also executes a path-management operation, testing for channel-path availability, choosing an available channel path, and initiating execution of the I/O operation with the device.

Within the channel subsystem are subchannels. One subchannel is provided for and dedicated to each I/O device accessible to the channel subsystem. Each subchannel provides information concerning the associated I/O device and its attachment to the channel subsystem. The subchannel also provides information concerning I/O operations and other functions involving the associated I/O device. The subchannel is the means by which the channel subsystem provides information about associated I/O devices to CPUs, which obtain this information by executing I/O instructions. The actual number of subchannels provided depends on the model and the configuration; the maximum addressability is 64K.

I/O devices are attached through control units to the channel subsystem by means of channel paths. Control units may be attached to the channel subsystem by more than one channel path, and an I/O device may be attached to more than one control unit. In all, an individual I/O device may be accessible to the channel subsystem by as many as eight different channel paths, depending on the model and the configuration. The total number of channel paths provided by a channel subsystem depends on the model and the configuration; the maximum addressability is 256.

The performance of a channel subsystem depends on its use and on the system model in which it is implemented. Channel paths are provided with different data-transfer capabilities, and an I/O device designed to transfer data only at a specific rate (a magnetic-tape unit or a disk storage, for example) can operate only on a channel path that can accommodate at least this data rate.

The channel subsystem contains common facilities for the control of I/O operations. When these facilities are provided in the form of separate, autonomous equipment designed specifically to control I/O devices, I/O operations are completely overlapped with the activity in CPUs. The only main-storage cycles required by the channel subsystem during I/O operations are those needed to transfer data and control information to or from the final locations in main storage, along with those cycles that may be required for the channel subsystem to access the subchannels when they are implemented as part of nonaddressable main storage. These cycles do not delay CPU programs, except when both the CPU and the channel subsystem concurrently attempt to refer to the same main-storage area.

A subchannel provides the logical appearance of a device to the program. The subchannel contains the information required for sustaining a single I/O operation. The subchannel consists of internal storage that contains information in the form of a CCW address, channel-path identifier, device number, count, status indications, and I/O-interruption subclass code, as well as information on path availability and functions pending or being performed. I/O operations are initiated with a device by executing I/O instructions that designate the subchannel associated with the device.

Each device has one subchannel per channel subsystem by which the device is accessible. Each device is assigned to a subchannel during an installation procedure. The device may be a physically identifiable unit, or it may be housed internal to a control unit. For example, in certain models of the IBM 3380 Direct-Access Storage, each actuator used in retrieving the data is considered to be a device. In all cases, a device, from the point of view of the channel subsystem, is an entity that is uniquely associated with one subchannel and that responds to selection by the channel subsystem by using the communication protocols defined for the type of channel path by which it is accessible.

In some models, subchannels are provided in blocks. In these models, more subchannels may be provided than there are attached devices. Subchannels that
are provided but do not have devices assigned to them are not used by the channel subsystem to perform any function and are indicated by setting the associated device-number-valid bit as zero in the subchannel-information block of the subchannel.

The number of subchannels provided by the channel subsystem is independent of the number of channel paths to the associated devices. For example, a device accessible through alternate channel paths still is represented by a single subchannel. Each subchannel is addressed by using a 16-bit binary subchannel number.

After the operation with the subchannel has been requested by executing START SUBCHANNEL, the CPU is released for other work, and the channel subsystem assembles or disassembles data and synchronizes the transfer of data bytes between the I/O device and main storage. To accomplish this, the channel subsystem maintains and updates an address and a count that describe the destination or source of data in main storage. Similarly, when an I/O device provides signals that should be brought to the attention of the program, the channel subsystem transforms the signals into status information and stores the information in the subchannel, where it can be retrieved by the program.

ATTACHMENT OF I/O DEVICES

CHANNEL PATHS

The channel subsystem communicates with I/O devices by means of channel paths between the channel subsystem and control units. A control unit may be accessible by the channel subsystem by more than one channel path. Similarly, an I/O device may be accessible by the channel subsystem through more than one control unit, each having one or more channel paths to the channel subsystem.

Devices that are attached to the channel subsystem by multiple channel paths may be accessed by the channel subsystem by using any of the available channel paths. Similarly, a device having the dynamic-reconnection feature and operating in multipath mode can be initialized to operate such that the device may choose any channel path to which it is attached when logically reconnecting to the channel subsystem to continue a chain of I/O operations. The definition of the type of channel path used by the channel subsystem and the definition of the dynamic-reconnection feature are given in the System Library publication IBM System/360 and System/370 I/O Inter-

face Channel to Control Unit OEMI, GA22-6974.

An I/O operation occurs on a channel path in one of two modes, depending on the facilities provided by the channel path and the I/O device. The modes are burst and byte-multiplex.

In burst mode, the I/O device monopolizes a channel path and stays logically connected to the channel path for the transfer of a burst of information. No other device can communicate over the channel path during the time a burst is transferred. The burst can consist of a few bytes, a whole block of data, a sequence of blocks with associated control and status information (the block lengths may be zero), or status information which monopolizes the channel path. The facilities of the channel path capable of operating in burst mode may be shared by a number of concurrently operating I/O devices.

Some channel paths can tolerate an absence of data transfer for about a half minute during a burst-mode operation, such as occurs when a long gap on magnetic tape is read. An equipment malfunction may be indicated when an absence of data transfer exceeds the prescribed limit.

In byte-multiplex mode, the I/O device stays logically connected to the channel path only for a short interval of time. The facilities of a channel path capable of operating in byte-multiplex mode may be shared by a number of concurrently operating I/O devices. In this mode all I/O operations are split into short intervals of time during which only a segment of information is transferred over the channel path. During such an interval, only one device and its associated subchannel are logically connected to the channel path. The intervals associated with the concurrent operation of multiple I/O devices are sequenced in response to demands from the devices. The channel subsystem facility associated with a subchannel exercises its controls for any one operation only for the time required to transfer a segment of information. The segment can consist of a single byte of data, a few bytes of data, a status report from the device, or a control sequence used for the initiation of a new operation.

Ordinarily, devices with high data-transfer-rate requirements operate with the channel path in burst mode, and slower devices run in byte-multiplex mode. Some control units have a manual switch for setting the desired mode of operation.

For improved performance, some channel paths and control units are provided with facilities for high-speed transfer
and data streaming. See the System Library publication IBM System/360 and System/370 I/O Interface Channel to Control Unit OMEM, GA22-6974, for a description of those two facilities.

The modes and features described above affect only the protocol used to transfer information over the channel path and the speed of transmission. No effects are observable by CPU or channel programs with respect to the way these programs are executed.

CONTROL UNITS

A control unit provides the logical capabilities necessary to operate and control an I/O device and adapts the characteristics of each device so that it can respond to the standard form of control provided by the channel subsystem.

Communication between the control unit and the channel subsystem takes place over a channel path. The control unit accepts control signals from the channel subsystem, controls the timing of data transfer over the channel path, and provides indications concerning the status of the device.

The I/O device attached to the control unit may be designed to execute only certain limited operations, or it may execute many different operations. A typical operation is moving a recording medium and recording data. To accomplish its operations, the device needs detailed signal sequences peculiar to its type of device. The control unit decodes the commands received from the channel subsystem, interprets them for the particular type of device, and provides the signal sequence required for execution of the operation.

A control unit may be housed separately, or it may be physically and logically integrated with the I/O device, the channel subsystem, or a CPU. In the case of most electromechanical devices, a well-defined interface exists between the device and the control unit because of the difference in the type of equipment the control unit and the device require. These electromechanical devices are often of a type where only one device of a group attached to a control unit is required to transfer data at a time (magnetic-tape units or disk-access mechanisms, for example), and the control unit is shared among a number of devices. On the other hand, in some electronic I/O devices, such as the channel-to-channel adapter, the control unit does not have an identity of its own.

From the programmer's point of view, most functions performed by the control unit can be merged with those performed by the I/O device. Therefore, this publication normally makes no specific mention of the control unit function; the execution of I/O operations is described as if the I/O devices communicated directly with the channel subsystem. Reference is made to the control unit only when emphasizing a function performed by it or when describing how the sharing of the control unit among a number of devices affects the execution of I/O operations.

I/O DEVICES

An input/output (I/O) device provides external storage, a means of communication between data-processing systems, or a means of communication between a system and its environment. I/O devices include such equipment as card readers, card punches, magnetic-tape units, direct-access-storage devices (for example, disks), display units, typewriter-keyboard devices, printers, teleprocessing devices, and sensor-based equipment. An I/O device may be physically distinct equipment, or it may share equipment with other I/O devices.

The term "I/O device," as it is used in this publication, refers to an entity with which the channel subsystem can directly communicate. For example, the IBM 2540 Card Reader-Punch is considered to be two separate I/O devices from the point of view of the channel subsystem since the reader portion and the punch portion are individually accessible.

Most types of I/O devices, such as printers, card equipment, or tape devices, use external media, and these devices are physically distinguishable and identifiable. Other types are solely electronic and do not directly handle physical recording media. The channel-to-channel adapter, for example, provides for data transfer between two channel paths, and the data never reaches a physical recording medium outside main storage. Similarly, the IBM 3725 Communication Controller handles the transmission of information between the data-processing system and a remote station, and its input and output signals are on a transmission line.

In the simplest case, an I/O device is attached to one control unit and is accessible from one channel path. Switching equipment is available to make some devices accessible from two or more channel paths by switching devices among control units and by switching control units among channel paths. Such switching equipment provides multiple paths by which an I/O device may be accessed.
Multiple channel paths to an I/O device are provided to improve performance or I/O availability, or both, within the system. The management of multiple channel paths to devices is under the control of the channel subsystem and the device, but the channel paths may indirectly be controlled by the program.

I/O ADDRESSING

Four different types of I/O addressing are provided by the channel subsystem for the necessary addressing of the various components: channel-path identifiers, subchannel numbers, device numbers, and, though not visible to programs, addresses dependent on the channel-path type.

CHANNEL-PATH IDENTIFIER

The channel-path identifier (CHPID) is a system-unique eight-bit value assigned to each installed channel path of the system. A CHPID identifies a physical channel path. A CHPID is specified by the second-operand address of RESET CHANNEL PATH and designates the physical channel path that is to be reset. The channel paths by which a device is accessible are identified in the subchannel-information block (SCHIB), each by its associated CHPID, when STORE SUBCHANNEL is executed. The CHPID can also be used in operator messages when it is necessary to identify a particular channel path. A system model may provide as many as 256 channel paths. The maximum number of channel paths and the assignment of CHPIDs to channel paths depends on the system model.

SUBCHANNEL NUMBER

A subchannel number is a system-unique 16-bit binary number used to address a subchannel. The subchannel is addressed by seven I/O instructions: CLEAR SUBCHANNEL, HALT SUBCHANNEL, MODIFY SUBCHANNEL, RESUME SUBCHANNEL, START SUBCHANNEL, STORE SUBCHANNEL, and TEST SUBCHANNEL. Each I/O device accessible to the channel subsystem is assigned a dedicated subchannel at installation time. All I/O functions relative to a specific I/O device are specified by the program by designating the subchannel assigned to the I/O device. Subchannels are always assigned subchannel numbers within a single range of contiguous numbers. The lowest-numbered subchannel is subchannel 0. The highest-numbered subchannel of the channel subsystem has a subchannel number equal to one less than the number of subchannels provided. A maximum of 64K subchannels can be provided. Normally, subchannel numbers are only used in communication between the CPU program and the channel subsystem.

DEVICE NUMBER

Each subchannel that has an I/O device assigned to it also contains a system-unique parameter called the device number. The device number is a 16-bit binary number that is assigned as one of the parameters of the subchannel at the time the device is assigned to the subchannel.

The device number provides a means to identify a device, independent of any limitations imposed by the system model, the configuration, or channel-path protocols. The device number is used in communications concerning the device that take place between the system and the system operator. For example, the device number is entered by the system operator to designate the input device to be used for initial program loading.

DEVICE IDENTIFIER

A device identifier is an address not apparent to the program that is used by the channel subsystem to communicate with I/O devices. The type of device identifier used depends on the specific channel-path type and the protocols provided. Each subchannel contains one or more device identifiers.

The channel-path type used by the channel subsystem is described in the System Library publication IBM System/360 and System/370 I/O Interface Channel to Control Unit OEMI, GA22-6974. For this type of channel path, the device identifier is called a device address and consists of an eight-bit binary number.

The device address identifies the particular I/O device and control unit associated with a subchannel. The device address may be assigned, for example, a particular magnetic-tape drive, disk-access mechanism, or transmission line. Any number in the range 0-255 can be assigned as a device address.

For further information about the I/O-device address used with the IBM I/O interface, see the publication referred to above.

Chapter 13. I/O Overview 13-5
Programming Note

The device number is assigned at device-installation time and may have any value so long as it is system-unique. Device numbers may be assigned installation-unique values in multicomputer installations in order to avoid ambiguity, particularly where a device can be switched between two or more systems.

In installations in which a system may be operated sometimes in the System/370 mode and sometimes in the 370-XA mode, it is advisable to make the 370-XA device number and System/370 I/O address equivalent to prevent operational problems in such mixed environments.

Additionally, the user must observe any restrictions on device-number assignment that may be required by the control program, support programs, or the particular control unit or I/O device.

Execution of I/O Operations

I/O operations are initiated and controlled by information with three types of formats: the instruction START SUBCHANNEL, channel-command words (CCWs), and orders. The START SUBCHANNEL instruction is executed by a CPU and is part of the CPU program that supervises the flow of requests for I/O operations from other programs that manage or process the I/O data. When START SUBCHANNEL is executed, parameters are passed to the target subchannel requesting that the channel subsystem perform a start function with the I/O device associated with the subchannel. The channel subsystem performs the start function by using information at the subchannel, including the information passed during the execution of the START SUBCHANNEL instruction, to find an accessible channel path to the device. Once the device has been selected, execution of an I/O operation is accomplished by the decoding and executing of a CCW by the channel subsystem and the I/O device. One or more CCWs arranged for sequential execution form a channel program and are executed as one or more I/O operations, respectively. Both instructions and CCWs are fetched from main storage, and their formats are common for all types of I/O devices, although the modifier bits in the command code of a CCW may specify device-dependent conditions for the execution of an operation at the device.

Operations peculiar to a device, such as rewinding tape or positioning the access mechanism on a disk drive, are specified by orders which are decoded and executed by I/O devices. Orders may be transferred to the device as modifier bits in the command code of a control command, may be transferred to the device as data during a control or write operation, or may be made available to the device by other means.

START-Function initiation

CPU programs initiate I/O operations with the instruction START SUBCHANNEL. This instruction passes the contents of an operation-request block (ORB) to the subchannel. The contents of the ORB include the subchannel key, the address of the first CCW to be executed, and the format of the CCWs. The CCW specifies the command to be executed and the storage area, if any, to be used.

When the ORB contents have been passed to the subchannel, the execution of START SUBCHANNEL is complete. The results of the execution of the instruction are indicated by the condition code set in the program-status word.

When facilities become available, the channel subsystem fetches the first CCW and decodes it according to the format bit specified in the ORB. If the format bit is zero, format-0 (System/370-compatible) CCWs are specified. If the format bit is one, format-1 CCWs are specified. Format-0 and format-1 CCWs contain the same information, but the fields are arranged differently in the format-1 CCW so that 31-bit addresses can be specified directly in the CCW.

Path Management

If the first CCW passes certain validity tests and does not have the suspend flag specified, the channel subsystem attempts device selection by choosing a channel path from the group of channel paths that are available for selection. A control unit that recognizes the device identifier connects itself logically to the channel path and responds to its selection. The channel subsystem subsequently sends the command-code part of the CCW over the channel path, and the device responds with a status byte indicating whether the command can be executed. The control unit may logically disconnect from the channel path at this time, or it may remain connected to initiate data transfer.

If the attempted selection does not occur as a result of either a busy indication or a path-not-operational condition, the channel subsystem attempts to select the device by an alternate channel path if one is available. When
selection has been attempted on all paths available for selection and the busy condition persists, the operation remains pending until a path becomes free. If a path-not-operational condition is detected on one or more of the channel paths on which device selection was attempted, the program is alerted by a subsequent I/O interruption. The I/O interruption occurs either upon execution of the channel program (assuming the device selected on an alternate channel path) or as a result of the execution being abandoned, path-not-operational conditions being detected on all of the channel paths on which device selection was attempted.

CHANNEL-PROGRAM EXECUTION

If the command is initiated at the device and command execution does not require any data to be transferred to or from the device, the device may signal the end of the operation immediately on receipt of the command code. In operations that involve the transfer of data, the subchannel is set up so that the channel subsystem will respond to service requests from the device and assume further control of the operation.

An I/O operation may involve the transfer of data to or from one storage area, designated by a single CCW, or to or from a number of noncontiguous storage areas. In the latter case, generally a list of CCWs is used for execution of the I/O operation, each CCW designating a contiguous storage area, and the CCWs are coupled by data chaining. Data chaining is specified by a flag in the CCW and causes the channel subsystem to fetch another CCW upon the exhaustion or filling of the storage area designated by the current CCW. The storage area designated by a CCW fetched on data chaining pertains to the I/O operation already in progress at the I/O device, and the I/O device is not notified when a new CCW is fetched.

Provision is made in the CCW format for the programmer to specify that, when the CCW is decoded, the channel subsystem request an I/O interruption as soon as possible, thereby notifying a CPU program that chaining has progressed as far as that CCW in the channel program.

To complement dynamic address translation in CPUs, CCW indirect data addressing is provided. A flag in the CCW specifies that an indirect-data-address list is to be used to designate the storage areas for that CCW. Each time the boundary of a 2K-byte block of storage is reached, the list is referenced to determine the next block of storage to be used. CCW indirect data addressing permits essentially the same CCW sequences to be used for a program running with dynamic address translation active in a CPU as would be used if the CPU were operating with equivalent contiguous real storage. CCW indirect data addressing permits the program to designate data blocks having absolute storage addresses up to $2^{31} - 1$, independent of whether format-0 or format-1 CCWs have been specified in the ORB.

In general, execution of an I/O operation or chain of operations involves as many as three levels of participation:

1. Except for effects due to the integration of CPU and channel-subsystem equipment, a CPU is busy for the duration of the execution of START SUBCHANNEL, which lasts until the addressed subchannel has been passed the ORB contents.

2. The subchannel is busy for a new START SUBCHANNEL from the receipt of the ORB contents until the primary interruption condition is cleared at the subchannel.

3. The I/O device is busy from the initiation of the first operation at the device until either the subchannel becomes suspended or the secondary interruption condition is placed at the subchannel. In the case of a suspended subchannel, the device again becomes busy when execution of the suspended channel program is resumed.

CONCLUSION OF I/O OPERATIONS

The conclusion of an I/O operation normally is indicated by two status conditions: channel end and device end. The channel-end condition indicates that the I/O device has received or provided all data associated with the operation and no longer needs channel-subsystem facilities. This condition is called the primary interruption condition, and the channel end in this case is the primary status. Generally, the primary interruption condition is any interruption condition that relates to an I/O operation and that signals the conclusion at the subchannel of the I/O operation or chain of I/O operations.

The device-end signal indicates that the I/O device has concluded execution and is ready to execute another operation. This condition is called the secondary interruption condition, and the device end in this case is the secondary status. Generally, the secondary interruption condition is any interruption condition that relates to an I/O operation and that signals the conclusion at the device of the I/O operation or chain of I/O operations.
of operations. The secondary interruption condition can occur concurrently with, or later than, the primary interruption condition.

Concurrent with the primary or secondary interruption conditions, both the channel subsystem and the I/O device can provide indications of unusual situations.

The conditions signaling the conclusion of an I/O operation can be brought to the attention of the program by I/O interruptions or, when the CPUs are disabled for I/O interruptions, by program inter-ruptions. In the former case, these conditions cause storing of the I/O-interruption code, which contains information concerning the interrupting source. In the latter case, the interruption code is stored as a result of the execution of TEST PENDING INTER-RUPTION.

When the primary interruption condition is recognized, the channel subsystem attempts to notify the program, by means of an interruption request, that a subchannel contains information describing the conclusion of an I/O operation at the subchannel. The information identifies the last CCW used and may provide its residual byte count, thus describing the extent of main storage used. Both the channel subsystem and the I/O device may provide additional indications of unusual conditions as part of either the primary or secondary interruption condition. The information contained at the subchannel may be stored by the execution of TEST SUBCHAN- NEL or the execution of MODIFY SUBCHANNEL. This information, when stored, is called a subchannel-status word (SCSW).

Facilities are provided for the program to initiate execution of a chain of I/O operations with a single START SUBCHAN- NEL instruction. When the current CCW specifies command chaining and no unusual conditions have been detected during the operation, the receipt of the device-end signal causes the channel subsystem to fetch a new CCW. If the CCW passes certain validity tests and the suspend flag is not specified in the new CCW, execution of the new command is initiated at the device. If the CCW fails to pass the validity tests, the new command is not initiated, command chaining is suppressed, and the status associated with the new CCW causes an interruption condition to be generated. If the suspend flag is specified, execution of the new command is not initiated, and command chaining is concluded.

Execution of the new command is initi-ated by the channel subsystem in the same way as the previous operation. The ending signals occurring at the conclu-
sion of an operation caused by a CCW specifying command chaining are not made available to the program. When another I/O operation is initiated by chaining, the channel subsystem continues execution of the channel program. If, however, an unusual condition has been detected, command chaining is suppressed, the channel program is terminated, an interruption condition is generated, and the ending signals causing the termination are made available to the program.

The suspend-and-resume function provides the program with control over the execution of a channel program. The initiation of the suspend function is controlled by the setting of the suspend-control bit in the ORB. The suspend function is signaled to the channel subsystem during channel-program execution by specifying the suspend (S) flag in the first CCW or in a CCW fetched during command chaining.

Suspension occurs when the channel subsystem fetches a CCW with the suspend (S) flag. The command in this CCW is not sent to the I/O device, and the device is signaled that the chain of commands is concluded. A subsequent RESUME SUBCHANNEL instruction informs the channel subsystem that the CCW that caused suspension may have been modified and that the channel subsystem must refetch the CCW and examine the current setting of the suspend flag. If the suspend flag is found to be not specified in the CCW, the channel subsystem resumes execution of the chain of commands with the I/O device.

Channel-program execution may be termin- ated prematurely by HALT SUBCHANNEL or CLEAR SUBCHANNEL. The execution of HALT SUBCHANNEL causes the channel subsystem to issue the halt signal to the I/O device and terminate channel-program execution at the subchannel. When channel-program execution is terminated by the execution of HALT SUBCHANNEL, the program is notified of the termination by means of an I/O-interruption request. The interruption request is generated when the device presents status for the terminated operation. If, however, the halt signal was issued to the device during command chaining, after the receipt of device end but before the next command was transferred to the device, the interruption request is generated after the device has been signaled. In the latter case, the device-status field of the SCSW will contain zeros. The execution of CLEAR SUBCHANNEL clears the subchannel of indications of the channel program in execution, causes the channel subsystem to issue the clear signal to the I/O device, and causes the channel subsystem to generate an I/O interruption request.
to notify the program of the completion of the clear function.

I/O INTERRUPTIONS

Conditions causing I/O-interruption requests are asynchronous to activity in CPUs, and more than one condition can occur at the same time. The conditions are preserved at the subchannels until cleared by TEST SUBCHANNEL or CLEAR SUBCHANNEL, or reset by an I/O-system reset.

When an I/O-interruption condition has been recognized by the channel subsystem and indicated at the subchannel, an I/O-interruption request is made pending for the I/O-interruption subclass specified at the subchannel. The I/O-interruption subclass for which the interruption is made pending is under programmed control through the use of MODIFY SUBCHANNEL. A pending I/O interruption may be accepted by any CPU that is enabled for interruptions from its I/O-interruption subclass. Each CPU has eight mask bits in control register 6 which control the enabling of that CPU for each of the eight I/O-interruption subclasses, with the I/O mask (bit 6) in the PSW the master I/O-interruption mask for the CPU.

When an I/O interruption occurs at a CPU, the I/O-interruption code is stored in the I/O-communication area of that CPU, and the I/O-interruption request is cleared. The I/O-interruption code identifies the subchannel for which the interruption was pending. The conditions causing the generation of the interruption request may then be retrieved from the subchannel explicitly by TEST SUBCHANNEL or by STORE SUBCHANNEL.

A pending I/O-interruption request may also be cleared by TEST PENDING INTERRUPTION when the corresponding I/O-interruption subclass is enabled but the PSW has I/O interruptions disabled or TEST SUBCHANNEL when the CPU is disabled for I/O interruptions from the corresponding I/O-interruption subclass. A pending I/O-interruption request may also be cleared by CLEAR SUBCHANNEL. Both CLEAR SUBCHANNEL and TEST SUBCHANNEL clear the preserved interruption condition at the subchannel as well.

Normally, unless the interruption request is cleared by CLEAR SUBCHANNEL, the program executes TEST SUBCHANNEL to obtain information concerning the execution of the operation.
Introduction

The I/O instructions include all instructions that are provided for the control of channel-subsystem operations. The 13 I/O instructions are listed in the figure "Summary of I/O Instructions." All of the I/O instructions are privileged instructions.

Several I/O instructions result in the channel subsystem being signaled to perform functions asynchronous to the execution of the instructions. The description of each instruction of this type contains a section called "Associated Functions," which summarizes the asynchronous functions.

I/O-Instruction Formats

All I/O instructions use the S format:

<table>
<thead>
<tr>
<th>Op Code</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

The use of the second-operand address and general registers 1 and 2 (as implied operands) depends on the I/O instruction. The figure "Summary of I/O Instructions" defines which operands are used to execute each I/O instruction. In addition, detailed information regarding operand usage appears in the description of each I/O instruction.

All I/O instructions that reference a subchannel use the contents of general register 1 as an implied operand. For these I/O instructions, general register 1 contains the subsystem-identification word. The subsystem-identification word has the following format:

```
0000000000000001
```

Bits 16-31 form the binary number of the subchannel to be used for the function specified by the instruction.

I/O-Instruction Execution

Serialization

The execution of any I/O instruction causes serialization and checkpoint synchronization to occur. For a definition of the serialization of CPU operations, see the section "CPU Serialization" in Chapter 5, "Program Execution."

Operand Access

During execution of an I/O instruction, the order in which fields of the operand...
and fields of the subchannel (if applicable) are accessed is unpredictable. It is also unpredictable as to whether fetch accesses are made to fields of an operand or the subchannel (as applicable) when those fields are not needed to complete execution of the I/O instruction. (See the section "Relation Between Operand Accesses" in Chapter 5, "Program Execution").

CONDITION CODE

During the execution of some I/O instructions, the results of certain tests are used to set one of four condition codes in the PSW. The I/O instructions for which execution can result in the setting of the condition code are listed in the figure "Summary of I/O Instructions." The condition code indicates the result of the execution of the I/O instruction. The general meaning of the condition code for I/O instructions is given below; the meaning of the condition code for a specific instruction appears in the description of that instruction.

Condition Code 0: Instruction execution produced the expected or most probable result. (See the section "Deferred Condition Code" in Chapter 16, "I/O Interruptions," for a description of conditions that can be encountered subsequent to the presentation of condition code 0 that result in a nonzero deferred condition code.)

Condition Code 1: Instruction execution produced the alternate or second-most-probable result, or status conditions were present that may or may not have prevented the expected result.

Condition Code 2: Instruction execution was ineffective because the designated subchannel or channel-subsystem facility was busy with a previously initiated function.

Condition Code 3: Instruction execution was ineffective because the designated element was not operational or because some condition precluded initiation of the normal function.

In situations where conditions exist that could cause more than one nonzero condition code to be set, priority of the condition codes is as follows:

Condition code 3 has precedence over condition codes 1 and 2.

Condition code 1 has precedence over condition code 2.

PROGRAM EXCEPTIONS

The program exceptions that the I/O instructions can encounter are access, operand, privileged-operation, and specification exceptions. The figure "Summary of I/O Instructions" shows the exceptions that are applicable to each of the I/O instructions. The execution of the instruction is suppressed for privileged-operation, operand, and specification exceptions. Except as indicated otherwise in the section "Special Conditions" for each instruction, the instruction ending for access exceptions is as described in the section "Recognition of Access Exceptions" in Chapter 6, "Interruptions."

INSTRUCTIONS

The mnemonics, format, and operation codes of the I/O instructions are given in the figure "Summary of I/O Instructions." The figure also indicates the conditions that can cause a program interruption and whether the condition code is set.

In the detailed descriptions of the individual instructions, the mnemonic and the symbolic operand designation for the assembler language are shown with each instruction. In the case of START SUBCHANNEL, for example, SSCH is the mnemonic and D2(B2) is the operand designation.
Mnemonic | Characteristics | Op Code
-- | -- | --
CLEAR SUBCHANNEL | CSCH S C P OP .management | G5 | B230
HALT SUBCHANNEL | HSCH S C P OP .management | G5 | B231
MODIFY SUBCHANNEL | MSCH S C P A SP OP .management | G5 | B232
RESET CHANNEL PATH | RCHP S C P OP .management | G1 | B238
RESUME SUBCHANNEL | RSCH S C P OP .management | G5 | B238
SET ADDRESS LIMIT | SAL S P OP .management | G1 | B237
SET CHANNEL MONITOR | SCCH S P OP .management | GM | B23C
START SUBCHANNEL | SSCH S C P A OP .management | G5 | B233
RESET CHANNEL PATH STATUS | STCP S P A SP .management | B23A
STORE CHANNEL PATH STATUS | STCPS S C P A SP .management | ST | B239
STORE SUBCHANNEL | STSCH S C P A SP OP .management | G5 | B234
TEST PENDING INTERRUPTION | TPI S C P A1 SP OP .management | ST | B236
TEST SUBCHANNEL | TSCH S C P A SP OP .management | G5 | B235

Explanation:
- Causes serialization and checkpoint synchronization.
- Access exceptions for logical addresses.
- When the effective address is zero, it is not used to access storage, and no access exceptions can occur.
- Condition code is set.
- Instruction execution includes the implied use of general register 1 as a parameter.
- Instruction execution includes the implied use of multiple general registers. General register 1 is used as a parameter, and general register 2 may be used as a parameter depending on the contents of general register 1.
- Instruction execution includes the implied use of general register 1 as the subsystem-identification word.
- Operand exception.
- S instruction format.
- Specification exception.
- PER storage-alteration event.

Summary of I/O Instructions

CLEAR SUBCHANNEL

CSCH [S]

'B230' 1111111111
0 16 31

The designated subchannel is cleared, the current start or halt function, if any, is terminated at the designated subchannel, and the channel subsystem is signaled to asynchronously perform the clear function at the designated subchannel and at the associated device.

General register 1 contains the subsystem-identification word, which designates the subchannel that is to be cleared.

If a start or halt function is in progress, it is terminated at the subchannel.

The subchannel is made no longer status-pending. All activity, as indicated in the activity-control field of the SCW, is cleared at the subchannel, except that the subchannel is made clear-pending. Any functions in progress, as indicated in the function-control field of the SCW, are cleared at the subchannel, except for the clear function which is to be performed because of the execution of this instruction.

The channel subsystem is signaled to asynchronously perform the clear function. The clear function is summarized below in the section "Associated Functions" and is described in detail in the section "Clear Function" in Chapter 15, "Basic I/O Functions."

Condition code 0 is set to indicate that the actions described above have been taken.

Chapter 14. I/O Instructions 14-3
**Associated Functions**

Subsequent to the execution of CLEAR SUBCHANNEL, the channel subsystem asynchronously performs the clear function. If conditions allow, the channel subsystem chooses a channel path and attempts to issue the clear signal to the device to terminate the I/O operation, if any. The subchannel then becomes status-pending. Conditions encountered by the channel subsystem that preclude issuing the clear signal to the device do not prevent the subchannel from becoming status-pending (see the section "Clear Function" in Chapter 15, "Basic I/O Functions").

When the subchannel becomes status-pending as a result of performing the clear function, data transfer, if any, with the associated device has been terminated. The SCSW stored when the resulting status is cleared by TEST SUBCHANNEL has the clear-function bit stored as one. The channel subsystem can determine that the clear signal was issued to the device, the clear-pending bit is stored as zero in the SCSW. Otherwise, the clear-pending bit is stored as one, and other indications are provided that describe in greater detail the condition that was encountered. (See the section "Interruption-Response Block" in Chapter 16, "I/O Interruptions").

Measurement data is not accumulated and the device-connect time is not stored in the extended-status word for the subchannel for a start function that is terminated by CLEAR SUBCHANNEL.

**Special Conditions**

Condition code 3 is set and no other action is taken when the subchannel is not operational for CLEAR SUBCHANNEL. A subchannel is not operational for CLEAR SUBCHANNEL when the subchannel is not provided in the channel subsystem, has no valid device number assigned to it, or is not enabled.

CLEAR SUBCHANNEL can encounter the program exceptions that are listed below. Bit positions 0–15 of general register 1 must contain the value 0001 hex; otherwise, an operand exception is recognized.

**Resulting Condition Code:**

<table>
<thead>
<tr>
<th>0</th>
<th>Function initiated</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>--</td>
</tr>
<tr>
<td>2</td>
<td>--</td>
</tr>
<tr>
<td>3</td>
<td>Not operational</td>
</tr>
</tbody>
</table>

**Program Exceptions:**

<table>
<thead>
<tr>
<th>Operand</th>
<th>Privileged operation</th>
</tr>
</thead>
</table>

**HALT SUBCHANNEL**

**MSCH**

<table>
<thead>
<tr>
<th>'B231'</th>
<th></th>
</tr>
</thead>
</table>

0  16  31

The current start function, if any, is terminated at the designated subchannel, and the channel subsystem is signaled to asynchronously perform the halt function at the designated subchannel and at the associated device.

General register 1 contains the subsystem-identification word, which designates the subchannel that is to be halted.

If a start function is in progress, it is terminated at the subchannel.

The subchannel is made halt-pending and the halt function is indicated at the subchannel.

When HALT SUBCHANNEL is executed and the designated subchannel is subchannel-and-device-active and status-pending with intermediate status, the status-pending indication is eliminated (see the discussion of bits 24, 25, and 28 in the section "Activity Control" in Chapter 16, "I/O Interruptions"). The status-pending condition is reestablished as part of the halt function (see the section "Associated Functions" below).

The channel subsystem is signaled to asynchronously perform the halt function. The halt function is summarized below in the section "Associated Functions" and is described in detail in the section "Halt Function" in Chapter 15, "Basic I/O Functions."

Condition code 0 is set to indicate that the actions described above have been taken.

**Associated Functions**

Subsequent to the execution of HALT SUBCHANNEL, the channel subsystem asynchronously performs the halt function. If conditions allow, the channel subsystem chooses a channel path and attempts to issue the halt signal to the device to terminate the I/O operation,
if any. The subchannel then becomes status-pending.

When the subchannel becomes status-pending as a result of performing the halt function, data transfer, if any, with the associated device has been terminated. The SCSW stored when the resulting status is cleared by TEST SUBCHANNEL has the halt-function bit stored as one. If the halt signal was issued to the device, the halt-pending bit is stored as zero. Otherwise, the halt-pending bit is stored as one, and other indications are provided that describe in greater detail the condition that was encountered. (See the section "Interruption-Response Block" in Chapter 16, "I/O Interruptions," and the section "Halt Function" in Chapter 15, "Basic I/O Functions.")

In some models, path availability is tested as part of the halt function (rather than as part of the execution of the instruction). In these models, when no channel path is available for selection, the halt signal is not issued, and the subchannel is made status-pending. When the status-pending condition is subsequently cleared by TEST SUBCHANNEL, the halt-pending bit is stored as one in the SCSW.

If a status-pending condition is eliminated during execution of HALT SUBCHANNEL, then this condition is reestablished along with the other status conditions when completion of the halt function is indicated to the program.

The halt-pending condition may not be recognized by the channel subsystem if a status-pending condition has been generated. This situation could occur, for example, when alert status is presented or generated while the subchannel is already start-pending or resume-pending, or when primary status is presented during the attempt to initiate the I/O operation for the first command as specified by the start function or implied by the resume function. If recognition of the status-pending condition by the channel subsystem has occurred logically prior to recognition of the halt-pending condition, the SCSW, when cleared by TEST SUBCHANNEL, has the halt-pending bit stored as one.

If measurement data is being accumulated when a start function is terminated by HALT SUBCHANNEL, the measurement data continues to be accumulated for the subchannel and reflects the extent of subchannel and device usage required, if any, while performing the currently terminated start function. The measurement data, if any, is accumulated in the measurement block for the subchannel or placed in the extended-status word, as appropriate, when the subchannel becomes status-pending with primary status. (See the section "Channel-Subsystem Monitoring" in Chapter 17, "I/O Support Functions.")

Special Conditions

Condition code 1 is set and no other action is taken when the subchannel is status-pending alone or is status-pending with any combination of alert, primary, or secondary status.

Condition code 2 is set and no other action is taken when the subchannel is busy for HALT SUBCHANNEL. The subchannel is busy for HALT SUBCHANNEL when a halt function or clear function is already in progress at the subchannel.

Condition code 3 is set and no other action is taken when the subchannel is not operational for HALT SUBCHANNEL. A subchannel is not operational for HALT SUBCHANNEL when the subchannel is not provided in the channel subsystem, has no valid device number assigned to it, or is not enabled. In some models, a subchannel is also not operational for HALT SUBCHANNEL when no channel paths are available for selection by the device. (See the section "Channel-Path Availability" in Chapter 15, "Basic I/O Functions," for a description of channel paths that are available for selection.)

HALT SUBCHANNEL can encounter the program exceptions listed below. Bit positions 0-15 of general register 1 must contain the value 0001 hex; otherwise, an operand exception is recognized.

Resulting Condition Code:

0 Function initiated
1 Status-pending with other than intermediate status
2 Busy
3 Not operational

Program Exceptions:

Operand
Privileged operation

Programming Note

After execution of HALT SUBCHANNEL, the status-pending condition indicating the completion of the halt function may be delayed for an extended period of time, for example, when the device is a magnetic-tape unit executing a rewind command.
MODIFY SUBCHANNEL

The information contained in the subchannel-information block (SCHIB) is placed in the program-modifiable fields of the subchannel. As a result, the program influences, for that subchannel, certain aspects of I/O processing relative to the clear, halt, resume, and start functions and certain I/O support functions.

General register 1 contains the subsystem-identification word, which designates the subchannel that is to be modified as specified by certain fields of the SCHIB. The second-operand address is the logical address of the SCHIB and is designated on a word boundary.

The channel-subsystem operations that may be influenced due to placement of SCHIB information in the subchannel are:

1. I/O processing (E field),
2. Interruption processing (interruption parameter and ISC field),
3. Path management (D, LPM, and POM fields), and
4. Monitoring and address-limit-checking facilities (measurement-block index and LM and MM fields).

Bits 0-1 and 5-7 of word 1 and bits 0-31 of word 6 of the SCHIB operand must be specified as zeros, and bits 9-10 of word 1 must not both be ones. The remaining fields of the SCHIB are ignored and do not affect the processing of MODIFY SUBCHANNEL. (For further details, see the section "Subchannel-Information Block" in Chapter 15, "Basic I/O Functions." )

Condition code 0 is set to indicate that the information from the SCHIB has been placed in the program-modifiable fields of the subchannel.

Special Conditions

Condition code 1 is set and no other action is taken when the subchannel is status-pending. (See the section "Status Control" in Chapter 16, "I/O Interruptions.")

Condition code 2 is set and no other action is taken when the clear, halt, or start function is in progress at the subchannel. (See the section "Function Control" in Chapter 16, "I/O Interruptions.")

Condition code 3 is set and no other action is taken when the subchannel is not operational for MODIFY SUBCHANNEL. A subchannel is not operational for MODIFY SUBCHANNEL when the subchannel is not provided in the channel subsystem.

MODIFY SUBCHANNEL can encounter the program exceptions listed below. In word 1 of the SCHIB, bits 0-1 and 5-7 must be zeros, and bits 9 and 10 must not both be ones; in word 6 of the SCHIB, bits 0-31 must be zeros; bits 0-15 of general register 1 must contain the value 0001 hex; otherwise, an operand exception is recognized.

The execution of MODIFY SUBCHANNEL is suppressed on all addressing and protection exceptions.

The second operand must be designated on a word boundary; otherwise, a specification exception is recognized.

Resulting Condition Code:

<table>
<thead>
<tr>
<th>0</th>
<th>SCHIB information placed in subchannel</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Status-pending</td>
</tr>
<tr>
<td>2</td>
<td>Busy</td>
</tr>
<tr>
<td>3</td>
<td>Not operational</td>
</tr>
</tbody>
</table>

Program Exceptions:

Access (fetch, operand 2)

Operand

Privileged operation specification

Programming Note

If a device signals I/O-error alert while the associated subchannel is disabled, the channel subsystem issues the clear signal to the device and discards the I/O-error-alert indication without generating an I/O-interruption condition.

If a device presents unsolicited status while the associated subchannel is disabled, that status is discarded by the channel subsystem without generating an I/O-interruption condition. However, if the status presented contains unit check, the channel subsystem issues the clear signal for the associated subchannel and does not generate an I/O-interruption condition. This should be taken into account when the program uses MODIFY SUBCHANNEL to enable a subchannel. For example, the medium on the associated device that was present when the subchannel became disabled may have been replaced, and, therefore, the program should verify the integrity of that medium.

14-6 370-XA Principles of Operation
The channel-path-reset facility is signaled to perform the channel-path-reset function at the designated channel path.

General register 1 contains, in bit positions 24-31, the channel-path identifier (CHPID) of the channel path on which the channel-path-reset function is to be performed. Bit positions 0-23 of general register 1 are reserved and must contain zeros; otherwise, an operand exception is recognized.

If conditions allow, the channel-path-reset facility is signaled to asynchronously perform the channel-path-reset function. The channel-path-reset function is summarized below in the section "Associated Functions" and is described in detail in the section "Channel-Path Reset" in Chapter 11, "I/O Support Functions."

Condition code 0 is set to indicate that the channel-path-reset facility has been signaled.

Associated Functions

Subsequent to the execution of RESET CHANNEL PATH, the channel-path-reset facility asynchronously performs the channel-path-reset function. Certain indications are reset at all subchannels that have access to the designated channel path, and the reset signal is issued on that channel path. Any I/O functions in progress at the devices are reset, but only for the channel path on which the reset signal is received. An I/O operation or chain of I/O operations taking place in multipath mode may be able to continue to execute on other channel paths in the multipath group, if any. (See the section "Channel-Path-Reset Function" in Chapter 15, "Basic I/O Functions."

The result of performing the channel-path-reset function on the designated channel path is communicated to the program by means of a channel report (see the section "Channel Report" in Chapter 17, "I/O Support Functions.")

Special Conditions

Condition code 2 is set and no other action is taken when, on some models, the channel-path-reset facility is busy performing the channel-path-reset function for a previous execution of the RESET CHANNEL PATH instruction.

Condition code 3 is set and no other action is taken when, on some models, the designated channel path is not operational for the execution of RESET CHANNEL PATH. On these models, the channel path is not operational for the execution of RESET CHANNEL PATH when the designated channel path is not physically available.

If the channel-path-reset facility is busy and the designated channel path is not physically available, it depends on the model whether condition code 2 or 3 is set.

RESET CHANNEL PATH can encounter the program exceptions listed below. Bit positions 0-15 of general register 1 must contain the value 0001 hex; otherwise, an operand exception is recognized.

Resulting Condition Code:

<table>
<thead>
<tr>
<th></th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Function initiated</td>
</tr>
<tr>
<td>1</td>
<td>Busy</td>
</tr>
<tr>
<td>2</td>
<td>Not operational</td>
</tr>
</tbody>
</table>

Program Exceptions:

- Operand
- Privileged operation

Programming Notes

1. To eliminate the possibility of a data-integrity exposure for devices that have the capability of generating unsolicited device-end status, I/O operations in progress with such devices on the channel path for which RESET CHANNEL PATH is to be executed must be terminated by execution of either HALT SUBCHANNEL or CLEAR SUBCHANNEL. Otherwise, subsequent to receiving the reset signal, the device may present an unsolicited device end that may be interpreted by the channel subsystem as a solicited device end and cause command chaining to occur.
2. If the status-verification facility is being used and RESET CHANNEL PATH is executed without first stopping all ongoing operations associated with the channel path being reset, erroneous device-status-check conditions may be detected.

RESUME SUBCHANNEL
RSCH [S]

'B238' 0 16 31

The channel subsystem is signaled to perform the resume function at the designated subchannel.

General register 1 contains the subsystem-identification word, which designates the subchannel at which the resume function is to be performed.

The subchannel is made resume-pending.

Logically prior to the setting of condition code 0 and only if the subchannel is currently in the suspended state, path-not-operational conditions at the subchannel, if any, are cleared.

The channel subsystem is signaled to asynchronously perform the resume function. The resume function is summarized below in the section "Associated Functions" and is described in detail in the section "Start Function and Resume Function" in Chapter 15, "Basic I/O Functions."

Condition code 0 is set to indicate that the actions described above have been taken.

Associated Functions

Subsequent to the execution of RESUME SUBCHANNEL, the channel subsystem asynchronously performs the resume function. Except when the subchannel is subchannel-active, if the execution of RESUME SUBCHANNEL results in the setting of condition code 0, performance of the resume function causes execution of a currently suspended channel program to be resumed with the associated device, provided that the suspend flag for the current CCM has been set to zero by the program. If the suspend flag remains set to one, execution of the channel program remains suspended. But, if the subchannel is subchannel-active at the time the execution of RESUME SUBCHANNEL results in the setting of condition code 0, then it is unpredictable whether execution of the current program is resumed or whether it is found by the resume function that the subchannel has become suspended in the interim. The subchannel is found to be suspended by the resume function only if the subchannel is status-pending with intermediate status when the resume-pending condition is recognized by the channel subsystem. (See the section "Start Function and Resume Function" in Chapter 15, "Basic I/O Functions."

Special Conditions

Condition code 1 is set and no other action is taken when the subchannel is status-pending.

Condition code 2 is set and no other action is taken when the subchannel is not applicable. The resume function is not applicable when the subchannel (1) has any function other than the start function alone specified, (2) has no function specified, (3) is resume-pending, or (4) does not have suspend control specified for the start function in progress.

Condition code 3 is set and no other action is taken when the subchannel is not operational for the resume function. A subchannel is not operational for the resume function if the subchannel is not provided in the channel subsystem, has no valid device number assigned to it, or is not enabled.

RESUME SUBCHANNEL can encounter the program exceptions listed below. Bit positions 0-15 of general register 1 must contain the value 0001 hex; otherwise, an operand exception is recognized.

Resulting Condition Code:

0 Function initiated
1 Status-pending
2 Function not applicable
3 Not operational

Program Exceptions:

Operand
Privileged operation

Programming Notes

1. When channel-program execution is resumed from the suspended state, the device views the resumption as the beginning of a new chain of commands. When the suspension of channel-program execution occurs and the device requires that
2. Certain commands be first or appear only once in a chain of commands (for example, direct-access-storage devices), the program must ensure that the appropriate commands in the proper sequence are fetched by the channel subsystem after channel-program execution is resumed. One way the program can ensure proper sequencing of commands at the device is by allowing the I/O interruption to occur for an intermediate interruption condition due to suspension.

It is not reliable to notify the program that the subchannel is suspended by using the PCI flag in the CCW that contains the S flag because the PCI I/O interruption may occur before the subchannel is suspended. The SCSW should indicate that an I/O operation is in progress at the subchannel and device in this case.

The suspend flag of the target CCW should be set to zero before RESUME SUBCHANNEL is executed; otherwise, it is possible that the resume-pending condition may be recognized and the CCW refetched while the suspend flag is still one, in which case the resume-pending condition would be reset, and the execution of the channel program would be suspended. If the suspend flag of the target CCW is set to zero before the execution of RESUME SUBCHANNEL, the channel program is not suspended, provided that the subchannel is not subchannel-active at the time the execution of RESUME SUBCHANNEL results in the setting of condition code 0. If condition code 0 is set while the subchannel is still subchannel-active, it is unpredictable whether the resume-pending condition is recognized by the channel subsystem or whether it is found by the resume function that the subchannel has become suspended in the interim. The subchannel is found to be suspended by the resume function only if the subchannel is status-pending with intermediate status at the time the resume-pending condition is recognized. When the subchannel is suspended, the execution of TEST SUBCHANNEL, which clears the intermediate interruption condition, also clears the indication of resume-pending.

Some models recognize a resume-pending condition only after a CCW having a valid S flag set to one is fetched. Therefore, if a subchannel is suspended, during execution of the channel program, no CCW is fetched having a valid S flag set to one, the subchannel remains resume-pending until the primary interruption condition is cleared by TEST SUBCHANNEL.

3. Path availability is not tested during the execution of RESUME SUBCHANNEL. Instead, path availability is tested when the channel subsystem begins performance of the resume function.

4. The contents of the CCW fetched during performance of the resume function may be different from the contents of the same CCW when it was previously fetched and contained a valid S flag.

**SET ADDRESS LIMIT**

| `SAL [5]` |
|---|---|---|
| `'B237'` | / / / / / / / / / / |
| 0 | 16 | 31 |

The address-limit-checking facility is signaled to use the specified address as the address-limit value, and the specified address is passed to the facility.

General register 1 contains the address to be used as the address-limit value. The address is designated on a 64K-byte boundary, and the leftmost bit of general register 1 is zero.

GR1

| 0 | Address-Limit Value |
|---|---|---|
| 0 | 1 | 31 |

**Associated Functions**

The value that is used by the address-limit-checking facility when determining whether to permit or prohibit a data access is called the address-limit value. The initialized address-limit value is zero. The initial address-limit value is used by the address-limit-checking facility until the facility recognizes a signal (caused by the execution of SET ADDRESS LIMIT) to use a specified address. The recognition of this specified address as the new address-limit value occurs asynchronously with respect to the execution of SET ADDRESS LIMIT.

If address-limit checking is specified for a subchannel, then whether the specified address is used by the address-limit-checking facility (when determining whether to permit or prohibit a data access) depends on whether SET
ADDRESS LIMIT was executed before, during, or after the execution of START SUBCHANNEL for that subchannel. If SET ADDRESS LIMIT is executed before START SUBCHANNEL, then the specified address is used by the address-limit-checking facility. If SET ADDRESS LIMIT is executed during or after the execution of START SUBCHANNEL, then it is unpredictable whether the specified address is used by the address-limit-checking facility for that particular start function. For a description of the manner in which address-limit checking is performed, see the section "Address-Limit Checking" in Chapter 17, "I/O Support Functions."

Special Conditions

SET ADDRESS LIMIT can encounter the program exceptions listed below. The address in general register 1 must be designated on a 64K-byte boundary, and the leftmost bit of general register 1 must be zero; otherwise, an operand exception is recognized.

Condition Code: The code remains unchanged.

Program Exceptions:

Operand
Privileged operation

SET CHANNEL MONITOR

SCHM [S]

| 'B23C' |-----------|
| 0  | 16  | 31 |

The monitoring modes of the channel subsystem are made either active or inactive, depending on the setting of the measurement-mode-control bits in general register 1. Depending on the setting of the measurement-mode-control bit for measurement-block update, the channel subsystem is signaled to make the mode active, or the mode is made inactive. Depending on the setting of the measurement-mode-control bit for device-connect time, the mode is made active or inactive.

General registers 1 and 2 have the following format:

GR1

| MBK | 00000000000000000000000000000000 | M D |
| 0  | 4  | 30 31 |

GR2

| [ | MBO Address |
| 0 | 1 | 31 |

Bit positions 0-3 of general register 1 contain the measurement-block key (MBK). When bit 30 is one, MBK specifies the access key that is to be used by the channel subsystem when it accesses the measurement-block area. Otherwise, bit positions 0-3 of general register 1 are ignored.

Bit positions 4-29 of general register 1 contain zeros.

Bit 30 (M) of general register 1 is the measurement-mode-control bit that controls the measurement-block-update mode. When bit 30 of general register 1 is one and conditions allow, the measurement-block-update facility is signaled to asynchronously make the measurement-block-update mode active. In addition, the MBO address (in general register 2) and the measurement-block key (MBK) (in general register 1) are passed to the measurement-block-update facility. Furthermore, when bit 30 is one, bit 0 of general register 2 must be zero. The asynchronous functions that are performed by the measurement-block-update facility are summarized below in the section "Associated Functions" and are described in detail in the section "Channel-Subsystem Monitoring" in Chapter 17, "I/O Support Functions."

When bit 30 of general register 1 is zero and conditions allow, the measurement-block-update mode is made inactive if it is active or remains inactive if it is inactive. The contents of bit positions 0-3 (MBK) of general register 1 and the contents of general register 2 are ignored.

Bit 31 (D) of general register 1 is the measurement-mode-control bit that controls the device-connect-time-measurement mode. When bit 31 is one and conditions allow, the device-connect-time-measurement mode is made active if it is inactive or remains active if it is active. When bit 31 is zero and conditions allow, the device-connect-time-measurement mode is made inactive if it is active or remains inactive if it is inactive.

Bit 0 of general register 2 must be zero when bit 30 (M) of general register 1 is one; otherwise, an operand exception is recognized. When bit 30 (M) of general register 1 is zero, bit 0 of general register 2 is ignored. Bit positions
1-31 of general register 2 contain the absolute address of the measurement-block origin (MBO). When bit 30 (M) of general register 1 is one, the MBO address designates the beginning of the measurement-block area. The origin of the measurement-block area must be designated on a 32-byte boundary. The MBO address is used by the channel subsystem to locate measurement blocks. When bit 30 (M) of general register 1 is zero, the contents of general register 2 are ignored.

If the channel-subsystem timer that is used by the channel-subsystem monitoring facilities is in the error state, the state is reset. This happens independent of the setting of the two measurement-mode-control bits. (See the section "Channel-Subsystem Timing" in Chapter 17, "I/O Support Functions.")

**Associated Functions**

When the measurement-block-update facility is signaled (by means of SET CHANNEL MONITOR) to make the measurement-block-update mode active, the functions that are performed by the facility depend on whether or not the mode is already active when the signal is generated.

If the measurement-block-update mode is inactive when the signal is generated, the mode remains inactive until the measurement-block-update facility recognizes the signal. When the measurement-block-update facility recognizes the signal, the measurement-block-update mode is made active, and the MBK and MBO associated with that signal (that is, the MBK and MBO that were passed when the signal was generated) are used to control the storing of measurement data.

If the measurement-block-update mode is active when the signal is generated, the mode remains active, and the MBK and MBO associated with the execution of a previous SET CHANNEL MONITOR instruction continue to be used to control the storing of measurement data until the measurement-block-update facility recognizes the signal. When the measurement-block-update facility recognizes the signal, the MBK and MBO associated with that signal are used instead of the MBK and MBO associated with the execution of a previous SET CHANNEL MONITOR instruction.

In either of the above cases, the measurement-block-update facility recognizes the signal during, or subsequent to, the execution of the SET CHANNEL MONITOR instruction that caused the signal to be generated and logically prior to the performance of any start function that is initiated by the subsequent execution of START SUBCHANNEL for a subchannel that is enabled for measurement by this facility. If a subchannel that is enabled for measurement by this facility already has a start function in progress when the signal is generated, it is unpredictable when measurement data for that subchannel is stored by using the MBK and MBO associated with that signal.

While the measurement-block-update mode is active, performance measurements are accumulated for subchannels that are enabled for measurement-block update. Measurements for a subchannel are accumulated in a single 32-byte measurement block within the measurement-block area. A subchannel is enabled for the measurement-block-update mode by setting the measurement-block-update-enable bit to one in the SCHIB and then executing MODIFY SUBCHANNEL for that subchannel. The measurement block that is used to accumulate measurements for a subchannel is determined by the measurement-block index that is contained in the subchannel.

When the device-connect-time-measurement mode is active, measurements of the length of time that the device is actively communicating with the channel subsystem during the execution of a channel program are accumulated for subchannels that are enabled for device-connect-time measurement. Measurements for subchannels are provided in the ESW of the IRB. A subchannel is enabled for device-connect-time-measurement mode by setting the device-connect-time-measurement-enable bit to one in the SCHIB and then executing MODIFY SUBCHANNEL for that subchannel.

For a more detailed description of the measurement-block-update mode, the format and contents of the measurement block, and the device-connect-time-measurement mode, see the section "Channel-Subsystem Monitoring" in Chapter 17, "I/O Support Functions."

**Special Conditions**

SET CHANNEL MONITOR can encounter the program exceptions listed below. Bits 4-29 of general register 1 must be zero; the MBO address must be designated on a 32-byte boundary when bit 30 (M) of general register 1 is one; and bit 0 of general register 2 must be zero when bit 30 (M) of general register 1 is one; otherwise, an operand exception is recognized.

**Condition Code:** The code remains unchanged.
Subsequent to the execution of START SUBCHANNEL, the channel subsystem asynchronously performs the start function.

The contents of the ORB, other than the fields that must contain all zeros, are checked for validity. In some models, the fields of the ORB that must contain zeros are also checked asynchronously (rather than during the execution of the instruction). When invalid fields are detected asynchronously, the subchannel becomes status-pending with primary, secondary, and alert status and with deferred condition code 1 and program check indicated. (See the section "Program Check" in Chapter 16, "I/O Interruptions.") In this situation, the I/O operation or chain of I/O operations is not initiated at the device, and the condition is indicated by the start-pending bit being stored as one when the SCSW is cleared by the execution of TEST SUBCHANNEL. (See the section "Subchannel-Status Word" in Chapter 16, "I/O Interruptions.").

In some models, path availability is tested asynchronously (rather than as part of the execution of the instruction). When no channel path is available for selection, the subchannel becomes status-pending with primary and secondary status and with deferred condition code 3 indicated. The I/O operation or chain of I/O operations is not initiated at the device, and this condition is indicated by the start-pending bit being stored as one when the SCSW is cleared by the execution of TEST SUBCHANNEL.

If conditions allow, a channel path is chosen and execution of the channel program that is designated in the ORB is initiated. (See the section "Start Function and Resume Function" in Chapter 15, "Basic I/O Functions.")

Special Conditions

Condition code 1 is set and no other action is taken if the subchannel is status-pending when START SUBCHANNEL is executed. In some models, condition code 1 is not set when the subchannel is status-pending with only secondary status; instead, the status-pending condition is discarded.

Condition code 2 is set and no other action is taken when a start, halt, or clear function is currently in progress at the subchannel (see the section...
"Function Control" in Chapter 16, "I/O Interruptions").

Condition code 3 is set and no other action is taken when the subchannel is not operational for START SUBCHANNEL. A subchannel is not operational for START SUBCHANNEL if the subchannel is not provided in the channel subsystem, has no valid device number assigned to it, or is not enabled.

A subchannel is also not operational for START SUBCHANNEL, in some models, when no channel path is available for selection. In these models, the lack of an available channel path is detected as part of START SUBCHANNEL execution. In other models, channel path availability is only tested as part of the asynchronous start function.

START SUBCHANNEL can encounter the program exceptions listed below. The execution of START SUBCHANNEL is suppressed on all addressing and protection exceptions. In word 1 of the ORB, bits 5-7, 13-15, and 25-31 must be zeros, in word 2 of the ORB, bit 0 must be 0; otherwise, in some models, an operand exception is recognized. In other models, an I/O-interruption condition is generated indicating program check as part of the asynchronous start function.

Bits 0-15 of general register 1 must contain 0001 hex; when the incorrect-length-indication-suppression facility is not installed, bit 24 of word 1 of the ORB must be zero; otherwise, an operand exception is recognized.

The second operand must be designated on a word boundary; otherwise, a specification exception is recognized, and the execution of START SUBCHANNEL is suppressed.

Resulting Condition Code:

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Function initiated</td>
</tr>
<tr>
<td>1</td>
<td>Status-pending</td>
</tr>
<tr>
<td>2</td>
<td>Busy</td>
</tr>
<tr>
<td>3</td>
<td>Not operational</td>
</tr>
</tbody>
</table>

Program Exceptions:

Access (fetch, operand 2)
Operand
Privileged operation
Specification

STORE CHANNEL PATH STATUS

STCPS \(D_2(B_2)\) [5]

<table>
<thead>
<tr>
<th>'B23A'</th>
<th>B_2</th>
<th>D_2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

A channel-path-status word of up to 256 bits is stored at the designated location.

The second-operand address is the logical address of the location where the channel-path-status word is to be stored and is designated on a 32-byte boundary.

The channel-path-status word indicates which channel paths are actively communicating with a device at the time STORE CHANNEL PATH STATUS is executed. Bit positions 0-255 correspond, respectively, to the channel paths having the channel-path identifiers 0-255. Each of the 256 bits at the designated location is set to one, set to zero, or left unchanged, as follows:

- For all channel paths in the configuration that are actively communicating with devices at the time STORE CHANNEL PATH STATUS is executed, the corresponding bits are stored as ones.
- For all channel paths that are (1) provided in the system (PIM bit in the SCSW is one) and (2) in the configuration, but not currently being used by the channel subsystem in actively communicating with devices, the corresponding bits are stored as zeros.
- For all channel paths that are not provided in the system (PIM bit in the SCSW is zero), the corresponding bits either are not stored or are stored as zeros.
- For all channel paths in the configuration that are in the channel-path-terminal state or are not physically available (the corresponding PAM bit in the SCSW is zero), the corresponding bits are stored as zeros.

Special Conditions

STORE CHANNEL PATH STATUS can encounter the program exceptions listed below. The execution of STORE CHANNEL PATH STATUS is suppressed on all addressing and protection exceptions. The second operand must be designated on a 32-byte boundary; otherwise, a specification exception is recognized.

Chapter 14. I/O Instructions 14-13
Condition Code: The code remains unchanged.

Program Exceptions:

Access (store, operand 2)
Privileged operation
Specification

Programming Note

To ensure a consistent interpretation of channel-path-status-word bits, the program should, prior to the initial use of the area, store zeros at the location where the channel-path-status word is to be stored.

STORE CHANNEL REPORT WORD

STCRW D2(B2) \[S\]

<table>
<thead>
<tr>
<th>'B239'</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

A CRW containing information affecting the channel subsystem is stored at the designated location.

The second-operand address is the logical address of the location where the CRW is to be stored and is designated on a word boundary.

When a malfunction or other condition affecting channel-subsystem operation is recognized, a channel report (consisting of one or more CRWs) describing the condition is made pending for retrieval and analysis by the program. The channel report contains information concerning the identity and state of a facility of the channel subsystem following the detection of the malfunction or other condition. For a description of the channel report, the CRW, and program-recovery actions related to the channel subsystem, see the section "Channel-Subsystem Recovery" in Chapter 17, "I/O Support Functions."

When one or more channel reports are pending, the instruction causes a CRW to be stored at the designated location and condition code 0 to be set. A pending CRW can only be stored by executing STORE CHANNEL REPORT WORD and, once stored, is no longer pending. Thus, each pending CRW is presented only once to the program.

When no channel reports are pending in the channel subsystem, execution of STORE CHANNEL REPORT WORD causes zeros to be stored at the designated location and condition code 1 to be set.

Special Conditions

STORE CHANNEL REPORT WORD can encounter the program exceptions listed below. The execution of STORE CHANNEL REPORT WORD is suppressed on all addressing and protection exceptions. The second operand must be designated on a word boundary; otherwise, a specification exception is recognized.

Resulting Condition Code:

0 CRW stored
1 Zeros stored
2 --
3 --

Program Exceptions:

Access (store, operand 2)
Privileged operation
Specification

Programming Notes

1. CRW overflow conditions may occur if STORE CHANNEL REPORT WORD is not executed to clear pending channel reports. If the overflow condition is encountered, one or more channel-report words have been lost. (See the section "Channel-Subsystem Recovery" in Chapter 17, "I/O Support Functions," for details.)

2. A pending CRW can be cleared by any CPU in the configuration executing STORE CHANNEL REPORT WORD, regardless of whether a machine-check interruption has occurred in any CPU.

STORE SUBCHANNEL

STSC QUAD  [S]

<table>
<thead>
<tr>
<th>'B234'</th>
<th>B3</th>
<th>D3</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

Control and status information for the designated subchannel is stored in the designated SCHIB.

General register 1 contains the subsystem-identification word, which designates the subchannel for which the information is to be stored. The second-operand address is the logical address of the SCHIB and is designated on a word boundary.
The information that is stored in the SCHIB consists of the path-management-control word, the SCSW, and three words of model-dependent information. (See the section "Subchannel-Information Block" in Chapter 15, "Basic I/O Functions."

The execution of STORE SUBCHANNEL does not change any information contained in the subchannel.

Condition code 0 is set to indicate that control and status information for the designated subchannel has been stored in the SCHIB. Whenever the execution of STORE SUBCHANNEL results in the setting of condition code 0, the information in the SCHIB indicates a consistent state of the subchannel.

**Special Conditions**

Condition code 3 is set and no other action is taken when the designated subchannel is not operational for STORE SUBCHANNEL. A subchannel is not operational for STORE SUBCHANNEL if the subchannel is not provided in the channel subsystem.

STORE SUBCHANNEL can encounter the program exceptions listed below. Bit positions 0-15 of general register 1 must contain the value 0001 hex; otherwise, an operand exception is recognized. The second operand must be designated on a word boundary; otherwise, a specification exception is recognized.

**Resulting Condition Code:**

<table>
<thead>
<tr>
<th>Code</th>
<th>SCHIB stored</th>
<th>Not operational</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>SCHIB stored</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>Not operational</td>
<td></td>
</tr>
</tbody>
</table>

**Program Exceptions:**

- Access (store, operand 2)
- Operand
- Privileged operation
- Specification

**Programming Notes**

1. Device status that is stored in the SCSW may include device-busy, control-unit-busy, or control-unit-end indications.

2. The information that is stored in the SCHIB is obtained from the subchannel. The STORE SUBCHANNEL instruction does not cause the channel subsystem to interrogate the addressed device.

3. STORE SUBCHANNEL may be executed at any time to sample conditions existing at the subchannel, without causing any pending status conditions to be cleared.

4. Repeated execution of STORE SUBCHANNEL without an intervening delay (for example, to determine when a subchannel changes state) should be avoided because repeated accesses of the subchannel by the CPU may delay or prohibit access of the subchannel by the channel subsystem to update the subchannel.

**TEST PENDING INTERRUPTION**

<table>
<thead>
<tr>
<th>TPI</th>
<th>D₂(B₂)</th>
<th>[5]</th>
</tr>
</thead>
<tbody>
<tr>
<td>'B236'</td>
<td>B₂</td>
<td>D₂</td>
</tr>
<tr>
<td>0</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

The interruption code for a pending interruption at the subchannel is stored at the designated location, and the pending interruption request is cleared.

The second-operand address, when nonzero, is the logical address of the location where the interruption code is to be stored and is designated on a word boundary.

If the second-operand address is zero, the interruption code is stored at real locations 184-191.

In this case low-address protection and key-controlled protection do not apply.

Pending interruption requests are accepted only for those I/O-interruption subclasses allowed by the I/O-interruption subclass mask in control register 6 of the CPU executing the instruction. If no I/O-interruption requests exist that are allowed by control register 6, the interruption code is not stored, the second-operand location is not modified, and condition code 0 is set.

If a pending interruption request is accepted, the interruption code is stored, the pending interruption request is cleared, and condition code 1 is set. The interruption code that is stored is the same as would be stored if an I/O interruption had occurred. However, PSWs are not swapped, as when an interruption occurs.

The interruption code that is stored during execution of the instruction is defined as follows:
Subsystem-Identification Word: See the section "I/O-Instruction Formats" in this chapter.

Interruption Parameter: Word 1 contains a four-byte parameter which is specified by the program and which previously was passed to the subchannel in word 0 of the ORB or the PMCW. When a device presents alert status and the interruption parameter was not passed previously to the subchannel by executing START SUBCHANNEL or MODIFY SUBCHANNEL, this field contains zeros.

Special Conditions

TEST PENDING INTERRUPTION can encounter the program exceptions listed below. The execution of TEST PENDING INTERRUPTION is suppressed on all addressing and protection exceptions. The second operand must be designated on a word boundary; otherwise, a specification exception is recognized.

Resulting Condition Code:

<table>
<thead>
<tr>
<th>0</th>
<th>Interruption code not stored</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Interruption code stored</td>
</tr>
<tr>
<td>2</td>
<td>--</td>
</tr>
<tr>
<td>3</td>
<td>--</td>
</tr>
</tbody>
</table>

Program Exceptions:

Access (store, operand 2, second-operand address nonzero only)
Privileged operation
Specification

Programming Note

TEST PENDING INTERRUPTION with a second-operand address of zero should only be executed when I/O interruptions are masked off. Otherwise, an interruption code stored by the instruction may be lost if an I/O-interruption occurs. The interruption code that identifies the source of the interruption is stored at real locations 184-191, replacing the code that is stored by the instruction.

TEST SUBCHANNEL

| TSCH \( D_s(B_b) \) [S] |
|---|---|---|---|
| 'B235' | B_2 | D_2 |

Control and status information for the subchannel is stored in the designated IRB.

General register 1 contains the subsystem-identification word, which designates the subchannel for which the information is to be stored. The second-operand address is the logical address of the IRB and is designated on a word boundary.

The information that is stored in the IRB consists of the SCSW, the extended-status word, and the extended-control word. (See the section "Interuption-Response Block" in Chapter 16, "I/O Interruptions").

If the subchannel is status-pending, the status-pending bit of the status-control field is stored as one. Whether or not the subchannel is status-pending has an effect on the functions that are performed when TEST SUBCHANNEL is executed.

When the subchannel is status-pending and TEST SUBCHANNEL is executed, information (as described above) is stored in the IRB, followed by the clearing of certain conditions and indications that exist at the subchannel (as described in the figure "Conditions and Indications Cleared at the Subchannel by TEST SUBCHANNEL"). If an interruption request is pending for the subchannel, the request is cleared. Condition code 0 is set to indicate that these actions have been taken.

When the subchannel is not status-pending and TEST SUBCHANNEL is executed, information (as described above) is stored in the IRB, and no conditions or indications are cleared. Condition code 1 is set to indicate that these actions have been taken.

The figure "Conditions and Indications Cleared at the Subchannel by TEST SUBCHANNEL" describes which conditions and indications are cleared by TEST SUBCHANNEL when the subchannel is status-pending. All other conditions and indications at the subchannel remain unchanged.
<table>
<thead>
<tr>
<th>Field</th>
<th>Subchannel Condition*</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Alert Sta Pdg</td>
</tr>
<tr>
<td>Function Control</td>
<td>C</td>
</tr>
<tr>
<td>Activity Control</td>
<td>Cp</td>
</tr>
<tr>
<td>Status Control</td>
<td>Cs</td>
</tr>
<tr>
<td>N Condition</td>
<td>C</td>
</tr>
</tbody>
</table>

**Explanation:**

* Note that the rightmost column applies to status-pending when it is alone. The other four status-pending conditions result in the clearing actions given. These actions apply both when a single status-pending condition occurs and when a combination of the four status-pending conditions occurs. In the combination case, all the clearing actions of the individual cases apply.

**C** Cleared.

**Cp** The resume-, start-, halt-, clear-pending, and suspended conditions are cleared.

**Cs** The status-pending condition is cleared.

**Nc** Not changed unless function control indicates the halt function. If the halt function is indicated, conditions are cleared as for status-pending alone.

**Nr** Not changed unless function control indicates either the halt function or the start function and activity control indicates resume-pending and suspended. If the halt function is indicated, the conditions are cleared as for status-pending alone. If the start function is indicated and activity control indicates resume-pending and suspended, the resume-pending condition and the N condition are cleared.

Conditions and Indications Cleared at the Subchannel by TEST SUBCHANNEL

**Special Conditions**

Condition code 3 is set and no other action is taken when the subchannel is not operational for TEST SUBCHANNEL. A subchannel is not operational for TEST SUBCHANNEL if the subchannel is not provided, has no valid device number assigned to it, or is not enabled.

**TEST** SUBCHANNEL can encounter the program exceptions listed below. When the execution of TEST SUBCHANNEL is terminated on addressing and protection exceptions, the state of the subchannel is not changed. Bit positions 0–15 of general register 1 must contain 0001 hex; otherwise, an operand exception is recognized. The second operand must be designated on a word boundary; otherwise, a specification exception is recognized.

**Resulting Condition Code:**

- 0 IRB stored; subchannel status-pending
- 1 IRB stored; subchannel not status-pending
- 2 -- 3 Not operational

**Program Exceptions:**

- Access (store, operand 2)
- Operand
- Privileged operation
- Specification

**Programming Notes**

1. Device status that is stored in the SCSW may include device-busy, control-unit-busy, or control-unit-end indications.

2. The information that is stored in the IRB is obtained from the subchannel. The TEST SUBCHANNEL instruction does not cause the channel subsystem to interrogate the addressed device.

3. When an I/O interruption occurs, it is the result of a status-pending condition at the subchannel, and typically TEST SUBCHANNEL is executed to clear the status. TEST SUBCHANNEL may also be executed at any other time to sample conditions existing at the subchannel.

4. Repeated execution of TEST SUBCHANNEL to determine when a start function has been completed should be avoided because there are conditions under which the completion of the start function may or may not be indicated. For example, if the channel subsystem is holding an interface-control-check (IFCC) condition in abeyance (for any subchannel) because another subchannel is already status-pending, and if the start function being tested by TEST SUBCHANNEL has as the only path available for

---

Chapter 14. I/O Instructions 14-17
selection the channel path with the IFCC condition, then the start function may not be initiated until the status-pending condition in the other subchannel is cleared, allowing the IFCC condition to be indicated at the subchannel to which it applies.

5. Repeated execution of TEST SUBCHANNEL without an intervening delay, for example, to determine when a subchannel changes state, should be avoided because repeated accesses of the subchannel by the CPU may delay or prohibit access of the subchannel by the channel subsystem in updating the subchannel.

6. The priority of interruption handling by a CPU can be modified by execution of TEST SUBCHANNEL. When TEST SUBCHANNEL is executed and the designated subchannel has an interruption request pending, that interruption request is cleared and the SCEN is stored, without regard to any previously established priority. The relative priority of the remaining interruption requests is unchanged.
<table>
<thead>
<tr>
<th>Control of Basic I/O Functions</th>
<th>15-2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Subchannel-Information Block (SCHIB)</td>
<td>15-2</td>
</tr>
<tr>
<td>Path-Management-Control Word</td>
<td>15-2</td>
</tr>
<tr>
<td>Subchannel-Status Word</td>
<td>15-8</td>
</tr>
<tr>
<td>Model-Dependent Area</td>
<td>15-8</td>
</tr>
<tr>
<td>Summary of Modifiable Fields</td>
<td>15-8</td>
</tr>
<tr>
<td>Channel-Path Allegiance</td>
<td>15-11</td>
</tr>
<tr>
<td>Working Allegiance</td>
<td>15-11</td>
</tr>
<tr>
<td>Active Allegiance</td>
<td>15-12</td>
</tr>
<tr>
<td>Dedicated Allegiance</td>
<td>15-12</td>
</tr>
<tr>
<td>Channel-Path Availability</td>
<td>15-12</td>
</tr>
<tr>
<td>Control-Unit Type</td>
<td>15-13</td>
</tr>
<tr>
<td>Clear Function</td>
<td>15-13</td>
</tr>
<tr>
<td>Clear-Function Path Management</td>
<td>15-13</td>
</tr>
<tr>
<td>Clear-Function Subchannel Modification</td>
<td>15-14</td>
</tr>
<tr>
<td>Clear-Function Signaling and Completion</td>
<td>15-14</td>
</tr>
<tr>
<td>Halt Function</td>
<td>15-15</td>
</tr>
<tr>
<td>Halt-Function Path Management</td>
<td>15-15</td>
</tr>
<tr>
<td>Halt-Function Signaling and Completion</td>
<td>15-16</td>
</tr>
<tr>
<td>Start Function and Resume Function</td>
<td>15-18</td>
</tr>
<tr>
<td>Start-Function and Resume-Function Path Management</td>
<td>15-18</td>
</tr>
<tr>
<td>Execution of I/O Operations</td>
<td>15-20</td>
</tr>
<tr>
<td>Blocking of Data</td>
<td>15-21</td>
</tr>
<tr>
<td>Operation-Request Block (ORB)</td>
<td>15-21</td>
</tr>
<tr>
<td>Channel-Command Word</td>
<td>15-23</td>
</tr>
<tr>
<td>Command Code</td>
<td>15-25</td>
</tr>
<tr>
<td>Designation of Storage Area</td>
<td>15-26</td>
</tr>
<tr>
<td>Chaining</td>
<td>15-27</td>
</tr>
<tr>
<td>Data Chaining</td>
<td>15-29</td>
</tr>
<tr>
<td>Command Chaining</td>
<td>15-30</td>
</tr>
<tr>
<td>Shipping</td>
<td>15-31</td>
</tr>
<tr>
<td>Program-Controlled Interruption</td>
<td>15-31</td>
</tr>
<tr>
<td>CCW Indirect Data Addressing</td>
<td>15-32</td>
</tr>
<tr>
<td>Suspension of Channel-Program Execution</td>
<td>15-33</td>
</tr>
<tr>
<td>Commands</td>
<td>15-35</td>
</tr>
<tr>
<td>Write</td>
<td>15-36</td>
</tr>
<tr>
<td>Read</td>
<td>15-37</td>
</tr>
<tr>
<td>Read Backward</td>
<td>15-37</td>
</tr>
<tr>
<td>Control</td>
<td>15-38</td>
</tr>
<tr>
<td>Sense</td>
<td>15-39</td>
</tr>
<tr>
<td>Sense ID</td>
<td>15-40</td>
</tr>
<tr>
<td>Transfer in Channel</td>
<td>15-41</td>
</tr>
<tr>
<td>Command Retry</td>
<td>15-42</td>
</tr>
<tr>
<td>Concluding I/O Operations during Initiation</td>
<td>15-42</td>
</tr>
<tr>
<td>Immediate Conclusion of I/O Operations</td>
<td>15-43</td>
</tr>
<tr>
<td>Concluding I/O Operations during Data Transfer</td>
<td>15-43</td>
</tr>
<tr>
<td>Channel-Path-Reset Function</td>
<td>15-45</td>
</tr>
<tr>
<td>Channel-Path-Reset-Function Signaling</td>
<td>15-45</td>
</tr>
<tr>
<td>Channel-Path-Reset Function-Completion Signaling</td>
<td>15-45</td>
</tr>
</tbody>
</table>
Some I/O instructions specify to the channel subsystem that a function is to be performed. Collectively, these functions are referred to as the basic I/O functions. The basic I/O functions are the clear, halt, start, resume, and channel-path-reset functions.

CONTROL OF BASIC I/O FUNCTIONS

Information that is present at the subchannel controls how the clear, halt, resume, and start functions are performed. This information is communicated to the program in the subchannel-information block during execution of STORE SUBCHANNEL.

SUBCHANNEL-INFORMATION BLOCK (SCHIB)

The subchannel-information block (SCHIB) is the operand of the MODIFY SUBCHANNEL and STORE SUBCHANNEL instructions. The two rightmost bits of the SCHIB address are zeros, designating the SCHIB on a word boundary. The SCHIB contains three major fields: the path-management-control word (PMCW), the subchannel-status word (SCSW), and a model-dependent area.

STORE SUBCHANNEL is used to store the current PMCW, the SCSW, and model-dependent data of the designated subchannel. MODIFY SUBCHANNEL alters certain PMCW fields at the subchannel. When the program needs to change the contents of one or more of the PMCW fields, the normal procedure is (1) to execute STORE SUBCHANNEL to obtain the current contents, (2) to perform the required modifications to the PMCW in main storage, and (3) to execute MODIFY SUBCHANNEL to pass the new information to the subchannel. The SCHIB has the following format:

```
Word 0
Path-Management-Control Word

Word 1
Subchannel-Status Word

Word 2
Model-Dependent Area
```

Path-Management-Control Word

The path-management-control word (PMCW) has the format shown in the figure "PMCW Format" when the subchannel is valid (see the discussion of device-number-valid bit later in this section).

```
PMCW Format

Word 0
00 ISC 000 E LM MM D T V

Device Number

LPM PHOM

PUM PIM

MBI POM

PAM

CHPID-0 CHPID-1 CHPID-2 CHPID-3

CHPID-4 CHPID-5 CHPID-6 CHPID-7

00000000 00000000 00000000 00000000

0 16 31

15-2 370-XA Principles of Operation
**Interruption Parameter:** Bits 0-31 of word 1 contain the interruption parameter that is stored as word 1 of the interruption code. The interruption parameter can be set to any value by START SUBCHANNEL and MODIFY SUBCHANNEL. The initial value of the interruption parameter is zero.

**I/O-Interruption Subclass Code (ISC):**
Bits 2-4 of word 1 contain a binary number (0-7) which corresponds to the bit position of the I/O-interruption subclass-mask bit in control register 6 of each CPU in the configuration. The setting of that mask bit in control register 6 of a CPU controls the recognition of interruption requests relating to this subclass by that CPU (see the section "Priority of Interruptions" in Chapter 16, "I/O Interruptions"). The ISC can be set to any value by MODIFY SUBCHANNEL. The initial value of the ISC is zero.

**Reserved:** Bits 0-1 and 5-7 of word 1 are reserved and stored as zeros by STORE SUBCHANNEL. They must be zeros when MODIFY SUBCHANNEL is executed; otherwise, an operand exception is recognized.

**Enabled (E):** Bit 8 of word 1, when one, indicates that the subclass is enabled for all I/O functions. When the E bit is zero, status presented by the device is not made available to the program, and I/O instructions other than MODIFY SUBCHANNEL and STORE SUBCHANNEL that are executed for the designated subclass cause condition code 3 to be set. The E bit can be either zero or one when MODIFY SUBCHANNEL is executed; initially, all subchannels are not enabled; IPL causes the IPL I/O device to become enabled.

**Limit Mode (LM):** Bits 9-10 of word 1 define the limit mode (LM) of the subchannel. The limit mode is used by the channel subsystem when address-limit checking is invoked for an I/O operation. (See the section "Address-Limit Checking" in Chapter 17, "I/O Support Functions." ) Address-limit checking is under the control of the address-limit-checking-control bit that is passed to the subchannel in the operation-request block (ORB) during the execution of START SUBCHANNEL. (See the section "Operation-Request Block" later in this chapter.) The definitions of these bits, whose values are used during data transfer, are as follows:

<table>
<thead>
<tr>
<th>Bits</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0</td>
<td>Initialized value. No limit checking is performed for this subchannel.</td>
</tr>
<tr>
<td>0 1</td>
<td>Data address must be equal to, or greater than, the current address limit.</td>
</tr>
<tr>
<td>1 0</td>
<td>Data address must be less than the current address limit.</td>
</tr>
<tr>
<td>1 1</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>

**Measurement Mode Enable (MM):** Bits 11 and 12 of word 1 enable the measurement-block-update mode and the device-connect-time-measurement mode, respectively, of the subchannel. These bits can contain any value when MODIFY SUBCHANNEL is executed; initially, neither measurement mode is enabled. The definition of each of these bits is as follows:

**Bit 11, Measurement-Block-Update Enable:**
0 Initialized value. The subchannel is not enabled for measurement-block update. Storing of measurement-block data does not occur.
1 The subchannel is enabled for measurement-block update. If the measurement-block-update mode is active, measurement data is accumulated in the measurement block at the time channel-program execution is completed or suspended at the subchannel, provided no error conditions described by subchannel logout have been detected. If the measurement-block-update mode is inactive, no measurement-block data is stored.

**Bit 12, Device-Connect-Time-Measurement Enable:**
0 Initialized value. The subchannel is not enabled for device-connect-time measurement. Storing of the device-connect-time interval (DCTI) in the extended-status word (ESW) does not occur.
1 The subchannel is enabled for device-connect-time measurement. If the device-connect-time-measurement mode is active and timing facilities are provided for the subchannel, the value of the DCII is stored in the ESW when TEST SUB-
The meaning of the measurement-mode (MM) enable bits described above applies when the timing-facility bit for the subchannel is one. When the timing-facility bit is zero, the effect of the MM bits is changed, as described below under "Timing Facility." (For more discussion on measurement modes, see the sections "Measurement-Block Update" and "Device-Connect-Time Measurement" in Chapter 17, "I/O Support Functions.")

Multopath Mode (D): Bit 13 of word 1, when one, indicates that the subchannel operates in multopath mode when executing an I/O operation or chain of I/O operations. For proper operation in multopath mode when more than one channel path is available for selection, the associated device must have the dynamic-reconnection feature installed and must be set up for multopath-mode operation. During performance of a start function in multopath mode, a device is allowed to request service from the channel subsystem over any of the channel paths indicated at the subchannel as being available for selection (see the discussions of logical-path mask and path-available mask later in this section). Bit 13, when zero, indicates that the subchannel operates in single-path mode when executing an I/O operation or chain of I/O operations. In single-path mode, the entire start function is performed by using the channel path on which the first command of the I/O operation or chain of I/O operations was accepted by the device. The D bit can be either zero or one when MODIFY SUBCHANNEL is executed; initially the subchannel is in single-path mode.

Timing Facility (T): Bit 14 of word 1, when one, indicates that the channel-subsystem-timing facility is available for the subchannel and is under the control of the two measurement-mode-enable bits (MM) and SET CHANNEL MONITOR. Bit 14, when zero, indicates that the channel-subsystem-timing facility is not available for the subchannel. When bit 14 is zero, the START SUBCHANNEL count is the only measurement data that can be accumulated in the measurement block for the subchannel. Storing of the START SUBCHANNEL count is under the control of bit 11 and SET CHANNEL MONITOR, as described above under "Measurement Mode Enable." Similarly, if the T bit is zero, no device-connect-time-interval (DCTI) values can be measured for the subchannel. (See the sections "Measurement-Block Update" and "Device-Connect-Time Measurement" in Chapter 17, "I/O Support Functions.")

Device Number Valid (V): Bit 15 of word 1, when one, indicates that the device-number field (see below) contains a valid device number and that a device associated with this subchannel may be physically installed. Bit 15 when zero indicates that the subchannel is not valid, there is no I/O device currently associated with the subchannel, and the contents of all other defined fields of the SCHIB are unpredictable.

Device Number: Bits 16–31 of word 1 contain the binary representation of the four-digit hexadecimal device number of the device that is associated with this subchannel. The device number is a system-unique parameter that is assigned to the subchannel and the associated device when the device is installed.

Logical-Path Mask (LPM): Bits 0–7 of word 2 indicate the logical availability of channel paths to the associated device. Each bit of the LPM corresponds one-for-one, by relative bit position, with a CHPID located in an associated byte of words 4 and 5 of the SCHIB. (Each CHPID contains an 8-bit value which uniquely identifies the associated channel path.) A bit set to one means that the corresponding channel path is logically available; a zero means the corresponding channel path is logically not available. When a channel path is logically not available, the channel subsystem does not use that channel path to initiate performance of any clear, halt, resume, or start function, except when a dedicated allegiance exists for that channel path. When a dedicated allegiance exists for a channel path, the logical availability of the channel path is ignored whenever a clear, halt, resume, or start function is performed. (See the section "Channel-Path Allegiance" later in this chapter). If the subchannel is idle, the logical availability of the channel path is ignored whenever the control unit initiates a request to present alert status to the channel subsystem. The logical availability of a channel path associated with the subchannel can be changed by setting the corresponding LPM bit in the SCHIB and then executing MODIFY SUBCHANNEL, or by setting the corresponding LPM bit in the ORB and bit 0 of word 2 of SUBCHANNEL. Initially, each installed channel path is logically available.

Path-Not-Operational Mask (PNOM): Any of bits 8–15 of word 2, when one, indicates that a path-not-operational condition has been recognized on the corresponding channel path. Each bit of the PNOM corresponds one-for-one, by relative bit position, with a CHPID
located in an associated byte of words 4 and 5 of the SCHIB. (Each CHPID contains an 8-bit value which uniquely identifies the physical channel path.) The channel subsystem recognizes a path-not-operational condition when, during an attempted device selection in order to perform a clear, halt, resume, or start function, the device associated with the subchannel appears not operational on a channel path that is operational for the subchannel. When a path-not-operational condition is recognized, the state of the channel path changes from operational for the subchannel to not operational for the subchannel. A channel path is operational for the subchannel if the associated device appeared operational on that channel path the last time the channel subsystem attempted device selection in order to perform a clear, halt, resume, or start function. A device appears to be operational on a channel path when the device responds to an attempted device selection. A channel path is not operational for the subchannel if the associated device appeared not operational on that channel path the last time the channel subsystem attempted device selection in order to perform a clear, halt, resume, or start function. Any of bits 8-15 of word 2, when zero, indicates that a path-not-operational condition has not been recognized on the corresponding channel path.

Initially, each of the eight possible channel paths associated with each subchannel are considered to be operational, regardless of whether the respective channel paths are installed or available; therefore, unless a path-not-operational condition is recognized during initial program loading, the PMCW, if stored, contains a PNOM of all zeros if stored prior to executing a CLEAR SUBCHANNEL, HALT SUBCHANNEL, RESUME SUBCHANNEL, or START SUBCHANNEL instruction.

Programming Note

The PNOM indicates those channel paths for which a path-not-operational condition has been recognized during the performance of the most recent clear, halt, resume, or start function. That is, the PNOM indicates which of the channel paths associated with the subchannel have made a transition from the operational to the not-operational state for the subchannel during the performance of the most recent clear, halt, resume, or start function. However, the transition of a channel path from the not-operational to the operational state for the subchannel is indicated in the POM. Therefore, the POM must be examined in order to determine whether any of the channel paths that are associated with a designated subchannel are operational for the subchannel.

Furthermore, while performing either a start or resume function, the transition of a channel path from the not-operational to the operational state for the subchannel is recognized by the channel subsystem only during the initiation sequence for the first command specified by the start function or implied by the resume function. Therefore, a channel path which is currently not operational for the subchannel can be used by the device associated with the subchannel when reconnecting to the channel subsystem in order to continue command chaining; however, the channel subsystem does not indicate a transition of that channel path from the not-operational to the operational state for the subchannel in the POM.

Chapter 15. Basic I/O Functions 15-5
The device and channel subsystem are actively communicating when the suspend function is performed for the channel program in execution.

3. Status has been accepted from the device that is recognized as an interruption condition, or a condition has been recognized that suppresses command chaining (see the section "Interuption Conditions" in Chapter 16, "I/O Interruptions").

4. An interface-control-check condition has been recognized (see the section "Interface-Control Check" in Chapter 16, "I/O Interruptions"), and no subchannel-logout information is currently present in the subchannel.

The LPUM field of the PMCW contains the most recent setting. The initial value of the LPUM is zero.

Path-Installed Mask (PIM): Bits 24-31 of word 2 indicate which of the channel paths 0-7 to the I/O device are physically installed. The PIM indicates the validity of the channel-path identifiers (see below) for those channel paths that are physically installed. Each bit of the PIM corresponds one-for-one, by relative bit position, with a CHPID located in an associated byte of words 4 and 5 of the SCHIB. (Each CHPID contains a value which uniquely identifies the physical channel path.) A PIM bit stored as one indicates that the corresponding channel path is installed. A PIM bit stored as zero indicates that the corresponding channel path is not installed. The PIM always reflects the full complement of installed paths to the device, regardless of how the system is configured. Therefore, some of the channel paths indicated in the PIM may not be physically available in that configuration, as indicated by the bit settings in the path-available mask (see below). The initial value of the PIM indicates all the physically installed channel paths to the device.

Measurement-Block Index (MBI): Bits 0-15 of word 3 form an index value used by the measurement-block-update facility when the measurement-block-update mode is active (see the section "SET CHANNEL MONITOR" in Chapter 14, "I/O Instructions") and the subchannel is enabled for the mode (see the discussion of the measurement-mode-enable bits, bits 11-12, earlier in this section). When the measurement-block index is used, five zero bits are appended on the right, and the result is added to the measurement-block-origin address designated by SET CHANNEL MONITOR. The calculated address, called the measurement-block address, designates the beginning of a 32-byte storage area where 16 bytes of measurement data are available.
stored (see the section "Measurement Block" in Chapter 17, "I/O Support Func­
tions"). The MBI can contain any value when MODIFY SUBCHANNEL is executed; the initial value is zero.

Path-Operational Mask (POM): Bits 16-23 of word 3 indicate the last known opera­
tional state of the device on the corre­
spanding channel paths. Each bit of the POM corresponds one-for-one, by relative bit position, with a CHPID located in an associated byte of words 4 and 5 of the SCHIB. (Each CHPID contains an 8-bit value which uniquely identifies the physical channel path.) If the associ­
ated device appeared operational on a channel path the last time the channel subsystem attempted device selection in order to perform a clear, halt, resume, or start function, then the channel path is operational for the subchannel, and the bit corresponding to the channel path in the POM is one. A device appears to be operational on a channel path when the device responds to an attempt of device selection. A channel path is also operational for the subchannel if MODIFY SUBCHANNEL is executed and the bit corresponding to that channel path in the POM is speci­fied as one.

If the associated device appeared not operational on a channel path the last time the channel subsystem attempted device selection in order to perform a clear, halt, resume, or start function, then the channel path is not operational for the subchannel, and the bit corresponding to the channel path in the POM is zero. A channel path is also not operational for the subchannel if MODIFY SUBCHANNEL is executed and the bit corresponding to that channel path in the POM is specified as zero.

If the device associated with the subchannel appears not operational on a channel path that is operational for the subchannel during an attempted device selection in order to perform a clear, halt, resume, or start function, then the channel subsystem recognizes a path-not-operational condition. If an SCSW is subsequently stored, then bit 15 of word 1 is one, indicating the path-not-operational condition. When a path-not-operational condition is recog­nized, the state of the channel path changes from operational for the subchannel to not operational for the subchannel.

When the channel path is not operational for the subchannel, a path-not-operational condition cannot be recog­nized. Moreover, a channel path that is not operational for the subchannel may be available for selection; if the channel subsystem chooses that channel path while executing a path-management opera­tion, and if during the the attempted device selection, the device appears to be operational again on that channel path, then the state of the channel path changes from not operational for the subchannel to operational for the subchannel.

The POM can contain any value when MODIFY SUBCHANNEL is executed. Initially, each of the eight possible channel paths associated with each subchannel are considered to be operational, regardless of whether the respective channel paths are installed or available; therefore, unless a path-not-operational condition is recognized during initial program loading, the PMCW, if stored, contains a POM of all ones if stored prior to executing a CLEAR SUBCHANNEL, HALT SUBCHANNEL, RESUME SUBCHANNEL, or START SUBCHANNEL instruction.

Path-Available Mask (PAM): Bits 24-31 of word 3 indicate the physical avail­ability of installed channel paths. Each bit of the PAM corresponds one-for-one, by relative bit position, with a CHPID located in an associated byte of words 4 and 5 of the SCHIB. (Each CHPID contains an 8-bit value which uniquely identifies the physical channel path.) A PAM bit of one indicates that the corresponding channel path is physically available for use in accessing the device. A PAM bit of zero indicates the channel path is not physically available for use in accessing the device. When a channel path is not physically available, it may, depending upon the model and the extent of failure, be used during performance of the reset­channel-path function. A channel path which is physically available may become not physically available as a result of reconfiguring the system, or this may occur as a result of the performance of the channel-path-reset function.

The initial value of the PAM reflects the set of channel paths by which the I/O device is physically accessible at the time of initialization.

Note: The change in the availability of a channel path affects all subchannels having access to that channel path. Whenever the setting of a PAM bit is referred to in conjunction with the availability status of a channel path, for brevity, reference is made in this chapter to a single PAM bit instead of the respective PAM bits in all of the affected subchannels.

Channel-Path Identifiers (CHPIPs): Words 4 and 5 contain eight one-byte channel-path identifiers corresponding to channel paths 0-7 of the PIM. A CHPID is valid if the corresponding PIM bit is one. Each valid CHPID contains the identifier of a physical channel path to a control unit by which the associated I/O device may be accessed. A unique CHPID is assigned to each phys­ical channel path in the system.

Chapter 15. Basic I/O Functions 15-7
Different devices that are accessible by the same physical channel path have, in their respective subchannels, the same CHPID value. The CHPID value may, however, appear in each subchannel in different locations in the CHPID fields 0-7.

Subchannels that share an identical set of channel paths have the same corresponding PIM bits set to ones. The channel-path identifiers (CHPIDs) for these channel paths are the same and occupy the same respective locations in each SCHIR.

Reserved: Word 6 of the SCHIB is reserved and is stored as zero by STORE SUBCHANNEL. Bits 0-31 of word 6 of the SCHIB operand must be zeros, when MODIFY SUBCHANNEL is executed; otherwise, an operand exception is recognized.

Subchannel-Status Word

Words 7-9 contain a copy of the SCSW. The format of the SCSW is described in the section "Subchannel-Status Word" in Chapter 16, "I/O Interruptions." The SCSW is stored by executing either STORE SUBCHANNEL or TEST SUBCHANNEL (see Chapter 14, "I/O Instructions").

Model-Dependent Area

Words 10-12 contain model-dependent information.

Summary of Modifiable Fields

The figure "Modification of Subchannel Fields" lists the initial settings for fields in a subchannel whose device-number-valid bit is set to one, and indicates what modifies the fields.

All of the PMCW fields contain meaningful information when STORE SUBCHANNEL is executed and the designated subchannel is idle. Subchannel fields that the channel subsystem does not modify contain valid information whenever STORE SUBCHANNEL is executed, provided that the device-number-valid bit is one. The validity of the subchannel fields that are modifiable by the channel subsystem depends on the state of the subchannel at the time STORE SUBCHANNEL is executed.
<table>
<thead>
<tr>
<th>Subchannel Field</th>
<th>Initial Value&lt;sup&gt;1&lt;/sup&gt;</th>
<th>Program Modifies by Executing</th>
<th>Modified by Channel Subsystem&lt;sup&gt;2&lt;/sup&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>Interruption parameter</td>
<td>Zeros</td>
<td>MSCH, SSCH</td>
<td>No</td>
</tr>
<tr>
<td>I/O-interruption subclass code</td>
<td>Zeros</td>
<td>MSCH</td>
<td>No</td>
</tr>
<tr>
<td>Enabled</td>
<td>Zero</td>
<td>MSCH</td>
<td>No</td>
</tr>
<tr>
<td>Limit mode</td>
<td>Zeros</td>
<td>MSCH</td>
<td>No</td>
</tr>
<tr>
<td>Measurement mode</td>
<td>Zeros</td>
<td>MSCH</td>
<td>Yes&lt;sup&gt;3&lt;/sup&gt;</td>
</tr>
<tr>
<td>Multipath mode</td>
<td>Zero</td>
<td>MSCH</td>
<td>No</td>
</tr>
<tr>
<td>Timing facility</td>
<td>Installed value&lt;sup&gt;4&lt;/sup&gt;</td>
<td>None</td>
<td>No</td>
</tr>
<tr>
<td>Device number valid</td>
<td>Installed value&lt;sup&gt;4&lt;/sup&gt;</td>
<td>None</td>
<td>No</td>
</tr>
<tr>
<td>Device number</td>
<td>Installed value&lt;sup&gt;4&lt;/sup&gt;</td>
<td>None</td>
<td>No</td>
</tr>
<tr>
<td>Logical-path mask</td>
<td>Equal to path-installed-mask value</td>
<td>MSCH, SSCH</td>
<td>No</td>
</tr>
<tr>
<td>Path-not-operational mask</td>
<td>Zeros</td>
<td>CSCH, SSCH, RSCH&lt;sup&gt;5&lt;/sup&gt;</td>
<td>Yes</td>
</tr>
<tr>
<td>Last-path-used mask</td>
<td>Zeros</td>
<td>CSCH</td>
<td>Yes</td>
</tr>
<tr>
<td>Path-installed mask</td>
<td>Installed value&lt;sup&gt;4&lt;/sup&gt;</td>
<td>None</td>
<td>No</td>
</tr>
<tr>
<td>Measurement-block index</td>
<td>Zeros</td>
<td>MSCH</td>
<td>No</td>
</tr>
<tr>
<td>Path-operational mask</td>
<td>Ones</td>
<td>CSCH, MSCH, RSCH&lt;sup&gt;5&lt;/sup&gt;</td>
<td>Yes</td>
</tr>
<tr>
<td>Path-available mask</td>
<td>Installed value&lt;sup&gt;4&lt;/sup&gt;</td>
<td>None</td>
<td>Yes&lt;sup&gt;6&lt;/sup&gt;</td>
</tr>
<tr>
<td>Channel-path ID 0-7</td>
<td>Installed value&lt;sup&gt;4&lt;/sup&gt;</td>
<td>None</td>
<td>No</td>
</tr>
<tr>
<td>Subchannel-status word</td>
<td>Zeros</td>
<td>TSCH</td>
<td>Yes</td>
</tr>
<tr>
<td>Model-dependent area</td>
<td>*</td>
<td>None</td>
<td>*</td>
</tr>
</tbody>
</table>

Modification of Subchannel Fields (Part 1 of 2)
Modification of Subchannel Fields (Part 2 of 2)

Programming Notes

1. System performance may be degraded if the LPM is not used to make channel paths for which a path-not-operational condition has been indicated in the PHOM logically not available.

2. If, during the performance of a start function, a channel path becomes not physically available because a channel-path failure has been recognized, continued performance of the start function may be precluded. That is, the program may or may not be notified, and the subchannel may remain in the subchannel-and-device-active state until cleared by the performance of the clear function.

3. If the same MBI is placed in more than one subchannel by the program, the channel-subsystem-monitoring facility updates the same locations with measurement data relating to more than one subchannel. In this case, the values stored in the measurement data are unpredictable. (See the section "Measurement-Block Update" in Chapter 17, "I/O Support Functions.")

4. Modification of the I/O configuration (reconfiguration) may be accomplished in various ways...
5. The definitions of the PNOM, POM, and N bit are such that a path-not-operational condition is reported to the program only the first time the condition is detected by the channel subsystem after the corresponding POM bit is set to one.

For example, if the POM bit for every channel path available for selection is one and the device appears not operational on all corresponding channel paths while the channel subsystem is attempting to initiate a start function at the device, the channel subsystem makes the subchannel status-pending, with the deferred condition code 3 and with the N bit stored as one. The PNOM in the SCHIB indicates the channel path or channel paths that appeared not operational, for which the corresponding POM bits have been set to zeros. The next START SUBCHANNEL causes the channel subsystem to again attempt device selection by choosing a channel path from among all of the channel paths that are available for selection. If device selection is not successful and all channel paths available for selection have again been chosen, deferred condition code 3 is set, but the N bit in the SCSW is zero. The POM contains zeros in at least those bit positions that correspond to the channel paths that are available for selection. (See the section "Channel-Path Availability" later in this chapter for a description of the term "available for selection"). When the N bit in the SCSW is zero, the PNOM is also zero.

6. If the program is to detect path-not-operational conditions, the PNOM should be inspected following the execution of TEST SUBCHANNEL (which results in the setting of condition code zero and the valid storing of the N bit as one) and preceding the performance of another start, resume, halt, or clear function at the subchannel.

CHANNEL-PATH ALLEGIANCE

The channel subsystem establishes allegiance conditions between subchannels and channel paths. The kind of allegiance established at a subchannel for a channel path or set of channel paths depends upon the state of the subchannel, the device, and the information, if any, transferred between the channel subsystem and device. The way in which path management is handled during the performance of a clear, halt, resume, or start function is determined by the kind of allegiance, if any, currently recognized between a subchannel and a channel path.

Performing the clear function at a subchannel clears any currently existing allegiance condition in the subchannel for all channel paths.

Performing the reset-channel-path function clears all currently existing allegiances for that channel path in all subchannels.

When a channel path becomes not physically available, all internal indications of prior allegiance conditions are cleared in all subchannels having access to the designated channel path.

WORKING ALLEGIANCE

A subchannel has a working allegiance for a channel path when the subchannel becomes device-active on that channel path. Once a working allegiance is established, the channel subsystem maintains the working allegiance at the subchannel for the channel path until either the subchannel is no longer device-active or a dedicated allegiance is recognized, whichever occurs earlier. Unless a dedicated allegiance is recognized, a working allegiance for a channel path is extended to the set of channel paths that are available for selection if the device is specified to be operating in multipath mode (that is, the multipath-mode bit is stored as one in the SCHIB). Otherwise, the working allegiance remains only for that channel path over which the start function was initiated.

Once a working allegiance is established for a channel path or set of channel paths, the working allegiance is not changed until the subchannel is no longer device-active or until a dedicated allegiance is established. If the subchannel is operating in single-path mode, a working allegiance is maintained only for a single path.

While a working allegiance exists at a subchannel, an active allegiance can...
A working allegiance is cleared in any subchannel having access to a channel path if the channel path becomes not physically available.

ACTIVE ALLEGIANCE

A subchannel has an active allegiance established for a channel path no later than when active communication has been initiated on that channel path with an I/O device. The subchannel can have an active allegiance to only one channel path at a time. While the subchannel has an active allegiance for a channel path, the channel subsystem does not actively communicate with that device on any other channel path. When the channel subsystem accepts a no-longer-busy indication from the device that does not cause an interruption condition, this status does not constitute the initiation of active communication. An active allegiance at a subchannel for a channel path is terminated when the channel subsystem is no longer actively communicating with the I/O device on that channel path.

A working allegiance can become an active allegiance.

DEDICATED ALLEGIANCE

If a channel path is physically available (that is, the corresponding PAM bit is one), a dedicated allegiance may be recognized for that channel path. If a channel path is not physically available, a dedicated allegiance cannot be recognized for the corresponding channel path. The channel subsystem establishes a dedicated allegiance at the subchannel for a channel path when the subchannel becomes status-pending with alert status, and device status containing the unit-check indication is present at the subchannel. A dedicated allegiance is maintained until the subchannel is no longer start-pending (unless it becomes suspended) or resume-pending following performance of the next start function, clear function, or channel-path-reset function or the next resume function if applicable. If the subchannel becomes suspended, the dedicated allegiance remains until the resume function is initiated and the subchannel is no longer resume-pending. Unless a clear or channel-path-reset function is performed, the subchannel establishes an active allegiance when the dedicated allegiance ends. This occurs when the subchannel becomes device-active. While a dedicated allegiance exists at a subchannel, only that channel path is available for selection unless the dedicated-allegiance condition is cleared.

A dedicated allegiance can become an active allegiance. While a dedicated allegiance exists, an active allegiance can only occur for the same channel path.

A currently existing dedicated allegiance is cleared at any subchannel having access to a channel path when the channel path becomes not physically available or whenever the device appears not operational on the channel path for which the dedicated allegiance exists.

CHANNEL-PATH AVAILABILITY

When a channel path is not physically available, the channel subsystem does not use the channel path to perform any of the basic I/O functions except, in some cases, the channel-path-reset function and does not respond to any control-unit-initiated requests on that same channel path. If a channel path is not physically available, the condition is indicated by the corresponding path-available-mask (PAM) bit being zero when STORE SUBCHANNEL is executed (see the description of the PAM in the section "Path-Management-Control Word" earlier in this chapter). Furthermore, if the channel path is not physically available for the subchannel designated by STORE SUBCHANNEL, then it is not physically available for any subchannel that has a device which is accessible by that channel path.

Unless a dedicated allegiance exists at a subchannel for the channel path, a channel path becomes available for selection if it is logically available and physically available (as indicated by the bits in the LPM and PAM corresponding to the channel path being stored as ones when STORE SUBCHANNEL is executed). If a dedicated allegiance exists at a subchannel for the channel path, only that channel path is available for selection, and the status of the corresponding LPM bit is ignored. If the channel path is currently being used and a dedicated allegiance exists at the subchannel for the channel path, selection of the device is delayed until the channel path is no longer being used.
The availability status of the eight logical paths to the associated device described in the figure "Path Condition and Path-Availability Status for PIM, PAM, and LPM Values" is determined by the hierarchical arrangement of the corresponding bit values contained in the PIM, PAM, and LPM and by existing conditions, if any, recognized by the channel subsystem.

<table>
<thead>
<tr>
<th>Value of Bit 'n'</th>
<th>Channel-Path Condition</th>
<th>Channel-Path State</th>
</tr>
</thead>
<tbody>
<tr>
<td>PIM</td>
<td>PAM</td>
<td>LPM</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

**Explanation:**
- Bit value is not meaningful.
- If the channel path is recognized as being used in active communication with a device, the channel-path condition is described as active. If the channel path is recognized as not being used in active communication, the condition is described as inactive.
- A PAM bit cannot have the value one when the corresponding PIM bit has the value zero.
- If a dedicated allegiance exists to the channel path at the subchannel, the state of the bit is ignored, and the channel path is considered to be available for selection.
- The channel path may appear to be active when a channel-path-terminal condition has been recognized.
- X Condition is not meaningful.

Path Condition and Path-Availability Status for PIM, PAM, and LPM Values

CONTROL-UNIT TYPE

In the sections "Clear Function," "Halt Function," and "Start Function and Resume Function" that follow, reference is made to type 1, type 2, and type 3 control units. For a description of these control-unit types, see the System Library publication IBM System/360 and System/370 I/O Interface Channel to Control Unit OEMI, GA22-6974.

CLEAR FUNCTION

Subsequent to the execution of CLEAR SUBCHANNEL, the channel subsystem performs the clear function. Performance of the clear function consists in (1) executing a path-management operation, (2) modifying fields at the subchannel, (3) issuing the clear signal to the associated device, and (4) causing the subchannel to be made status-pending, indicating completion of the clear function.

CLEAR-FUNCTION PATH MANAGEMENT

A path-management operation is executed as part of the clear function in order to examine channel-path conditions for the associated subchannel and to attempt to choose an available channel path on which the clear signal can be issued to the associated device.

Channel-path conditions are examined in the following order:

1. If the channel subsystem is actively communicating or attempting to establish active communication with the device to be signaled, the channel path that is in use is chosen.

2. If the channel subsystem is in the process of accepting a no-longer-busy indication (which will not cause an interruption condition to be recognized) from the device to be signaled, and the associated subchannel has no allegiance to any channel path, the channel path that is in use is chosen.

3. If the associated subchannel has a dedicated allegiance for a channel path, that channel path is chosen.

4. If the associated subchannel has a working allegiance for one or more channel paths, one of those channel paths is chosen.

5. If the associated subchannel has no allegiance for any channel path, if
a last-used channel path is indicated, and if that channel path is available for selection, that channel path is chosen. If that channel path is not available for selection, either no channel path is chosen or a channel path is chosen from the set of channel paths, if any, that are available for selection (as though no last-used channel path were indicated).

6. If the associated subchannel has no allegiance for any channel path, if no last-used channel path is indicated, and if there exist one or more channel paths that are available for selection, one of those channel paths is chosen.

If none of the channel-path conditions listed above apply, no channel path is chosen.

For item 4, for item 5 under the specified conditions, and for item 6 above, the channel subsystem chooses a channel path from a set of channel paths. In these cases the channel subsystem may attempt to choose a channel path, provided that the following conditions do not apply:

1. A channel-path-terminal condition exists for the channel path.
2. Another subchannel has an active allegiance for the channel path.
3. The device to be signaled is attached to a type-1 control unit, and the subchannel for another device attached to the same control unit has an allegiance to the same channel path, unless the allegiance is a working allegiance and primary status has been accepted by that subchannel.
4. The device to be signaled is attached to a type-3 control unit, and the subchannel for another device attached to the same control unit has a dedicated allegiance to the same channel path.

CLEAR-FUNCTION SUBCHANNEL MODIFICATION

Path-management-control indications at the subchannel are modified during performance of the clear function. Effectively, this modification occurs after the attempt to choose a channel path, but prior to the attempt to select the device to issue the clear signal. The path-management-control indications that are modified are as follows:

1. The state of all eight possible channel paths at the subchannel is set to operational for the subchannel.
2. The last-path-used indication is reset to indicate no last-used channel path.
3. Path-not-operational conditions, if any, are reset.

CLEAR-FUNCTION SIGNALING AND COMPLETION

Subsequent to the attempt to choose a channel path and the modification of the path-management-control fields, the channel subsystem, if conditions allow, attempts to select the device to issue the clear signal. (See the section "Clear Signal" in Chapter 17, "I/O Support Functions.") Conditions associated with the subchannel and the chosen channel path, if any, affect (1) whether an attempt is made to issue the clear signal, and (2) whether the attempt to issue the clear signal is successful. Independent of these conditions, the subchannel is subsequently set status-pending and the performance of the clear function is complete. These conditions and their effect on the clear function are described as follows:

No Attempt Is Made to Issue the Clear Signal: The channel subsystem does not attempt to issue the clear signal to the device if any of the following conditions exist:

1. No channel path was chosen. (See the section "Clear-Function Path Management" earlier in this chapter.)
2. The chosen channel path is no longer available for selection.
3. A channel-path-terminal condition exists for the chosen channel path.
4. The chosen channel path is currently being used to actively communicate with a different device.
5. The device to be signaled is attached to a type-1 control unit, and the subchannel for another device attached to the same control unit has an allegiance to the same channel path, unless the allegiance is a working allegiance and primary status has been accepted by that subchannel.
6. The device to be signaled is attached to a type-3 control unit, and the subchannel for another device attached to the same control unit has a dedicated allegiance to the same channel path.
If any of the conditions above exist, the subchannel remains clear-pending and is set status-pending, and the performance of the clear function is complete.

The Attempt to Issue the Clear Signal Is Not Successful: When the channel subsystem attempts to issue the clear signal to the device, the attempt may not be successful because of the following conditions:

1. The control unit or device signals a busy condition when the channel subsystem attempts to select the device to issue the clear signal.
2. A path-not-operational condition is recognized when the channel subsystem attempts to select the device to issue the clear signal.
3. An error condition is encountered when the channel subsystem attempts to issue the clear signal.

If any of the conditions above exist and the channel subsystem either determines that the attempt to issue the clear signal was not successful or cannot determine whether the attempt was successful, the subchannel remains clear-pending and is set status-pending, and the performance of the clear function is complete.

The Attempt to Issue the Clear Signal Is Successful: When the channel subsystem determines that the attempt to issue the clear signal was successful, the subchannel is no longer clear-pending and is set status-pending, and the performance of the clear function is complete. When the subchannel becomes status-pending, the I/O operation, if any, with the associated device has been terminated.

Programming Note

Subsequent to the performance of the clear function, any nonzero status, except control-unit end alone, that is presented to the channel subsystem by the device is passed to the program as unsolicited alert status. Unsolicited status consisting of control-unit end alone or zero status is not presented to the program.

HALT FUNCTION

Subsequent to the execution of HALT SUBCHANNEL, the channel subsystem performs the halt function. Performance of the halt function consists in

(1) executing a path-management operation, (2) issuing the halt signal to the associated device, and (3) causing the subchannel to be made status-pending, indicating completion of the halt function.

HALT-FUNCTION PATH MANAGEMENT

A path-management operation is executed as part of the halt function to examine channel-path conditions for the associated subchannel and to attempt to choose a channel path on which the halt signal can be issued to the associated device.

Channel-path conditions are examined in the following order:

1. If the channel subsystem is actively communicating or attempting to establish active communication with the device to be signaled, the channel path that is in use is chosen.
2. If the channel subsystem is in the process of accepting a no-longer-busy indication (which will not cause an interruption condition to be recognized) from the device to be signaled, and the associated subchannel has no allegiance to any channel path, the channel path that is in use is chosen.
3. If the associated subchannel has a dedicated allegiance for a channel path, that channel path is chosen.
4. If the associated subchannel has a working allegiance for one or more channel paths, one of those channel paths is chosen.
5. If the associated subchannel has no allegiance for any channel path, if a last-used channel path is indicated, and if that channel path is available for selection, that channel path is chosen. If that channel path is not available for selection, either no channel path is chosen or a channel path is chosen from the set of channel paths, if any, that are available for selection (as though no last-used channel path were indicated).
6. If the associated subchannel has no allegiance for any channel path, if no last-used channel path is indicated, and if there exist one or more channel paths that are available for selection, one of those channel paths is chosen.

If none of the channel-path conditions listed above apply, no channel path is chosen.
For item 4, for item 5 under the specified conditions, and for item 6 above, the channel subsystem chooses a channel path from a set of channel paths. In these cases the channel subsystem may attempt to choose a channel path for which the following conditions do not apply:

1. A channel-path-terminal condition exists for the channel path.
2. Another subchannel has an active allegiance for the channel path.
3. The device to be signaled is attached to a type-1 control unit, and the subchannel for another device attached to the same control unit has an allegiance to the same channel path, unless the allegiance is a working allegiance and primary status has been accepted by that subchannel.
4. The device to be signaled is attached to a type-3 control unit, and the subchannel for another device attached to the same control unit has a dedicated allegiance to the same channel path.

HALT-FUNCTION SIGNALING AND COMPLETION

Subsequent to the attempt to choose a channel path, the channel subsystem, if conditions allow, attempts to select the device to issue the halt signal. (See the section "Halt Signal" in Chapter 17, "I/O Support Functions.") Conditions associated with the subchannel and the chosen channel path, if any, affect (1) whether an attempt is made to issue the halt signal, (2) whether the attempt to issue the halt signal is successful, and (3) whether the subchannel is made status-pending to complete the halt function. These conditions and their effect on the halt function are described as follows:

No Attempt Is Made to Issue the Halt Signal: The channel subsystem does not attempt to issue the halt signal to the device if any of the following conditions exist:

1. No channel path was chosen. (See the section "Halt-Function Path Management" earlier in this chapter.)
2. The chosen channel path is no longer available for selection.
3. A channel-path-terminal condition exists for the chosen channel path.
4. The associated subchannel is status-pending with other than intermediate status alone.
5. The device to be signaled is attached to a type-1 control unit, and the subchannel for another device attached to the same control unit has an allegiance to the same channel path, unless the allegiance is a working allegiance and primary status has been accepted by that subchannel.
6. The device to be signaled is attached to a type-3 control unit, and the subchannel for another device attached to the same control unit has a dedicated allegiance to the same channel path.

If the conditions described in items 3, 5, or 6 above exist, the associated subchannel remains halt-pending until those conditions no longer exist. When the conditions no longer exist (for the channel-path-terminal condition, when the condition no longer exists as a result of executing RESET CHANNEL PATH) the channel subsystem attempts to issue the halt signal to the device.

If any of the remaining conditions above exist, the subchannel remains halt-pending, is set status-pending, and the halt function is complete.

The Attempt to Issue the Halt Signal Is Not Successful: When the channel subsystem attempts to issue the halt signal to the device, the attempt may not be successful because of the following conditions:

1. The control unit or device signals a busy condition when the channel subsystem attempts to select the device to issue the halt signal.
2. A path-not-operational condition is recognized when the channel subsystem attempts to select the device to issue the halt signal.
3. An error condition is encountered when the channel subsystem attempts to issue the halt signal.

If the control unit or device signals a busy condition (item 1 above), the subchannel remains halt-pending until the internal indication of busy is reset. When this event occurs, the channel subsystem again attempts to issue the halt signal to the device.

If any of the remaining conditions above exists and the channel subsystem either determines that the attempt to issue the halt signal was not successful or cannot determine whether the attempt was successful, then the subchannel remains halt-pending and is set status-pending, and the halt function is complete.

The Attempt to Issue the Halt Signal Is Successful: When the channel subsystem...
determines that the attempt to issue the halt signal was successful and ending status, if appropriate, has been received at the subchannel, the subchannel is no longer halt-pending and is set status-pending, and the halt function is complete. When the subchannel becomes status-pending, the I/O operation, if any, with the associated device has been terminated. The conditions that affect the receipt of ending status at the subchannel, and the effect of the halt signal at the device are described in the following discussion.

When the subchannel is subchannel-and-device-active or only device-active during the performance of the halt function, the state continues until the subchannel is made status-pending because (1) the device has provided ending status or (2) the channel subsystem determines that ending status is unavailable. When the subchannel is idle, start-pending, start-pending and resume-pending, suspended, or suspended and resume-pending, or when the halt signal is issued during command chaining on a device that is neither subchannel-and-device-active nor device-active, the subchannel becomes status-pending immediately after the halt signal is issued.

The effect of the halt signal at the device depends partially on the type of device and its state. The effect of the halt signal on a device that is not active or that is executing a mechanical operation in which data is not transferred across the channel path, such as rewinding tape or positioning a disk, depends upon the control-unit or device model. If the device is executing a type of operation that is unpredictable in duration or in which data is transferred across the channel path, the control unit interprets the signal as one to terminate the operation. Pending status conditions at the device are not reset. When the control unit recognizes the halt signal, it immediately ceases all communication with the channel subsystem until it has reached the normal ending point. The control unit then requests selection by the channel subsystem to present any generated status.

If the subchannel is involved in the data-transfer portion of an I/O operation, data transfer is terminated during the performance of the halt function, and the device is logically disconnected from the channel path. If the halt function is addressed to a subchannel executing an I/O operation at the device has already provided channel end for the current I/O operation, the channel subsystem causes the device to be disconnected and command chaining or command retry to be suppressed. If the subchannel is executing a chain of I/O operations with the device, and the halt signal is issued during command chaining at a point after the receipt of device end for the previous I/O operation but before the next command is transferred to the device, the subchannel is made status-pending with primary and secondary status immediately after the halt signal is issued. The device-status field of the SCSW contains zeros in this case. If the halt function is addressed to a subchannel that is status-pending and the halt-pending condition is recognized before initiation of the start function, initiation of the start function is not attempted, and the subchannel becomes status-pending after the device has been signaled.

When the subchannel is not executing an I/O operation with the associated device, the device is selected, and an attempt is made to issue the halt signal to the device. If the subchannel is in the device-active state, the subchannel becomes status-pending, only after receiving the device-end status from the halted device. If the subchannel is neither subchannel-and-device-active nor device-active, the subchannel becomes status-pending immediately after selecting the device and issuing the halt signal. The SCSW for the latter case has the status-pending bit set to one (see the section "Subchannel-Status Word" in Chapter 16, "I/O Interruptions").

The termination of an I/O operation by performing the halt function may result in two distinct interruption conditions.

The first interruption condition occurs when the device generates the channel-end condition. The channel subsystem handles this condition as it would any other interruption condition from the device, except that the command address in the associated SCSW designates the point at which the I/O operation is terminated, and the subchannel-status bits may reflect unusual conditions that were detected. If the halt signal was issued before all data designated for the operation had been transferred, incorrect length is indicated, subject to the control of the SLI flag in the current CCW. The value in the count field of the associated SCSW is unpredictable.

The second interruption condition occurs if device-end status was not presented with the channel-end interruption condition. In this situation, the subchannel-key, command-address, and count fields of the associated SCSW are not meaningful.
When HALT SUBCHANNEL terminates an I/O operation, the method of termination differs from that used upon exhaustion of count or upon detection of programming errors to the extent that termination by HALT SUBCHANNEL is not contingent on the receipt of a service request from the associated device.

Programming Notes

1. When, after an operation is terminated by HALT SUBCHANNEL, the subchannel is status-pending with primary, primary and secondary, or secondary status, the extent of data transferred as described by the count field is unpredictable.

2. When the path that is chosen by the path-management operation has a channel-path-terminal condition associated with it, the halt function remains pending until the condition no longer exists. Until the condition is cleared, the associated subchannel cannot be used to execute I/O operations, even if other channel paths become available for selection. CLEAR SUBCHANNEL can be executed to terminate the halt-pending condition and make the subchannel usable.

START FUNCTION AND RESUME FUNCTION

Subsequent to execution of START SUBCHANNEL and RESUME SUBCHANNEL, the channel subsystem performs the start and resume functions, respectively, to initiate an I/O operation with the associated device. Performance of a start or resume function consists in: (1) executing a path-management operation, (2) executing an I/O operation or chain of I/O operations with the associated device, and (3) causing the subchannel to be made status-pending, indicating completion of the performance of the start function. (Completion of a start function is described in Chapter 16, "I/O Interruptions."). The start function initiates the execution of a channel program that is designated in the ORB, which in turn is designated as the operand of START SUBCHANNEL, in contrast to the resume function which initiates the execution of a suspended channel program, if any, beginning at the CCW that caused suspension; otherwise, the resume function is performed as if there were a start function (see the discussion on the resume-pending bit in the section "Activity Control" in Chapter 16, "I/O Interruptions.").

START-FUNCTION AND RESUME-FUNCTION PATH MANAGEMENT

A path-management operation is executed by the channel subsystem during the performance of either a start or resume function to choose an available channel path that can be used for device selection to initiate an I/O operation with that device. The actions taken are as follows:

1. If the subchannel is currently start-pending and device-active, the start function remains pending at the subchannel until the secondary status for the previous start function has been accepted from the associated device and the subchannel is made start-pending alone. When the status is accepted and it does not describe an alert interruption condition, the subchannel is not made status-pending, and the performance of the pending start function is subsequently initiated. If the status describes an alert interruption condition, the subchannel becomes status-pending with secondary and alert status, the pending start function is not initiated, deferred condition code 1 is set, and the start-pending bit remains one. If the subchannel is currently start-pending alone, the performance of the start function is initiated as described below.

2. If a dedicated allegiance exists at the subchannel for a channel path, the channel subsystem chooses that path for device selection. If a busy condition is encountered while attempting to select the device and a dedicated allegiance exists at the subchannel, the start function remains pending until the internal indication of busy is reset for that channel path. When the internal indication of busy is reset, the performance of the pending start function is initiated on that channel path.

3. If no channel paths are available for selection and no dedicated allegiance exists in the subchannel for a channel path, a channel path is not chosen.

4. If all channel paths that are available for selection have been tried and one or more of them are being used to actively communicate with other devices, or, alternatively, if the channel subsystem has encountered either a control-unit-busy or device-busy condition on one or more of those channel paths, or a combination of those
conditions on one or more of these channel paths, the start function remains pending at the subchannel until a channel path, control unit, or device, as appropriate, becomes available.

5. If (1) the start function is to be initiated on a channel path with a device attached to a type-1 control unit and (2) no other device is attached to the same control unit whose subchannel has either a dedicated allegiance to the same channel path or a working allegiance to the same channel path where primary status has not been received for that subchannel, then that channel path is chosen if it is available for selection; otherwise, that channel path is not chosen. If, however, another channel path to the device is available for selection and if no allegiances exist as described above, that channel path is chosen. If no other channel paths are available for selection, the start or resume function, as appropriate, remains pending until a channel path becomes available.

6. If the device is attached to a type-3 control unit and if at least one other device is attached to the same control unit whose subchannel has a dedicated allegiance to the same channel path, another channel path that is available for selection may be chosen, or the start function remains pending until the dedicated allegiance for the other device is cleared.

7. If a channel path has been chosen and a busy indication is received during device selection to initiate execution of the first command of a pending channel program, the channel path over which the busy indication is received is not used again for that device or control unit (depending on the device-busy or control-unit-busy indication received) until the internal indication of busy is reset.

8. If, during an attempt to select the device in order to initiate execution of the first command for the start or implied for the resume function (as described in action 7), the channel subsystem receives a busy indication, it performs one of the following actions:

   a. If the device is specified to be operating in multipath mode and the busy indication received is device busy, then the start or resume function remains pending until the internal indication of busy is reset. (See the section "Subchannel-Information Block" earlier in this chapter, concerning multipath mode.)

   b. If the device is specified to be operating in multipath mode and the busy indication received is control-unit busy, or if the device is specified to be operating in single-path mode, the channel subsystem attempts selection of the device by choosing an alternate channel path that is available for selection and continues the path-management operation until either the start or resume function is initiated or selection of the device has been attempted on all channel paths that are available for selection. If the start or resume function has not been initiated by the channel subsystem after all channel paths available for selection have been chosen, the start or resume function remains pending until the internal indication of busy is reset.

   c. If the subchannel has a dedicated allegiance, then action 2 applies.

9. When, during the selection attempt to transfer the first command, the device appears not operational and the corresponding channel path is operational for the subchannel, a path-not-operational condition is recognized and the state of the channel path changes at the subchannel from operational for the subchannel to not operational for the subchannel (see the section "Subchannel-Information Block" earlier in this chapter). The path-not-operational conditions at the subchannel, if any, are preserved until the subchannel next becomes clear-pending, start-pending, or resume-pending (if the subchannel was suspended), at which time the path-not-operational conditions are cleared. If, however, the corresponding channel path is not operational for the subchannel, a path-not-operational condition is not recognized. When the device appears not operational during the selection attempt to transfer the first command on a channel path that is available for selection, one of the following actions occurs:

   a. If a dedicated allegiance exists for that channel path, then it is the only channel path that is available for selection; therefore, further attempts to initiate the start

Chapter 15. Basic I/O Functions 15-19
or resume function are abandoned, and an interruption condition is recognized.

b. If no dedicated allegiance exists and there are alternate channel paths available for selection which have not been tried, one of those channel paths is chosen to attempt device selection and transfer the first command.

c. If no dedicated allegiance exists, no alternate channel paths are available for selection which have not been tried, and the device has appeared operational on at least one of the channel paths that were tried, the start or resume function remains pending at the subchannel until either a channel path, a control unit, or the device, as appropriate, becomes available.

d. If no dedicated allegiance exists, no alternate channel paths are available for selection which have not been tried, and the device has appeared not operational on all channel paths that were tried, further attempts to initiate the start or resume function are abandoned, and an interruption condition is recognized.

10. When the subchannel is active and an I/O operation is to be initiated with a device, all device selections occur according to the LPU indication if the multipath mode is not specified at the subchannel. For example, if command chaining is specified, the channel subsystem transfers the first and all subsequent commands describing a chain of I/O operations over the same channel path.

EXECUTION OF I/O OPERATIONS

After a channel path is chosen, the channel subsystem, if conditions allow, initiates execution of an I/O operation with the associated device. Execution of additional I/O operations may follow initiation and execution of the first I/O operation. The channel subsystem can execute seven commands: write, read, read backward, control, sense, sense ID, and transfer in channel. Each command, except transfer in channel, initiates a corresponding I/O operation. Except for periods while channel-program execution is suspended at the subchannel (see the section "Suspension of Channel-Program Execution" later in this chapter), the subchannel is active from the acceptance of the first command until the primary interruption condition is recognized at the subchannel. If the primary interruption condition is recognized before the acceptance of the first command, the subchannel does not become active. Normally, the primary interruption condition is caused by the channel-end signal or, in the case of command chaining, the channel-end signal for the last CCW of the chain. (See the section "Primary Interruption Condition" in Chapter 16, "I/O Interruptions"). The device is active until the secondary interruption condition is recognized at the subchannel. Normally, the secondary interruption condition is caused by the device-end signal or, in the case of command chaining, the device-end signal for the last CCW of the chain. (See the section "Secondary Interruption Condition" in Chapter 16, "I/O Interruptions").

Programming Note

An I/O operation or chain of I/O operations is normally executed by the channel subsystem and the device operating in single-path mode. In single-path mode, all transfers of commands, data, and status for the I/O operation or chain of I/O operations occur on the channel path over which the first command was transferred to the device.

When the device has the dynamic-reconnection feature installed, an I/O operation or chain of I/O operations may be executed in multipath mode; to operate in multipath mode, MODIFY SUBCHANNEL must have been previously executed for the subchannel with bit 13 of word 1 of the SCHIB specified as one. (See the description of the multipath-mode bit in the section "Subchannel-Information Block" earlier in this chapter.) In addition, the device must be set up for multipath mode by execution of certain model-dependent commands appropriate to that type of device. The general procedures for handling multipath-mode operations are as follows:

1. Setup
   a. A set-multipath-mode type of command must be successfully executed by the device on each channel path that is to be a member of the multipath group being set up; otherwise, the multipath mode of operation may give unpredictable results at the subchannel. If, for any reason, one or more physically available channel paths to the device are not included in the multipath group, these channel paths must not be available for
selection while the subchannel is operating in multipath mode. A channel path can be made not available for selection by having the corresponding LPM bit set to zero either in the SCHIB prior to executing STORE SUBCHANNEL or in the ORB prior to executing START SUBCHANNEL.

b. When a set-multipath-mode type of command is transferred to a device, only a single channel path must be logically available in order to avoid alternate channel-path selection for the performance of that start function; otherwise, device-busy conditions may be detected by the channel subsystem on more than one channel path, which may cause unpredictable results for subsequent multipath-mode operations. This type of setup procedure should be used whenever the membership of a multipath group is changed.

2. Leaving Multipath Mode

To leave multipath mode and continue processing in single-path mode, either of the following two procedures may be used:

a. A disband-multipath-mode type of command may be executed for any channel path of the multipath group. This command must be followed either by (1) the execution of MODIFY SUBCHANNEL with bit 13 of word 1 of the SCHIB specified as zero, or by (2) the specification of only a single channel path as logically available in the LPM. A start function must not be performed at a subchannel operating in multipath mode with multiple channel paths available for selection while the device is operating in single-path mode; otherwise, unpredictable results may occur at the subchannel for that or subsequent start functions.

b. A resign-multipath-mode type of command is executed on each channel path of the multipath group (the reverse of the setup described in item 1 above). This command must be followed by either (1) the execution of MODIFY SUBCHANNEL with bit 13 of word 1 of the SCHIB specified as zero, or (2) the specification of only a single channel path as logically available in the LPM. No start function must be performed at a subchannel operating in multipath mode with multiple channel paths available for selection while the device is operating in single-path mode; otherwise, unpredictable results may occur at the subchannel for that or subsequent start functions.

BLOCKING OF DATA

Data recorded by an I/O device is divided into blocks. The length of a block depends on the device; for example, a block can be a card, a line of printing, or the information recorded between two consecutive gaps on magnetic tape.

The maximum amount of information that can be transferred in one I/O operation is one block. An I/O operation is terminated when the associated main-storage area is exhausted or the end of the block is reached, whichever occurs first. For some operations, such as writing on a magnetic-tape unit or at an inquiry station, blocks are not defined, and the amount of information transferred is controlled only by the program.

OPERATION-REQUEST BLOCK (ORB)

The operation-request block (ORB) is the operand of START SUBCHANNEL. The ORB specifies the parameters to be used in controlling that particular start function. These parameters include the interruption parameter, the subchannel key, the address of the first CCW, operation-control bits, and a specification of the logical availability of channel paths. The contents of the ORB are placed at the designated subchannel during the execution of START SUBCHANNEL, prior to the setting of condition code 0. If the execution of START SUBCHANNEL results in the setting of a nonzero condition code, the contents of the ORB have not been placed at the designated subchannel. The two rightmost bits of the ORB address must be zeros, placing the ORB on a word boundary; otherwise, a specification exception is recognized. The format of the ORB is as follows:

Chapter 15. Basic I/O Functions 15-21
ORB Format

The fields in the ORB are defined as follows:

**Interruption Parameter**: Bits 0-31 of word 0 are preserved unmodified in the subchannel until replaced by a subsequent START SUBCHANNEL or MODIFY SUBCHANNEL instruction. These bits are placed in word 1 of the interruption code when an I/O interruption occurs and when an interruption request is cleared by execution of TEST PENDING INTERRUPTION.

**Subchannel Key**: Bits 0-3 of word 1 form the subchannel key for all fetching of CCWs, IDAWs, and output data and for the storing of input data associated with the start function initiated by START SUBCHANNEL. This key is matched with a storage key during these storage references. For details, see the section "Key-Controlled Protection" in Chapter 3, "Storage."

**Suspend Control (S)**: Bit 4 of word 1 controls the performance of the suspend function for the channel program identified in the ORB. The setting of the S bit applies to all CCWs of the channel program designated by the ORB (see the section "Commands" later in this chapter). When bit 4 is one, suspend control is specified, and channel-program suspension occurs when a valid suspend flag is detected in a CCW. If bit 4 is zero, suspend control is not specified, and the presence of the suspend flag in any CCW of the channel program causes a program-check condition to be recognized.

**Reserved**: Bits 5-7 of word 1 are reserved for future use and must be zeros; otherwise, either an operand exception or a program-check condition is recognized.

**Format Control (F)**: Bit 8 of word 1 specifies the format of the channel-command words (CCWs) which make up the channel program designated by the channel-program-address field. If bit 8 of word 1 is zero, format-0 CCWs are specified. If bit 8 is one, format-1 CCWs are specified. (See the section "Channel-Command Word" earlier in this chapter, for the definition of the CCW formats.)

**Prefetch Control (P)**: Bit 9 of word 1 specifies whether or not unlimited prefetching of CCWs is allowed for the channel program. If this bit is zero, no prefetching is allowed, except in the case of data chaining on output, where the prefetching of one CCW describing a data area is allowed. If this bit is one, unlimited prefetching is allowed.

**Initial-Status- Interruption Control (I)**: Bit 10 of word 1 specifies whether or not the channel subsystem must verify to the program that the device has accepted the first command associated with a start or resume function. If the I bit is specified as one in the ORB, then when initial status is received and the subchannel becomes active, indicating that the first command has been accepted for this start or resume function, the I bit (see the section "Subchannel-Status Word" in Chapter 16, "I/O Interruptions") is set to one at this subchannel, and the subchannel becomes status-pending with intermediate status.

If the subchannel does not become active -- for example, when the device signals channel end immediately upon receiving the first command, command chaining is not specified in the CCW, and command retry is not signaled -- the command-accepted condition (2 bit set to one) is not generated; instead, the subchannel becomes status-pending with primary status; intermediate status may also be indicated in this case when the command is accepted if the first CCW contained the PCI flag.

**Address-Limit- Checking Control (A)**: Bit 11 of word 1 specifies whether or not address-limit checking is specified for the channel program. If this bit is zero, no address-limit checking is performed for the execution of the channel program, independent of the setting of the limit-mode bits in the subchannel (see the section "Path-Management-Control Word" earlier in this chapter). If this bit is one, address-limit checking is allowed for the channel program, subject to the setting of the limit-mode bits in the subchannel.

**Suppress-Suspended- Interruption Control (U)**: Bit 12 of word 1, when one, specifies that the channel subsystem is to suppress the generation of an intermediate interruption condition due to suspension if the subchannel becomes suspended. When bit 12 is zero, the channel subsystem generates an interme-
diate interruption condition whenever 
the subchannel becomes suspended during 
execution of the channel program.

Reserved: Bits 13-15 of word 1 are 
reserved for future use and must be 
zeros; otherwise, an operand exception 
or a program-check condition is recog-
nized.

Logical-Path Mask (LPM): Bits 16-23 of 
word 1 are preserved unmodified in the 
subchannel and specify to the channel 
subsystem which of the logical paths 0-7 
are to be considered logically available, as viewed by the program. A 
bit setting of zero means that the corre-
sponding channel path is logically available; a zero specifies that the 
corresponding channel path is logically not available. If a channel path is 
specified by the program as being logically not available, the channel 
system does not use that channel path to perform clear, halt, resume, or start 
functions when requested by the program, except when a dedicated-allegiance 
condition exists for that channel path. If a dedicated-allegiance condition exists, 
the setting of the LPM is ignored, and a resume, start, halt, or clear function is performed by using the 
channel path having the dedicated-allegiance.

Incorrect-Length-Suppression Mode (L): 
When the incorrect-length-indication- 
suppression facility is installed and 
bit 8 of word 1 is one, then bit 24 of 
word 1, when one, specifies the 
incorrect-length-suppression mode. If 
the subchannel is in this mode when an 
immediate operation occurs (that is, a 
device signals the channel-end condition 
during the initiation sequence) and the 
current CCW contains a nonzero value in 
bits 16-31, indication of an incorrect-
length condition is suppressed.

When the incorrect-length-indication- 
suppression facility is installed and 
bit 8 of word 1 is one, then bit 24 of 
word 1, when zero, specifies the 
incorrect-length-indication mode. If 
the subchannel is in this mode when an 
immediate operation occurs (that is, a 
device signals the channel-end condition 
during the initiation sequence) and the 
current CCW contains a nonzero value in 
bits 16-31, indication of an incorrect-
length condition is recognized. Command 
chaining is suppressed unless the SLI 
flag in the CCW is one and the chain-
data flag is zero.

When the incorrect-length-indication- 
suppression facility is installed and 
bit 8 of word 1 is zero, the value of 
bit 24 is ignored by the channel subsys-
tem, and the subchannel is in the 
incorrect-length-suppression mode.

When the incorrect-length-indication- 
suppression facility is not installed 
and bit 24 of word 1 is zero, the 
subchannel is in the incorrect-length- 
suppression mode. When the incorrect-
length-indication-suppression facility 
is not installed, bit 24 must be zero; 
otherwise, an operand exception 
is recognized.

Reserved: Bits 25-31 of word 1 are 
reserved for future use and must be set 
to zeros; otherwise, an operand excep-
tion or a program-check condition is recog-
nized.

Channel-Program Address: Bits 0-31 of 
word 2 designate the location of the 
first CCW in absolute storage. If 
format-0 CCWs have been specified in bit 
8 of word 1, then bits 0-7 of word 2 
must be zeros. If format-1 CCWs have 
been specified, then bit 0 of word 2 
must be zero; otherwise, an operand 
exception or a program-check condition 
is recognized. If format-0 CCWs have 
been specified and bits 1-7 do not 
contain zeros, a program-check condition 
is recognized.

The three rightmost bits of the 
channel-program address must be zeros, 
designating the CCW on a doubleword 
boundary; otherwise, a program-check 
condition is recognized.

If the channel-program address desig-
nates a location protected against 
fetching or designates a location 
outside the storage of the particular 
installation, the start function is not 
initiated at the device. In this situ-
aton, the subchannel becomes status-
pending with primary, secondary, and 
alert status.

Programming Notes
1. Bit positions of the ORB which 
presently are specified to contain 
zeros may in the future be assigned 
for the control of new functions.

2. The interruption parameter may 
contain any information, but ordi-
narily the information is of 
significance to the program handl-
ing the I/O interruption.

CHANNEL-COMMAND WORD

The channel-command word (CCW) specifies 
the command to be executed and, for 
commands initiating certain I/O oper-
at ions, it designates the storage area 
associated with the operation, the 
action to be taken whenever transfer to 
or from the area is completed, and other 
options.
A channel program consists of one or more CCWs that are logically linked such that they are fetched by the channel subsystem and executed in the sequence specified by the CPU program. Contiguous CCWs are linked by the use of the chain-data or chain-command flags, and noncontiguous CCWs may be linked by a CCW specifying the transfer-in-channel command.

As each CCW is executed, it is recognized as the current CCW. A CCW becomes current (1) when it is the first CCW of a channel program and has been fetched, (2) when, during command chaining, the new CCW is logically fetched, or (3) when, during data chaining, the new CCW takes over control of the I/O operation (see the section "Data Chaining" later in this chapter). When chaining is not specified, a CCW is no longer current after TEST SUBCHANNEL clears the start-function bit in the subchannel.

The location of the first CCW of the channel program is designated in the ORB that is the operand of START SUBCHANNEL. The first CCW is fetched subsequent to the execution of the instruction. The format of the CCWs fetched by the channel subsystem is specified by bit 8 of word 1 of the ORB. Each additional CCW in the channel program is obtained when the CCW is needed. Fetching of the CCWs by the channel subsystem does not affect those locations in main storage.

CCWs have either of two different formats, format 0 or format 1. The two formats do not differ in the information contained in the CCW but only in the arrangement of the fields within the CCW.

The formats are defined as follows:

**Format-0 CCW**

<table>
<thead>
<tr>
<th>Cmd Code</th>
<th>Data Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Flags</th>
<th>Count</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>48</td>
</tr>
</tbody>
</table>

**Format-1 CCW**

<table>
<thead>
<tr>
<th>Cmd Code</th>
<th>Flags</th>
<th>Count</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>15</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Data Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>32</td>
</tr>
</tbody>
</table>

| 63    |

Format-0 CCWs can be located anywhere in the first 16,777,216 bytes of main storage.

Format-1 CCWs can be located anywhere in main storage.

Bit 39 (format 0) or bit 15 (format 1) of every CCW other than a format-0 CCW specifying transfer in channel must be zero. Additionally, if indirect data addressing is specified, bits 30-31 (format 0) or bits 62-63 (format 1) of the CCW must be zeros, designating a word boundary, and bit 0 of the first entry of the indirect-data-address list must be zero. Otherwise, a program-check condition may be generated (see the section "CCW Indirect Data Addressing" later in this chapter). Detection of this condition during data chaining causes the I/O device to be signaled to conclude the operation. When the absence of these zeros is detected during command chaining or subsequent to the execution of START SUBCHANNEL, the new operation is not initiated, and an interruption condition is generated.

The contents of bit positions 40-47 of a format-0 CCW are ignored.

The fields in the CCWs are defined as follows:

**Command Code:** Bits 0-7 (both formats) specify the operation to be executed.

**Data Address:** Bits 8-31 (format 0) or bits 33-63 (format 1) designate a location in absolute storage. It is the first location referred to in the area designated by the CCW. If a byte count of zero is specified, this field is not checked.

**Chain-Data (CD) Flag:** Bit 32 (format 0) or bit 8 (format 1), when one, specifies chaining of data. It causes the storage area designated by the next CCW to be used with the current I/O operation. When the CD flag is one in a CCW, the chain-command and suppress-length-indication flags (see below) are ignored.

**Chain-Command (CC) Flag:** Bit 33 (format 0) or bit 9 (format 1), when one, and when the CD flag and 5 flag are both zeros, specifies chaining of commands. It causes the operation specified by the command code in the next CCW to be initiated on normal completion of the current operation.

**Suppress-Length-Indication (SLI) Flag:** Bit 34 (format 0) or bit 10 (format 1) controls whether an incorrect-length condition is to be indicated to the program. When this bit is one and the CD flag is zero, the incorrect-length indication is suppressed. When both the CC and SLI flags are ones, and the CD flag is zero, command chaining takes
place, regardless of the presence of an incorrect-length condition. This bit should be specified in all CCWs where suppression of the incorrect-length indication is desired.

Skip (SKIP) Flag: Bit 35 (format 0) or bit 11 (format 1), when one, specifies the suppression of transfer of information to storage during a read, read-backward, sense ID, or sense operation.

Program-Controlled-Interruption (PCI) Flag: Bit 36 (format 0) or bit 12 (format 1), when one, causes the channel subsystem to generate an intermediate interruption condition when the CCW takes control of the I/O operation. When the PCI flag bit is zero, normal operation takes place.

Indirect-Data-Address (IDA) Flag: Bit 37 (format 0) or bit 13 (format 1), when one, specifies indirect data addressing.

Suspend (S) Flag: Bit 38 (format 0) or bit 14 (format 1), when one, specifies suspension of channel-program execution. When valid, it causes channel-program execution to be suspended prior to execution of the CCW containing the S flag. The S flag is valid when bit 4, word 1 of the associated ORB is one.

Count: Bits 48-63 (format 0) or bits 16-31 (format 1) specify the number of bytes in the storage area designated by the CCW.

Programming Note

Bit 39 of a format-0 CCW or bit 15 of a format-1 CCW, which presently must be zero, may in the future be assigned for the control of new functions. It is recommended, therefore, that this bit position not be set to one for the purpose of obtaining an intentional program-check indication.

COMMAND CODE

The command code, bit positions 0-7 of the CCW, specifies to the channel subsystem and the I/O device the operation to be executed. A detailed description of each command appears under "Commands," later in this chapter.

The two rightmost bits or, when these bits are zeros, the four rightmost bits of the command code identify the operation to the channel subsystem. The channel subsystem distinguishes among the following four operations:

Output forward (write, control)
Input forward (read, sense, sense ID)
Input backward (read backward)
Branching (transfer in channel)

The channel subsystem ignores the leftmost bits of the command code, except in a format-1 CCW specifying transfer in channel. In this situation, all bits of the command code are decoded by the channel subsystem.

Commands that initiate I/O operations (write, read, read backward, control, sense, and sense ID) cause all eight bits of the command code to be transferred to the control unit. In these command codes, the leftmost bit positions contain modifier bits. The modifier bits specify to the device how the command is to be executed. They may, for example, cause the device to compare data received during a write operation with data previously recorded, and they may specify such conditions as recording density and parity. For the control command, the modifier bits may contain the order code specifying the control function to be executed. The meaning of the modifier bits depends on the type of I/O device and is specified in the System library publication for the device.

The command-code assignment is listed in the figure "Command-Code Assignment." The symbol x indicates that the bit position is ignored; m identifies a modifier bit.

<table>
<thead>
<tr>
<th>Code</th>
<th>Command</th>
</tr>
</thead>
<tbody>
<tr>
<td>xxxx 0000</td>
<td>Invalid</td>
</tr>
<tr>
<td>mmmm mm01</td>
<td>Write</td>
</tr>
<tr>
<td>mmmm mm10</td>
<td>Read</td>
</tr>
<tr>
<td>mmmm 1100</td>
<td>Read backward</td>
</tr>
<tr>
<td>mmmm mm11</td>
<td>Control</td>
</tr>
<tr>
<td>mmmm 0100</td>
<td>Sense</td>
</tr>
<tr>
<td>1110 0100</td>
<td>Sense ID</td>
</tr>
<tr>
<td>xxxx 1000</td>
<td>Transfer in channel1</td>
</tr>
<tr>
<td>0000 1000</td>
<td>Transfer in channel2</td>
</tr>
<tr>
<td>mmmm 1000</td>
<td>Invalid3</td>
</tr>
</tbody>
</table>

Explanation:

1 Format-0 CCW
2 Format-1 CCW
3 Format-1 CCW with any of bits 0-3 nonzero
m Modifier bit
x Ignored

Command-Code Assignment
Whenever the channel subsystem detects an invalid command code during the initiation of command execution, the program-check-interruption condition is generated and channel-program execution is terminated. The command code is ignored during data chaining, unless it specifies transfer in channel.

**DESIGNATION OF STORAGE AREA**

The main-storage area associated with an I/O operation is defined by one or more CCWs. A CCW defines an area by designating the address of the first byte to be transferred and the number of consecutive bytes contained in the area. The address of the first byte appears in the data-address field of the CCW. The number of bytes contained in the storage area is specified in the count field.

In write, read, control, sense, and sense-ID operations, storage locations are used in ascending order of addresses. As information is transferred to or from main storage, the address from the address field is incremented, and the count from the count field is decremented. The read-backward operation places data in storage in a descending order of addresses, and both the count and the address are decremented. When the count reaches 0, the storage area defined by the CCW is exhausted.

Any main-storage location available to the start function can be used in the transfer of data to or from an I/O device, provided that the location is not protected against that type of reference. Format-0 CCWs can be located in any available part of the first 16M bytes of storage, and format-1 CCWs can be located in any part of available storage, provided in both cases that the location is not protected against a fetch-type reference. When the channel subsystem attempts to refer to a protected location, the protection-check condition is generated, and the device is signaled to terminate the operation.

A main-storage location is available if it is provided and access to it is not prevented by the address-limit-checking facility. If a main-storage location is not available, it is said to have an invalid address.

If the channel subsystem refers to a location not provided in the system, the program-check-interruption condition is generated. When the first CCW designated by the channel-program address is at a nonexistent location, the start function is not initiated at the device, the status portion of the SCSW is updated with the program-check indication, and the subchannel becomes status-pending with primary, secondary, and alert status, and deferred condition code 1 is indicated. Invalid data addresses, as well as any invalid CCW addresses detected on chaining or subsequent to the execution of START SUBCHANNEL, cause the channel subsystem to signal the device to conclude the operation the next time the device requests or offers a byte of data or status. In this situation, the subchannel is made status-pending with program-check indication in the subchannel status; the device status is a function of the status received from the device. The program-check condition causes command chaining and command retry to be suppressed.

During an output operation, the channel subsystem may fetch data from main storage before the time the I/O device requests the data. Any number of bytes specified by the current CCW may be prefetched and buffered. When data chaining during an output operation, the channel subsystem may fetch one CCW describing a data area at any time during the execution of the current CCW. If unlimited prefetching is allowed by the setting of the prefetch-control bit in the ORB, then any number of CCWs may be prefetched by the channel subsystem. When the I/O operation uses data and CCWs from locations near the end of the available storage, such prefetching may cause the channel subsystem to refer to locations that do not exist. Invalid addresses detected during prefetching of data or CCWs do not affect the execution of the operation and do not cause error indications until the I/O operation actually attempts to use the information. If the operation is concluded by the I/O device or by execution of HALT SUBCHANNEL or CLEAR SUBCHANNEL before the invalid information is needed, the condition is not brought to the attention of the program.

The count field in the CCW can specify any number of bytes up to 65,535. In format-0 CCWs, the count field is always nonzero unless the command code specifies transfer in channel, in which case the count field is ignored. In format-1 CCWs, the count field may contain the value zero unless data chaining is specified or the CCW is fetched while data chaining. Whenever (1) the count field in a format-1 CCW is zero, (2) data chaining is either not specified or is not in effect, and (3) data transfer is requested by the device, the device is signaled to stop, and the I/O operation is terminated. The channel subsystem sets the incorrect-length condition if the SLI flag is present on one of the CCWs and data is transferred. If the device does not request data transfer, the operation proceeds to the normal ending point.

If a zero byte count is contained in a format-0 CCW which does not specify transfer in channel, or if a zero byte
count is contained in a format-1 CCW that specifies data chaining or was fetched while data chaining, a program-check condition is recognized, and the subchannel is made status-pending with combinations of primary, secondary, and alert status as a function of the state of the subchannel and the status received from the device.

Note: For a description of the storage area associated with a CCW when indirect data addressing is invoked, see the section "CCW Indirect Data Addressing" later in this chapter.

CHAINING

When the channel subsystem has completed the transfer of information specified by a CCW, it can continue performing the start function by fetching a new CCW. Such fetching of a new CCW is called chaining, and the CCWs belonging to such a sequence are said to be chained.

Chaining takes place between CCWs located in successive doubleword locations in storage. It proceeds in an ascending order of addresses; that is, the address of the new CCW is obtained by adding 8 to the address of the current CCW. Two chains of CCWs located in noncontiguous storage areas can be coupled for chaining purposes by a transfer-in-channel command. All CCWs in a chain apply to the I/O device that is associated with the subchannel designated by the original START SUBCHANNEL instruction.

Two types of chaining are provided: chaining of data and chaining of commands. Chaining is controlled by the chain-data (CD) and chain-command (CC) flags in conjunction with the suppress-length-indication (SLI) flag in the CCW. These flags specify the action to be taken by the channel subsystem upon the exhaustion of the current CCW and upon receipt of ending status from the device, as shown in the figure "Subchannel Chaining Action."

The specification of chaining is effectively propagated through a transfer-in-channel command. When, in the process of chaining, a transfer-in-channel command is fetched, the CCW designated by the transfer-in-channel command is used for the type of chaining specified in the CCW preceding the transfer-in-channel command.

The CD and CC flags are ignored in a format-0 CCW specifying the transfer-in-channel command. In a format-1 CCW specifying the transfer-in-channel command, the CD and CC flags must be zeros; otherwise, a program-check condition is recognized.
Action at the Subchannel upon Exhaustion of Count or Receipt of Channel End

<table>
<thead>
<tr>
<th>Flags in Current CCW</th>
<th>Immediate Operation</th>
<th>Nonimmediate Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Incorrect-Length-Suppression Mode</td>
<td>Incorrect-Length-Indication Mode</td>
</tr>
<tr>
<td></td>
<td>CCW Count=0</td>
<td>CCW Count=0</td>
</tr>
<tr>
<td>CD CC SLI</td>
<td>End, NIL</td>
<td>End, NIL</td>
</tr>
<tr>
<td>0 0 0</td>
<td>End, NIL</td>
<td>End, NIL</td>
</tr>
<tr>
<td>0 0 1</td>
<td>CC CC</td>
<td>CC CC</td>
</tr>
<tr>
<td>0 1 0</td>
<td>CC CC</td>
<td>End, IL</td>
</tr>
<tr>
<td>0 1 1</td>
<td>End, NIL</td>
<td>End, IL</td>
</tr>
<tr>
<td>1 -</td>
<td>End, NIL</td>
<td>PC CE</td>
</tr>
</tbody>
</table>

Explanation:
- The selected bit is ignored and may be either zero or one.

* These situations cannot validly occur. When data chaining is specified, the new CCW takes control of the operation after transferring the last byte of data designated by the current CCW, but before the next request for data or status transfer from the device. The new CCW (which cannot contain a count of zero unless a program-check condition is also recognized) is in control of the operation.

1 The count field must contain a nonzero value when format-0 CCWs are specified; otherwise, the operation is terminated with a program-check condition.

CC Command chaining is performed by the channel subsystem upon receipt of device end.

CD The chain-data flag causes the channel subsystem to immediately fetch a new CCW for the same operation. The operation continues unless the CCW thus fetched has a count field of zero, in which case the operation is terminated with a program-check condition.

CE Channel end from the device which indicates end of block.

End Operation is terminated.

IL Incorrect length is indicated with the subsequent interruption condition generated at the subchannel.

NIL Incorrect length is not indicated with the subsequent interruption condition generated at the subchannel.

PC These situations cannot validly occur. The channel subsystem recognizes a program-check condition when a CCW is fetched that has the chain-data flag set to one and a count field of zero.

Stop Device is signaled to terminate data transfer, but subchannel remains subchannel-active until channel end is received.

Subchannel Chaining Action

Programming Note

When bit 9 of word 1 of the ORB is one, unlimited fetching of chained CCWs by the channel subsystem is permitted. When prefetching is allowed by the ORB, no modification of the channel program should be performed after START SUBCHANNEL NEL is executed and before the primary interruption condition for the operation has been received unless the subchannel is currently suspended and is not resume-pending.
Data Chaining

During data chaining, the new CCW fetched by the channel subsystem defines a new storage area for the original I/O operation. Execution of the operation at the I/O device is not affected. When all data designated by the current CCW has been transferred to main storage or to the device, data chaining causes the operation to continue, using the storage area designated by the new CCW. The contents of the command-code field of the new CCW are ignored, unless they specify transfer in channel.

Data chaining is considered to occur immediately after the last byte of data designated by the current CCW has been transferred to main storage or to the device. When the last byte of the data transfer has been placed in main storage or accepted by the device, the new CCW takes over the control of the operation. If the device sends channel end after exhausting the count of the current CCW but before transferring any data to or from the storage area designated by the new CCW, the SCSW associated with the concluded operation pertains to the new CCW.

If programming errors are detected in the new CCW or during its fetching, the error indication is generated, and the device is signaled to conclude the operation when it attempts to transfer data designated by the new CCW. If the device signals the channel-end condition before transferring any data to or from the storage area designated by the new CCW, the SCSW associated with the concluded operation pertains to the new CCW.

If programming errors are detected in the new CCW or during its fetching, the error indication is generated, and the device is signaled to conclude the operation when it attempts to transfer data designated by the new CCW. If the device signals the channel-end condition before transferring any data to or from the storage area designated by the new CCW, the SCSW associated with the conclusion pertains to the new CCW.

The contents of the SCSW pertain to the new CCW unless the address of the new CCW is invalid, the location is protected against fetching, or programming errors are detected in an intervening transfer-in-channel command. A data address referring to a nonexistent or protected area causes an error indication only after the I/O device has attempted to transfer data to or from the invalid location.

Data chaining during an input operation causes the new CCW to be fetched when all data designated by the current CCW has been placed in main storage. On an output operation, the channel subsystem may fetch the new CCW from main storage before data chaining occurs. Any programming errors in the prefetched CCW, however, do not affect the execution of the operation until all data designated by the current CCW has been transferred to the I/O device. If the device concludes the operation before all data designated by the current CCW has been transferred, the conditions associated with the prefetched CCW are not indicated to the program. Unlimited prefetching is allowed under the control of the prefetch bit specified in the ORB. (See the section "Operation-Request Block" earlier in this chapter.) When unlimited prefetching is not allowed and an output operation is specified, only one CCW describing a data area may be prefetched. If a prefetched CCW specifies transfer in channel, only one more CCW may be fetched before the exhaustion of the current CCW.

Programming Notes

1. If the ORB does not specify unlimited prefetching, no prefetching of CCWs is performed, except in the case of data chaining on an output operation where one CCW describing a data area may be prefetched at a time.

If the ORB for the I/O operation specifies that prefetching is allowed, any number of CCWs may be prefetched and buffered in the channel subsystem.

The same actions for signaling errors and terminating operations take place when unlimited prefetching is allowed by the ORB as when it is not allowed. Therefore, neither the program nor the I/O device is aware of any differences whether or not prefetching of CCWs is being performed by the channel subsystem.

When prefetching has been specified in the ORB, the result of modifications to CCWs after START SUBCHANNEL has been executed or after self-describing channel programs have been used, is unpredictable. (See note 2 for the definition of self-describing channel programs.)

2. Data chaining may be used to rearrange information as it is transferred between main storage and an I/O device. Data chaining permits blocks of information to be transferred to or from noncontiguous areas of storage, and, when used in conjunction with the skipping function, data chaining allows the program to place in main storage specified portions of a block of data.

When, during an input operation, the program specifies data chaining to a location in which data has been placed under the control of the current CCW, the channel subsystem, in fetching the next CCW, fetches the new contents of the location. This is true even if the location contains the last byte transferred under the control of...

Chapter 15. Basic I/O Functions 15-29
the current CCW. When a channel program data-chains to a CCW placed in storage by the CCW specifying data chaining, the input block is said to be self-describing. A self-describing block contains one or more CCWs that designate storage locations and counts for subsequent data in the same input block.

The use of self-describing blocks is equivalent to the use of unchecked data. An I/O data-transfer malfunction that affects validity of a block of information is signaled only at the completion of data transfer. The error condition normally does not prematurely terminate or otherwise affect the execution of the operation. Thus, there is no assurance that a CCW read as data is valid until the operation is completed. If the CCW thus read is in error, use of the CCW in the current operation may cause subsequent data to be placed at wrong locations in main storage with resultant destruction of its contents, subject only to the control of the protection key and the address-limit-checking facility, if used.

3. When, during data chaining, a device transfers data by using the data-streaming feature, an overrun or chaining-check condition may be recognized when a small byte-count value is specified in the CCW. The minimum acceptable number of bytes that can be specified varies as a function of the system model and system activity.

Command Chaining

During command chaining, the new CCW fetched by the channel subsystem specifies a new I/O operation. The channel subsystem fetches the new CCW upon the receipt of the device-end signal for the current operation. If the new CCW does not specify an S flag and if no unusual conditions are detected, the channel subsystem initiates the new operation. The presence of the S flag or unusual conditions causes command chaining to be suppressed. When command chaining takes place, the completion of the current operation does not cause an I/O interruption, and the count indicating the amount of data transferred during the current operation is not made available to the program. For operations involving data transfer, the new command always applies to the next block of data at the device.

Command chaining takes place and the new operation is initiated only if no unusual conditions have been detected in the current operation. In particular, the channel subsystem initiates a new I/O operation by command chaining upon receipt of a status byte containing only the following bit combinations: (1) device end, (2) device-end status modifier, (3) device end and channel end, and (4) device end, channel end, and status modifier. In the first two cases, channel end is signaled before device end, with all other status bits zeros. If a condition such as attention, unit check, unit exception, incorrect length, program check, or protection check has occurred, the sequence of operations is concluded, and the status associated with the current operation causes an interruption condition to be generated. The new CCW in this case is not fetched. The incorrect-length condition does not suppress command chaining if the current CCW has the SLI flag set to one.

An exception to sequential chaining of CCWs occurs when the I/O device presents the status-modifier condition with the device-end signal or channel-end and device-end signals. When command chaining is specified and no unusual conditions have been detected, or when command retry has been previously signaled and an immediate retry could not be performed, the combination of status-modifier and device-end bits causes the channel subsystem to alter the sequential execution of CCWs. If command chaining was specified, status modifier and device end cause the channel subsystem to fetch and chain to the CCW whose main-storage address is 16 higher than that of the CCW that specified chaining. If command retry was previously signaled and immediate retry could not be performed, the status causes the channel subsystem to command chain to the CCW whose storage address is 8 higher than that of the CCW for which retry was initially signaled.

When both command and data chaining are specified, the first CCW associated with the operation specifies the operation to be executed, and the last CCW specifies whether another operation follows.

Programming Note

Command chaining makes it possible for the program to initiate transfer of multiple blocks of data by executing a single START SUBCHANNEL instruction. It also permits a subchannel to be set up for the execution of other channel operations such as positioning the disk-access mechanism, and for data-transfer operations without interference by the program at the end of each operation. Command chaining, in conjunction with the status-modifier condition, permits the channel subsystem to modify the normal sequence of oper-
ations in response to signals provided by the I/O device.

SKIPPING

Skipping causes the suppression of main-storage references during an I/O operation. It is defined only for read, read-backward, sense ID, and sense operations, and is controlled by the skip flag, which can be specified individually for each CCW. When the skip flag is one, skipping occurs; when it is zero, normal operation takes place. The setting of the skip flag is ignored in all other operations.

Skipping affects only the handling of information by the channel subsystem. The operation at the I/O device proceeds normally, and information is transferred. The channel subsystem keeps updating the count but does not place the information in main storage. Chaining is not precluded by skipping. In the case of data chaining, normal operation is resumed if the skip flag in the new CCW is zero.

No checking for invalid or protected data addresses takes place during skipping.

Programming Note

Skipping, when combined with data chaining, permits the program to place in main storage specified portions of a block of information from an I/O device.

PROGRAM-CONTROLLED INTERRUPTION

The program-controlled-interruption (PCI) function permits the program to cause an I/O interruption during execution of an I/O operation. The function is controlled by the PCI flag of the CCW. Neither the value of the PCI flag nor the associated interruption request affects the execution of the current operation.

The value of the PCI flag can be one either in the first CCW designated for the current start or resume function or in a CCW fetched during chaining. If the PCI flag is one in a CCW that has become current, the subchannel becomes status-pending with intermediate status, and an I/O-interruption request is generated. The point at which the subchannel becomes status-pending depends on the progress of the current start or resume function as follows:

1. If the PCI flag is one in the first CCW associated with a start function or a resume function, the subchannel becomes status-pending with intermediate status only after the command has been accepted.

2. If the PCI flag is one in a CCW which has become current while data chaining, the subchannel becomes status-pending with intermediate status after all data designated by the preceding CCW has been transferred.

3. If the PCI flag is one in a CCW which has become current while command chaining, the subchannel becomes status-pending with intermediate status as that CCW becomes current.

In all cases, if the subchannel is enabled for I/O interruptions, the point of interruption depends on the current activity in the system and may be delayed. No predictable relationship exists between the point at which the interruption request is generated because of the PCI flag and the extent to which data transfer has been completed to or from the area designated by the CCW. However, all the fields within the SCSW pertain to the same instant.

An intermediate interruption condition that is made pending because of a PCI flag remains pending during chaining if not cleared by TEST SUBCHANNEL or CLEAR SUBCHANNEL. If another CCW containing a PCI flag that is one becomes current prior to the clearing of the intermediate interruption condition, only one interruption condition is preserved.

An intermediate interruption may occur while the subchannel is subchannel-and-device-active with the operation specified by the CCW causing the intermediate interruption condition or with the operation specified by a CCW that has subsequently become current. If the intermediate interruption condition is not cleared prior to the conclusion of the operation or chain of operations, the condition is indicated together with the primary interruption condition at the conclusion of the operation or chain of operations. The intermediate interruption condition may be cleared by TEST SUBCHANNEL while the subchannel is subchannel-active.

If the SCSW stored by TEST SUBCHANNEL indicates that the subchannel is status-pending with intermediate status and the operation or chain of operations has not been concluded (that is, the activity-control field indicates subchannel-and-device-active or suspended), then the CCW-address field contains an address which is 8 higher than the address of the most recent CCW.

Chapter 15. Basic I/O Functions 15-31
to become current and have a PCI flag that is one, or the CCW-address field contains an address which is 8 higher than a CCW which has subsequently become current. Unless the SCSM also contains the primary-status bit set to one, the device-status field contains zeros, and the count is unpredictable.

Subchannel-status conditions other than PCI may be indicated when the SCSM is stored. If the subchannel is not also status-pending with primary status, these conditions may or may not be indicated again. If the subchannel-status condition is detected while prefetching and the operation or chain of operations is concluded before the condition affects an operation, the condition is reset and is not indicated when the subchannel subsequently becomes status-pending with primary status. If the subchannel-status condition affects an operation, the condition is indicated when the subchannel becomes status-pending with primary status.

If the program-controlled-interruption condition remains pending until the operation or chain of operations is concluded at the subchannel, a single interruption request exists. When TEST SUBCHANNEL is subsequently executed, the status-control field of the SCSM stored indicates both the primary interruption condition and the intermediate interruption condition, and the PCI bit of the subchannel-status field is one.

The value of the PCI flag is inspected in every CCW except for those CCWs that specify the transfer-in-channel command. The PCI flag is ignored during initial program loading.

Programming Notes

1. The program-controlled interruption provides a means of alerting the program to the progress of chaining during an I/O operation. It permits programmed dynamic main-storage allocation.

2. A CCW with a PCI flag that has a value of one may, if retried because of command retry, cause multiple PCI interruptions to occur. (See the section "Command Retry" later in this chapter.)

CCW INDIRECT DATA ADDRESSING

CCW indirect data addressing permits a single channel-command word to control the transfer of data that spans contiguous pages in real main storage. The use of CCW indirect data addressing also allows the program to designate data addresses above 16M for both format-0 and format-1 CCWs.

CCW indirect data addressing is specified by a flag in the CCW which, when one, indicates that the data address is not used to directly address data. Instead, the address points to a list of words, called indirect-data-address words (IDAWs), each of which contains an absolute address designating a data area within a 2K-byte block of main storage.

When the indirect-data-addressing bit in the CCW is one, the data-address field of the CCW designates the location of the first IDAW to be used for data transfer for the command. Additional IDAWs, if needed for completing the data transfer for the CCW, are in successive locations in storage. The number of IDAWs required for a CCW is determined by the count field of the CCW and by the data address in the initial IDAW. When, for example, the CCW count field specifies 4K bytes and the first IDAW designates a location in the middle of a 2K-byte block, three IDAWs are required.

Each IDAW is used for the transfer of up to 2K bytes. The IDAW designated by the CCW can designate any location. Data is then transferred, for read, write, control, sense ID, and sense commands, to or from successively higher storage locations or, for a read-backward command, to successively lower storage locations, until a 2K-byte block boundary is reached. The control of data transfer is then passed to the next IDAW. The second and any subsequent IDAWs must designate, depending on the command, the first or last byte (for read backward) of a 2K-byte block. Thus, for read, write, control, sense ID, and sense commands, these IDAWs have zeros in bit positions 21-31. For a read-backward command, these IDAWs have ones in bit positions 21-31.

Except for the unique restrictions on the designation of the data address by the IDAW, all other actions taken for the data address, such as for protected storage and invalid addresses, and the actions taken for data prefetching are the same as when indirect data addressing is not used.

IDAWs pertaining to the current CCW or a prefetched CCW may be prefetched. The number of IDAWs that can be prefetched cannot exceed that required to satisfy the count in the CCW that points to the IDAWs. An IDAW takes control of data transfer when the last byte has been transferred for the previous IDAW. The same actions take place as with data chaining regarding when an IDAW takes control of data transfer during an I/O operation. That is, when the count for the CCW has not reached zero, a new IDAW takes control of the data transfer when

15-32 370-XA Principles of Operation
the last byte has been transferred for
the previous IDAW for that CCW, even in
situations where (1) channel end, (2) channel end and device end, or (3) channel end, device end, and status modifier are received prior to transfer of any data bytes pertaining to the new IDAW.

A prefetched IDAW does not take control of an I/O operation if the count in the CCW has reached zero with the transfer of the last byte of data for the previous IDAW for that CCW. Program errors detected in prefetched IDAWs are not indicated to the program until the IDAW takes control of data transfer. However, when the channel subsystem detects an invalid CBC on the contents of a prefetched IDAW or its associated key, the condition may be indicated to the program, when detected, before the IDAW takes control of data transfer. For a description of the indications provided when an invalid CBC is detected on the contents of an IDAW or its associated key, see the section "Channel-Control Check" in Chapter 16, "I/O Interruptions."

The format of the IDAW and the significance of its fields are as follows:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Data Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>31</td>
<td>31</td>
</tr>
</tbody>
</table>

Bit 0 is reserved for future use and must be zero. Otherwise, a program-check condition may be recognized, as described below.

Bits 1-31 designate the location of the first byte to be used in the data transfer. In the first IDAW for a CCW, any location can be designated. For subsequent IDAWs, depending on the command, either the first or the last location of a 2K-byte block located on a 2K-byte boundary must be designated. For read, write, control, and sense commands, the location at the beginning of the block must be designated; that is, bits 21-31 of the IDAW must be zeros. For a read-backward command, the location at the end of the block must be designated; that is, bits 21-31 of the IDAW must be all ones. Improper data-address designation causes the program-check condition to be generated and the operation to be terminated.

When the IDAW flag of the CCW is set to one and any of the following conditions occurs:

1. The address in the CCW does not designate the first IDAW on an integral word boundary,
2. The address in the CCW designated a storage location which is not available,
3. Access to the storage location designated by the address in the CCW is prohibited by protection, or
4. Bit 0 of the first IDAW is not zero,
then, depending on the model, one of the following two actions is taken independent of the setting of the skip flag:

1. The above conditions are checked before initiating the operation at the device. If any of these conditions is recognized, initiation of the I/O operation does not occur, and the subchannel is made status-pending with primary, secondary, and alert status.
2. The operation is initiated at the device prior to checking for these conditions. If the device attempts to transfer data, the device is signaled to terminate the I/O operation, and the subchannel is made status-pending with primary, secondary, and alert status as a function of the subchannel state and the status presented by the device.

**SUSPENSION OF CHANNEL-PROGRAM EXECUTION**

The suspend function, when used in conjunction with RESUME SUBCHANNEL, provides the program with a means to stop and restart the execution of a channel program. The initiation of the suspend function is controlled by the setting of the suspend-control bit in the ORB (bit 4 of word 1). The suspend function is signaled when suspend control has been specified for the subchannel in the ORB and a CCW containing a valid S flag set to one becomes the current CCW. The flag can be indicated either in the first CCW of the channel program or in a CCW fetched while command chaining. The S flag is not valid and causes a program-check condition to be recognized if (1) the ORB contains the suspend-control bit set to zero, or (2) the CCW is fetched while data chaining (see the section "Data Chaining" earlier in this chapter, concerning the handling of programming errors detected during data chaining).

Upon recognition of the suspend function, suspension of channel-program execution occurs when the CCW becomes current (see the section "Channel-Command Word" earlier in this chapter, for a definition of when a CCW becomes current). If suspension occurs during command chaining, the device is signaled that command chaining is no longer in effect.
RESUME SUBCHANNEL signals that the CCW which caused channel-program suspension may have been modified, that the CCW must be refetched, and that the contents of the CCW must be examined to determine the settings of the flags. If the S flag is one, execution of that CCW does not occur. If the CCW is valid and the S flag in the CCW is zero, execution is initiated (see the section "RESUME SUBCHANNEL" in Chapter 14, "I/O Instructions" and the section "Start Function and Resume Function" earlier in this chapter).

When a valid CCW that contains a valid S flag becomes the current CCW during command chaining and the resume-pending condition is not recognized, the suspend function is performed and causes the following actions to occur in the order given:

1. The device is signaled that the chain of operations has been concluded.
2. Channel-program execution is suspended at the subchannel; all prefetched IDAMs, CCWs, and data are discarded; and the subchannel is set up such that the resume function can be performed when the subchannel is next recognized to be resume-pending.
3. If the measurement-block-update mode is active and the subchannel is enabled for the mode, the accutred values of the measurement data, including the start-subchannel and sample count, are added to the accumulated values in the measurement block for the subchannel. The start-subchannel count is the only measurement data which is updated in the measurement block if the channel subsystem-timing facility is not available for the subchannel. (See the section "Channel-Subsystem Monitoring" in Chapter 17, "I/O Support Functions," for more information.)
4. The subchannel is placed in the suspended state.
5. If the subchannel is not resume-pending at this point, the suspend-execution is resumed, the intermediate status due to suspension is recognized if the sus­ press-suspended-interruption-control bit of the ORB is zero; otherwise, the resume function is performed.

When the first CCW of a channel program contains a valid S flag and the resume-pending condition is not recognized, the suspend function is performed and causes the following actions to occur in the order given:

1. Channel-program execution is suspended prior to selection of the device.
2. The subchannel is set up such that the resume function can be performed when the subchannel is next recognized to be resume-pending.
3. If the measurement-block-update mode is active and the subchannel is enabled for the mode, the SSCH+RSCH count is incremented and the accrued function-pending time (a function of the setting of the timing-facility bit) is added to the accumulated value in the measurement block for the subchannel.
4. The subchannel is placed in the suspended state.
5. If the subchannel is not resume-pending at this point, the subchannel is made status-pending with intermediate status due to sus­ pension if the suppress-suspended-interruption-control bit of the ORB is zero; otherwise, the resume function is performed.

When the first CCW of a channel program contains a valid S flag and the resume-pending condition is recognized, the resume function is performed instead of the suspend function.

Programming Notes

1. The execution of MODIFY SUBCHANNEL and START SUBCHANNEL completes with condition code 2 set if the designated subchannel is suspended. The start function is indicated at the subchannel while the subchannel is in the suspended state.
2. In certain situations, normal resumption of the execution of a channel program which has been suspended may not be desired. Normal termination of the suspended channel program execution may be accomplished by:
   a. Executing HALT SUBCHANNEL designating the subchannel
   b. Modifying the CCWs in storage such that when channel-program execution is resumed, the command transferred to the device is a control command with all modifier bits specified as zeros (no-operation)
and with the chain-command flag specified as zero; and then executing RESUME SUBCHANNEL.

3. If the suspended interruption is suppressed, the N condition and DCTI values applicable to the preceding subchannel-active period are not made available to the program. The execution of RESUME SUBCHANNEL when the subchannel is in the suspended state causes path-not-operational conditions and the N condition to be reset to zeros. Path-not-operational conditions and the N condition are not reset when RESUME SUBCHANNEL is executed and the designated subchannel is not in the suspended state.

**COMMANDS**

The figure "Command Codes" lists the command codes for the seven commands and indicates which flags are defined for each command. Except for a format-1 CCW specifying transfer in channel, the flags are ignored for all commands for which they are not defined. The flags are reserved in a format-1 CCW specifying transfer in channel and must be zeros.

<table>
<thead>
<tr>
<th>Name</th>
<th>Code</th>
<th>Flags</th>
</tr>
</thead>
<tbody>
<tr>
<td>Write</td>
<td>MMMM MM01</td>
<td>CD CC SLI PCI IDA S</td>
</tr>
<tr>
<td>Read</td>
<td>MMMM MM10</td>
<td>CD CC SLI SKIP PCI IDA S</td>
</tr>
<tr>
<td>Read backward</td>
<td>MMMM 1100</td>
<td>CD CC SLI SKIP PCI IDA S</td>
</tr>
<tr>
<td>Control</td>
<td>MMMM MM11</td>
<td>CD CC SLI PCI IDA S</td>
</tr>
<tr>
<td>Sense</td>
<td>MMMM 0100</td>
<td>CD CC SLI SKIP PCI IDA S</td>
</tr>
<tr>
<td>Sense ID</td>
<td>1110 0100</td>
<td>CD CC SLI SKIP PCI IDA S</td>
</tr>
<tr>
<td>Transfer in channel</td>
<td>XXXX 1000</td>
<td>(See note below)</td>
</tr>
</tbody>
</table>

**Explanation:**

- **CC** Chain command
- **CD** Chain data
- **IDA** Indirect data addressing
- **M** Modifier bit
- **PCI** Program-controlled interruption
- **S** Suspend
- **SKIP** Skip
- **SLI** Suppress-length indication
- **X** Ignored in a format-0 CCW; must be zero in a format-1 CCW

**Note:** Flags are ignored in a format-0 transfer-in-channel CCW and must be zeros in a format-1 transfer-in-channel CCW.
All flags have individual significance, except that the CC and SLI flags are ignored when the CD flag is set to one. The presence of the SLI flag is ignored for immediate operations involving format-0 CCWs, in which case the incorrect-length indication is suppressed regardless of the setting of the flag. The incorrect-length indication may be suppressed for immediate operations when executing a format-1 CCW, depending on the incorrect-length-suppression mode. The PCI flag is ignored during initial program loading. All flags, except the PCI flag, are ignored when the S flag is one.

Each command is described below, with an illustration of its CCW formats.

Programming Notes

1. A malfunction that affects the validity of data transferred in an I/O operation is signaled at the end of the operation by means of unit check or channel-data check, depending on whether the device (control unit) or the channel subsystem detected the error. In order to make use of the checking facilities provided in the system, data read in an input operation should not be used until the end of the operation has been reached and the validity of the data has been checked. Similarly, in writing, the copy of data in main storage should not be destroyed until the program has verified that no malfunction affecting the transfer and recording of data was detected.

2. An error condition may be recognized and the I/O operation terminated when 256 or more chained commands are executed with a device and none of the executed commands result in the transfer of any data. When this condition is recognized, program check is indicated.

3. All CCWs that require suppression of incorrect-length indications must use the SLI flag.

Write

Format 0

<table>
<thead>
<tr>
<th>MMMMMMM01</th>
<th>Data Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>C</th>
<th>C</th>
<th>S</th>
<th>I</th>
<th>P</th>
<th>I</th>
<th>A</th>
<th>S</th>
<th>Count</th>
</tr>
</thead>
<tbody>
<tr>
<td>32</td>
<td>35</td>
<td>40</td>
<td>48</td>
<td>63</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format 1

<table>
<thead>
<tr>
<th>MMMMMMM01</th>
<th>C</th>
<th>C</th>
<th>S</th>
<th>I</th>
<th>P</th>
<th>I</th>
<th>A</th>
<th>S</th>
<th>Count</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>11</td>
<td>16</td>
<td>31</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

A write operation is initiated at the I/O device, and the subchannel is set up to transfer data from main storage to the I/O device. Data is fetched from storage in an ascending order of addresses, starting with the location designated by the CCW.

A CCW used in a write operation is inspected for the CD, CC, SLI, PCI, IDA, and S flags. The setting of the skip flag is ignored. Bit positions 0-5 of the CCW contain modifier bits.

Programming Note

When writing on devices for which the block length is not defined, such as a magnetic-tape unit or an inquiry station, the amount of data written is controlled only by the count in the CCW. Every operation terminated under count control causes the incorrect-length indication, unless the indication is suppressed by the SLI flag.
A read operation is initiated at the I/O device, and the subchannel is set up to transfer data from the device to main storage. For devices such as magnetic-tape units, disk storage, and card equipment, the bytes of data within a block are provided in the same sequence as written by means of a write command. Data is placed in storage in an ascending order of addresses, starting with the location designated by the CCW.

A read command code containing zeros for the six modifier bits is also called an initial-read command. This command is used by those devices that can perform the initial-program-loading function if the command is the first to be executed after a system-reset signal is received.

A CCW used in a read operation is inspected for every one of the seven flags -- CD, CC, SLI, SKIP, PCI, IDA, and S. Bit positions 0-5 of the CCW contain modifier bits.

A read-backward operation is initiated at the I/O device, and the subchannel is set up to transfer data from the device to main storage. On magnetic-tape units, read backward causes reading to be performed with the tape moving backward. The bytes of data within a block are sent in a sequence opposite to that on writing. The bytes are placed in storage in a descending order of addresses, starting with the location designated by the CCW. The bits within an eight-bit byte are in the same order as sent to the device on writing.

A CCW used in a read-backward operation is inspected for every one of the seven flags -- CD, CC, SLI, SKIP, PCI, IDA, and S. Bit positions 0-3 of the CCW contain modifier bits.
A control operation is initiated at the I/O device, and the subchannel is set up to transfer data from main storage to the device. The device interprets the data as control information. The control information, if any, is fetched from storage in an ascending order of addresses, starting with the address designated in the CCW. A control command may be used to initiate an I/O operation not involving transfer of data, such as backspacing or rewinding magnetic tape or positioning a disk-access mechanism.

For many control functions, the entire operation is specified by the modifier bits in the command code, and the function is performed over the channel path as an immediate operation (see the section "Immediate Conclusion of I/O Operations" later in this chapter). If the command code does not specify the entire control function, the data-address field of the CCW designates the location containing the required additional information. This control information may include an order code further specifying the operation to be executed or an address, such as the disk address for the seek function, and is transferred in response to requests by the device.

A control-command code containing zeros for the six modifier bits is defined as a no-operation. If the command is accepted, the no-operation order causes the addressed device to respond with channel end and device end without causing any action at the device. The order can be executed as an immediate operation, or the device can delay the status until after the initiation sequence is completed. Other operations that can be initiated by means of the control command depend on the type of I/O device. These operations and their codes are specified in the System Library publication for the device.

A CCW used in a control operation is inspected for the CD, CC, SLI, PCI, IDA, and S flags. The setting of the skip flag is ignored. Bit positions 0-5 of the CCW contain modifier bits.

Programming Notes

1. Since a format-1 CCW with a count of zero is valid, the program can use the CCW count field to specify that no data be transferred to the I/O device. If the device requests a data transfer, the device is signaled to terminate data transfer. If the SLI and chain-command flags are also specified, and no unusual conditions are encountered subsequent to signaling the device to terminate data transfer, then the new operation is initiated upon receipt of device and from the device.

2. If the subchannel is in the incorrect-length-suppression mode, if the chain-data flag in the current CCW is zero, and if the operation is executed as an immediate operation, then incorrect length is not indicated, regardless of the setting of the SLI flag.

If the subchannel is in the incorrect-length-indication mode, if the chain-data flag in the current CCW is zero, and if the operation is executed as an immediate operation, then incorrect length is indicated if the count field of the current CCW specifies a nonzero value, unless suppressed by the SLI flag of the CCW. Incorrect length is not indicated, however, if the count field of the CCW specifies a value of zero.

If a new CCW that has a count field of zero is fetched during data chaining or if a CCW is fetched with the chain-data flag set to one and a count field of zero, then a program-check condition is recognized by the channel subsystem.
A sense operation is initiated at the I/O device, and the subchannel is set up to transfer sense data from the device to storage. The data is placed in storage in an ascending order of addresses, starting with the location designated by the CCW.

The basic sense command is specified when the modifier bits are all zeros. Data transferred during a basic sense operation provides information concerning both unusual conditions detected by the device and the status of the device. The information provided by the basic sense command is more detailed than that supplied by the device-status byte and may describe reasons for the unit-check indication. It may also indicate, for example, if the device is in the not-ready state, if the tape unit is in the file-protected state, or if magnetic tape is positioned beyond the end-of-tape mark.

The first six bits of the first sense-data byte (sense byte 0) are common to all I/O devices. The six bits, when set to ones, designate the following:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Designation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Command reject</td>
</tr>
<tr>
<td>1</td>
<td>Intervention required</td>
</tr>
<tr>
<td>2</td>
<td>Bus-out check</td>
</tr>
<tr>
<td>3</td>
<td>Equipment check</td>
</tr>
<tr>
<td>4</td>
<td>Data check</td>
</tr>
<tr>
<td>5</td>
<td>Overrun</td>
</tr>
</tbody>
</table>

The following is the meaning of the first six bits:

**Command Reject:** The device has detected a programming error. A command has been received which the device is not designed to execute, such as read backward transferred to a direct-access-storage device, or which the device cannot execute because of its present state, such as write transferred to a file-protected tape unit. The program may have required use of an optional feature or may have specified invalid control data. An example of invalid control data which is treated as an extension of the command is an invalid seek argument that is transferred to a direct-access-storage device. Command reject is also indicated when an invalid sequence of commands is recognized by the device, such as write to a direct-access-storage device without previously designating the data block.

**Intervention Required:** The last operation could not be executed because of a condition requiring some type of intervention at the device. This bit set to one indicates conditions such as an empty hopper in a card punch or the printer being out of paper. It is also set to one when the addressed device is in the not-ready state, is in test mode, or on some control units when the device is not provided on the control unit.

**Bus-Out Check:** The device has received a data byte or a command code with invalid CBC over the channel path. During writing, bus-out check indicates that incorrect data may have been recorded at the device, but the condition does not cause the operation to be terminated prematurely unless the operation is such that an error precludes meaningful continuation of the operation. Invalid CBC detected on the command code or control information causes the operation to be immediately terminated and suppresses checking for command-reject and intervention-required conditions.
**Equipment Check:** During the last operation, the device has detected equipment malfunctioning, such as an invalid card-hole count or a printer-buffer parity error.

**Data Check:** The device has detected a data error other than one included in bus-out check. Data check identifies errors associated with the recording medium and includes conditions such as reading an invalid card code or detecting invalid parity on data recorded on magnetic tape.

On an input operation, data check indicates that incorrect data may have been placed in main storage. The device forces correct parity on data sent to the channel subsystem.

On writing, this condition indicates that incorrect data may have been recorded at the device. Unless the operation is of a type where the error precludes meaningful continuation, data errors on reading and writing do not cause the operation to be terminated prematurely.

**Overrun:** The overrun condition occurs when the channel subsystem fails to respond to the control unit in the anticipated time interval to a request for service from the I/O device. When the total activity initiated by the program exceeds the capability of the channel subsystem, an overrun may occur when data is transferred to or from a control unit that is either using the data-streaming feature or is not buffered. An overrun condition also may occur when the device receives the new command too late during command chaining. The data-streaming feature is described in the System Library publication IBM System/360 and System/370 I/O Interface Channel to Control Unit OEMI, GA22-6974. Refer to the System Library publication for information concerning the availability of the data-streaming feature for that device.

All information significant to the use of the device normally is provided in the first sense byte. Any bit positions following those used for programming information may contain diagnostic information, and the total number of sense bytes provided by the device for the basic sense command (command code 04 hex) may extend up to 32 bytes, as needed. The number and the meaning of the sense bytes extending beyond the first sense byte depend on the type of I/O device.

The basic sense command initiates a sense operation on all devices and cannot cause the command-reject, intervention-required, data-check, or overrun bit to be set to one. If the control unit detects an equipment malfunction, or invalid parity on the sense-command code, the equipment-check or bus-out-check bit is set to one, and unit check is indicated in the device-status byte.

Devices that can provide special diagnostic sense information or that can be instructed to perform other special functions by use of the sense command may define modifier bits for the control of these functions. The special sense operations may be initiated by a unique combination of modifier bits (see the section "Sense ID" later in this chapter), or a group of codes may specify the same function. Any remaining sense-command codes may be considered invalid, thus causing the unit-check indication, or may cause the same action as the basic sense command, depending on the type of device.

The sense information pertaining to the last I/O operation or device action may be reset any time after the completion of a sense command addressed to that device. Except for the no-operation command, any other command addressed to the device may be allowed to reset the sense information, provided that the busy bit is not included in the initial status. The sense information may also be changed as a result of asynchronous actions, for example, when the device changes from the not-ready to the ready state.

A CCW used in a sense operation is inspected for every one of the seven flags — CD, CC, SLI, SKIP, PCI, IDA, and S. Bit positions 0-3 of the CCW contain modifier bits.

**Sense ID**

**Format 0**

<table>
<thead>
<tr>
<th>11100100</th>
<th>Data Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
</tr>
<tr>
<td>31</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>C</th>
<th>C</th>
<th>S</th>
<th>K</th>
<th>P</th>
<th>I</th>
<th>D</th>
<th>S</th>
<th>Count</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>C</td>
<td>L</td>
<td>I</td>
<td>P</td>
<td>I</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>32</td>
<td>40</td>
<td>48</td>
<td>63</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Execution of the sense-ID command proceeds exactly as for a read command, except that the data is obtained from sensing indicators rather than from a record source. The data transferred can be up to seven bytes in length.

The control unit and I/O device may properly execute the sense-ID command, may execute the command as the basic sense command, or may reject the sense-ID command with unit-check status, depending on the control-unit and I/O-device model.

The sense-ID command does not initiate any operations other than the sensing of the type/model number. If the control unit and I/O device are available, then the sense-ID command is executed even if the I/O device is absent or not ready.

Basic sense data may be reset as a result of executing the sense-ID command.

Bytes | Contents
--- | ---
0 | FF hex
1,2 | Control-unit type number
3 | Control-unit model number
4,5 | I/O-device type number
6 | I/O-device model number

All unused sense bytes are set to zeros.

Bytes 1 and 2 contain the four-decimal-digit control-unit type number that corresponds directly with the control-unit type number attached to the control unit.

Byte 3 contains the control-unit model number, if applicable. If not applicable, byte 3 is a byte of all zeros.

Bytes 4 and 5 contain the four-decimal-digit I/O-device type number that corresponds directly with the I/O-device type number attached to the I/O device.

Byte 6 contains the I/O-device model number, if applicable. If not applicable, byte 6 is a byte of all zeros.

Whenever a control unit is not separately addressable from the attached I/O device or I/O devices, the response to the sense-ID command is a concatenation of the control-unit type number and the I/O-device type number.

If a control unit can be addressed separately from the attached I/O device or I/O devices, then the response to the sense-ID command depends on the unit addressed. If the control unit is addressed, the response to the sense-ID command is as follows:

Bytes | Contents
--- | ---
0 | FF hex
1,2 | Control-unit type number
3 | Control-unit model number

The response consists of the control-unit type and model number, with normal ending status presented after byte 3.

If the I/O device is addressed, the response to the sense-ID command is as follows:

Bytes | Contents
--- | ---
0 | FF hex
1,2 | I/O-device type number
3 | I/O-device model number

The response consists of the I/O-device type and model number, with normal ending status presented after byte 3.

For communication controllers utilizing indirect addressing to end devices, and for cases where the control unit and device are not distinct, the sense data source is the same as if a control unit were being addressed.

A CCW used in a sense-ID operation is inspected for every flag -- CD, CC, SLI, SKIP, PCI, IDA, and S.

Transfer in Channel

Format 0

<table>
<thead>
<tr>
<th>1000</th>
<th>CCW Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>32</td>
<td>63</td>
</tr>
</tbody>
</table>
The next CCW is fetched from the location in absolute main storage designated by the data-address field of the CCW specifying transfer in channel. The transfer-in-channel command does not initiate any I/O operation, and the I/O device is not signaled of the execution of the command. The purpose of the transfer-in-channel command is to provide chaining between CCWs not located in adjacent doubleword locations in an ascending order of addresses. The command can occur in both data and command chaining.

Bits 29-31 (format 0) or bits 61-63 (format 1) of a CCW that specifies the transfer-in-channel command must be zeros, designating a CCW on a doubleword boundary. Furthermore, a CCW specifying transfer in channel may not be fetched from a location designated by an immediately preceding transfer in channel. When either of these errors is detected or when an invalid address is designated in the transfer-in-channel command, the program-check condition is generated. When a CCW which specifies the transfer-in-channel command designates a CCW at a location protected against fetching, the protection-check condition is generated. Detection of these errors during data chaining causes the operation at the I/O device to be terminated and an interruption condition to be generated, whereas during command chaining it causes only an interruption condition to be generated.

The contents of the second half of the format-0 CCW, bit positions 32-63, are ignored. Similarly, the contents of bit positions 0-3 of the format-0 CCW are ignored.

Bit positions 0-3 and 8-32 of the format-1 CCW must contain zeros; otherwise, a program-check condition is generated.

**COMMAND RETRY**

The channel subsystem has the capability to perform command retry, a procedure that causes a command to be retried without requiring an I/O interruption. This retry is initiated by the control unit presenting either of two status-bit combinations by means of a special sequence. When immediate retry can be performed, it presents a channel-end, unit-check, and status-modifier status-bit combination, together with device end. When immediate retry cannot be performed, the presentation of device end is delayed until the control unit is prepared. When device end is presented alone, the previous command is transferred again. If device end is accompanied by status modifier, command retry is not performed, and the channel subsystem command-chains to the CCW following the one for which command retry was signaled (see the section "Status Modifier" in Chapter 16, "I/O Interruptions"). When the channel subsystem is not capable of performing command retry due to an error condition, or when any status bit other than device end or device end and status modifier accompanies the requested command-retry initiation, the retry is suppressed, and the subchannel becomes status-pending. The SCSW stored by TEST SUBCHANNEL contains the channel-end, unit-check, and status-modifier status indications, along with any other appropriate status.

**Programming Note**

The following possible results of a command retry must be anticipated by the program:

1. A CCW containing a PCI may, if retried because of command retry, cause multiple PCI interruptions to occur.
2. If a CCW used in an operation is changed before that operation has been successfully completed, the results are unpredictable.

**CONCLUDING I/O OPERATIONS DURING INITIATION**

After the designated subchannel has been determined to be in a state such that START SUBCHANNEL can be executed, certain tests are performed on the validity of the information specified by the program and on the logical availability of the associated device. This testing occurs during or subsequent to the execution of START SUBCHANNEL and during command chaining and command retry.

A data-transfer operation is initiated at the subchannel and device only when no programming or equipment errors are detected by the channel subsystem and when the device responds with zero status during the initiation sequence. When the channel subsystem detects or the device signals any unusual condition
during the initiation of an I/O operation, the command is said to be not accepted. In this case, the subchannel becomes status-pending with primary, secondary, and alert status. Deferred condition code 1 is set, and the start-pending bit remains set to one.

Conditions that preclude the initiation of an I/O operation are detailed in the SCSW stored by TEST SUBCHANNEL. In this situation, the device is not started, no interruption conditions are generated subsequent to TEST SUBCHANNEL, and the subchannel is idle. The device is immediately available for the initiation of another operation, provided the command was not rejected because of the busy or not-operational condition.

When an unusual condition causes a command to be not accepted during the initiation of an I/O operation by command chaining or command retry, an interruption condition is generated, and the subchannel becomes status-pending with combinations of primary, secondary, and alert status as a function of the status signaled by the device. The status describing the condition remains at the subchannel until cleared by TEST SUBCHANNEL. The conditions are indicated to the program by means of the corresponding status bits in the SCSW. A path-not-operational condition recognized during command chaining is signaled to the program by means of an interface-control-check indication. The new I/O operation at the device is not started.

START SUBCHANNEL is executed independent of its associated device. Tests on most program-specified information, on device availability and unit status, and on most error conditions are performed subsequent to the execution of START SUBCHANNEL. When any conditions are detected that preclude performance of the start function, an interruption condition is generated by the channel subsystem and placed at the subchannel, causing it to become status-pending.

**IMMEDIATE CONCLUSION OF I/O OPERATIONS**

During the initiation of an I/O operation, the device can accept the command and signal the channel-end condition immediately upon receipt of the command code. An I/O operation causing the channel-end condition to be signaled during the initiation sequence is called an immediate operation. Status generated by the device for the immediate command, when command chaining is not specified and command retry is not signaled, causes the subchannel to become status-pending with combinations of primary, secondary, intermediate, and alert status as a result of information specified in the ORB and CCW and status presented by the device. If the immediate operation is the first operation of the channel program, deferred condition code 1 is set and accompanies the status indications. If intermediate status is indicated, the indication can occur only as a result of the CCW having the PCI flag set to one (see the section "Program-Controlled Interruption" earlier in this chapter).

Whenever command chaining is specified after an immediate operation and no unusual conditions have been detected during the execution, or when command retry occurs for an immediate operation, an interruption condition is not generated. The subsequent commands in the chain are handled normally, and, usually, the channel-end condition for the last CCW generates a primary interruption condition. If device end is signaled with channel end, a secondary interruption condition is also generated.

Whenever immediate completion of an I/O operation is signaled, no data has been transferred to or from the device, and the data address in the CCW is not checked for validity. If the subchannel is in the incorrect-length-suppression mode, incorrect length is not indicated to the program, and command chaining is performed when specified. If the subchannel is in the incorrect-length-indication mode, incorrect length and command chaining are under control of the SLI and chain-command flags. The conditions which cause the incorrect-length indication to be suppressed are summarized in the figure "Subchannel Chaining Action" in the section "Chaining" earlier in this chapter.

**Programming Note**

I/O operations for which the entire operation is specified in the command code may be executed as immediate operations. Whether the command is executed as an immediate operation depends on the operation and type of device.

**CONCLUDING I/O OPERATIONS DURING DATA TRANSFER**

When the subchannel has been passed the contents of an ORB, the subchannel is said to be start-pending. When the I/O operation has been initiated and the command has been accepted, the subchannel becomes subchannel-end-device active and remains in that state unless (1) the channel subsystem detects an equipment malfunction, (2) the operation is concluded by execution of CLEAR SUBCHAN-
NEL or HALT SUBCHANNEL, or (3) status which causes a primary interruption condition to be recognized (usually channel end) is accepted from the device. When command chaining and command retry are not specified or when chaining is suppressed because of unusual conditions, the status that is recognized as primary status causes the operation at the subchannel to be concluded and an interruption condition to be generated. The status bits in the associated SCGW signals the device to recognize the primary status or separately. If the device is advanced when no data is transferred depends on the type of device.

For operations not involving data transfer, the device normally controls the timing of the channel-end condition. The duration of data-transfer operations may be variable and may be controlled by the device or the channel subsystem.

Excluding equipment errors, and the execution of the CLEAR SUBCHANNEL, HALT or the channel subsystem signals the device to conclude execution of an I/O operation during data transfer whenever any of the following conditions occurs:

- The storage areas designated for the operation are exhausted or filled.
- A program-check condition is detected.
- A protection-check condition is detected.
- A chaining-check condition is detected.
- A channel-control-check condition is detected that does not affect the control of the I/O operation.

The first of these conditions occurs when the channel subsystem has decremented the count to zero in the last CCW associated with the operation. A count of zero indicates that the channel subsystem has transferred all information specified by the I/O operation. The other four conditions are due to errors and cause premature conclusion of data transfer. In either case, the conclusion is signaled in response to a request from the device and causes data transfer to cease. If the device has no blocks defined for the operation (such as reading on magnetic tape), it concludes the operation and concludes and an interruption condition is accepted as primary status.

The device can control the duration of an operation and the timing of channel end by blocking of data. On certain operations for which blocks are defined (such as reading on magnetic tape), the device does not present channel-end status until the device presents the block is reached, regardless of whether the device has been previously signaled to conclude data transfer.

Checking for the validity of the data address is performed only as data is transferred to or from main storage. When the initial data address in the CCW is invalid, no data is transferred during the operation, and the device is signaled to conclude the operation in response to the first service request. On writing, devices such as magnetic-tape units request the first byte of data before any mechanical motion is started and, if the initial data address is invalid, the operation is terminated by the channel subsystem before the recording medium has been advanced. However, since the operation has been initiated at the device, the device presents channel-end status, causing the channel subsystem to recognize a primary interruption condition. Subsequently, the device also presents device-end status, causing the channel subsystem to recognize a secondary interruption condition. Whether a block at the device is advanced when no data is transferred depends on the type of device.

When command chaining takes place, the subchannel is in the subchannel-and-device-active state from the time the first I/O operation is initiated at the device until the device presents channel-end status for the last I/O operation of the chain. The subchannel remains in the device-active state until the device presents the device-end status for the last I/O operation of the chain.

Any unusual conditions cause command chaining to be suppressed and a primary interruption condition to be generated. The unusual conditions can be detected by either the channel subsystem or the device, and the device can provide the indications with channel end, control-unit end, or device end. When the channel subsystem is aware of the unusual condition by the time the channel-end status for the operation is accepted, the chain is ended as if the operation during which the condition occurred were the last operation of the chain. The device-end status is recognized as a secondary interruption condition whether presented together with the channel-end status or separately. If the device presents unit check or unit exception together with either control-unit end or device end as status, the channel subsystem to recognize the primary interruption condition, then the subchannel-and-device-active state of the subchannel is terminated, and the device
subchannel is made status-pending with primary, secondary, and alert status. Intermediate status may also be indicated if an intermediate interruption condition previously existed at the subchannel for the initial-status-interruption condition or the PCI condition and that condition still remains pending at the subchannel. The channel-end status which was presented to the channel subsystem previously when command chaining was signaled is not made available to the program.

CHANNEL-PATH-RESET FUNCTION

Subsequent to the execution of RESET CHANNEL PATH, the channel-path-reset function is performed. Performance of the function consists in: (1) issuing the reset signal on the designated channel path and (2) causing a channel report to be made pending, indicating completion of the channel-path-reset function.

CHANNEL-PATH-RESET-FUNCTION SIGNALING

The channel subsystem issues the reset signal on the designated channel path. As part of this operation, the following actions are taken:

1. All internal indications associated with control-unit busy, device busy, and allegiance conditions for the designated channel path are reset. These indications are reset at all subchannels that have access to the designated channel path. The reset function has no other effect on subchannels, including those having I/O operations in progress.

2. If the channel path fails to respond properly to the reset signal (see the discussion of the reset signal in the section "I/O-System Reset" in Chapter 17, "I/O Support Functions," for a detailed description) or, because of a malfunction, the reset signal could not be issued, the channel path is made physically available at each applicable subchannel.

3. If an I/O operation is in progress at the device and the device is actively communicating on the channel path in the execution of that I/O operation when the reset signal is received on that channel path, the I/O operation is reset, and the control unit and device immediately terminate current communication with the channel subsystem. (To avoid possible misinterpretation of unsolicited device-end status, programming measures can be taken as described in programming note 2 below.)

4. If an I/O operation is in progress in multipath mode at the device and the device is not currently communicating over the channel path in execution of that I/O operation when the reset signal is received, then the I/O operation may or may not be reset depending on whether another channel path is available for selection in the same multipath group for the device. If there is at least one other channel path in the multipath group for the device that is available for selection, the I/O operation is not reset. However, the channel path on which the system reset is received is removed from the current set of channel paths that form the multipath group. If the channel path on which the reset signal is received is either the only channel path of a multipath group or the device is operating in single-path mode, the I/O operation is reset.

5. The channel-path-reset function causes I/O operations to be terminated at the device as described above; however, I/O operations are never terminated at the subchannel by the channel-path-reset function.

If an I/O operation is in progress at the subchannel and the channel path designated for the performance of the channel-path-reset function is being used for that I/O operation, the subchannel may or may not accurately reflect the progress of the I/O operation up to that instant. The subchannel remains in the state that exists at the time the channel-path-reset function is performed until the state is changed because of some action taken by the program or by the device.

CHANNEL-PATH-RESET FUNCTION-COMPLETION SIGNALING

After the reset signal has been issued and an attempt has been made to issue the reset signal, or after it has been determined that the reset signal cannot be issued, the channel-path-reset function is completed. (See the section "Reset Signal" in Chapter 17, "I/O Support Functions.")

As a result of the channel-path-reset function being performed, a channel report is made pending (see the section "Channel-Subsystem Recovery" in Chapter 17, "I/O Support Functions") to report
the results. If the channel path responds properly to the system-reset signal, the channel report indicates that the channel path has been initialized and is physically available for use. If the reset signal was issued but either the channel path failed to respond properly or the channel path was already not physically available at each subchannel having access to the channel path, the channel report indicates that the channel path has been initialized but is not physically available for use. If, because of a malfunction or because the designated channel path is not in the configuration, the reset signal could not be issued, the channel report indicates that the channel path has not been initialized and is not physically available for use.

**Programming Notes**

1. **If an I/O operation is in progress in multipath mode, when the channel-path-reset function is performed on a channel path of the multipath group, it is possible for the I/O operation to be continued on a remaining channel path of the group.**

2. **When the performance of the channel-path-reset function causes the I/O operation at the device to be reset, unsolicited device-end status presented by the device, if any, may be erroneously interpreted by the channel subsystem to be chaining status and thus cause the channel subsystem to continue the chain of commands. If this situation occurs, the device-end status is not made available to the program and the device is selected again by the channel subsystem; however, the device may interpret the initiation sequence as the beginning of a new channel program instead of command chaining. This possibility can be avoided by executing CLEAR SUBCHANNEL or HALT SUBCHANNEL, designating the affected subchannels, prior to executing RESET CHANNEL PATH.**

3. **Execution of the channel-path-reset function may, on some models, cause overruns to occur on other channel paths.**

4. **Even though reset is signaled on the designated channel path, allegiances to that channel path by one or more devices may not have been reset because of a malfunction at a control unit or a malfunction at the physical channel path to the control unit.**
When an I/O operation or sequence of I/O operations initiated by START SUBCHANNEL is ended, the channel subsystem and the device generate status conditions. The generation of these conditions can be brought to the attention of the program by means of a machine-check interruption. See the section "Channel-Subsystem Recovery" in Chapter 17, "I/O Support Functions," for details.) The status conditions, as well as an address and a count indicating the extent of the operation sequence, are presented to the program in the form of

<table>
<thead>
<tr>
<th>Section Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Interruption Conditions</td>
<td>16-2</td>
</tr>
<tr>
<td>Intermediate Interruption Condition</td>
<td>16-3</td>
</tr>
<tr>
<td>Primary Interruption Condition</td>
<td>16-4</td>
</tr>
<tr>
<td>Secondary Interruption Condition</td>
<td>16-4</td>
</tr>
<tr>
<td>Alert Interruption Condition</td>
<td>16-4</td>
</tr>
<tr>
<td>Priority of Interruptions</td>
<td>16-4</td>
</tr>
<tr>
<td>Interruption Action</td>
<td>16-5</td>
</tr>
<tr>
<td>Interruption-Response Block (IRB)</td>
<td>16-6</td>
</tr>
<tr>
<td>Subchannel-Status Word</td>
<td>16-7</td>
</tr>
<tr>
<td>Subchannel Key</td>
<td>16-8</td>
</tr>
<tr>
<td>Suspend Control (S)</td>
<td>16-8</td>
</tr>
<tr>
<td>Deferred Condition Code (CC)</td>
<td>16-8</td>
</tr>
<tr>
<td>Format (F)</td>
<td>16-10</td>
</tr>
<tr>
<td>Initial-Status-Interuption Control (I)</td>
<td>16-11</td>
</tr>
<tr>
<td>Address-Limit-Checking Control (A)</td>
<td>16-11</td>
</tr>
<tr>
<td>Suppress-Suspended Interruption (U)</td>
<td>16-11</td>
</tr>
<tr>
<td>Subchannel-Control Field</td>
<td>16-11</td>
</tr>
<tr>
<td>Zero Condition Code (Z)</td>
<td>16-11</td>
</tr>
<tr>
<td>Extended Control (E)</td>
<td>16-11</td>
</tr>
<tr>
<td>Path Not Operational (N)</td>
<td>16-12</td>
</tr>
<tr>
<td>Function Control (FC)</td>
<td>16-12</td>
</tr>
<tr>
<td>Activity Control (AC)</td>
<td>16-13</td>
</tr>
<tr>
<td>Status Control (SC)</td>
<td>16-16</td>
</tr>
<tr>
<td>CCW-Address Field</td>
<td>16-18</td>
</tr>
<tr>
<td>Device-Status Field</td>
<td>16-23</td>
</tr>
<tr>
<td>Attention</td>
<td>16-23</td>
</tr>
<tr>
<td>Status Modifier</td>
<td>16-23</td>
</tr>
<tr>
<td>Control-Unit End</td>
<td>16-24</td>
</tr>
<tr>
<td>Busy</td>
<td>16-25</td>
</tr>
<tr>
<td>Channel End</td>
<td>16-25</td>
</tr>
<tr>
<td>Device End</td>
<td>16-26</td>
</tr>
<tr>
<td>Unit Check</td>
<td>16-26</td>
</tr>
<tr>
<td>Unit Exception</td>
<td>16-27</td>
</tr>
<tr>
<td>Subchannel-Status Field</td>
<td>16-28</td>
</tr>
<tr>
<td>Program-Controlled Interruption</td>
<td>16-28</td>
</tr>
<tr>
<td>Incorrect Length</td>
<td>16-28</td>
</tr>
<tr>
<td>Program Check</td>
<td>16-28</td>
</tr>
<tr>
<td>Protection Check</td>
<td>16-30</td>
</tr>
<tr>
<td>Channel-Data Check</td>
<td>16-30</td>
</tr>
<tr>
<td>Channel-Control Check</td>
<td>16-31</td>
</tr>
<tr>
<td>Interface-Control Check</td>
<td>16-32</td>
</tr>
<tr>
<td>Chaining Check</td>
<td>16-32</td>
</tr>
<tr>
<td>Count Field</td>
<td>16-33</td>
</tr>
<tr>
<td>Extended-Status Word</td>
<td>16-34</td>
</tr>
<tr>
<td>Extended-Status Format 0</td>
<td>16-36</td>
</tr>
<tr>
<td>Subchannel Logout</td>
<td>16-36</td>
</tr>
<tr>
<td>Extended-Report Word</td>
<td>16-41</td>
</tr>
<tr>
<td>Failing-Storage Address</td>
<td>16-41</td>
</tr>
<tr>
<td>Extended-Status Format 1</td>
<td>16-41</td>
</tr>
<tr>
<td>Extended-Status Format 2</td>
<td>16-41</td>
</tr>
<tr>
<td>Extended-Status Format 3</td>
<td>16-42</td>
</tr>
<tr>
<td>Extended-Control Word</td>
<td>16-44</td>
</tr>
</tbody>
</table>

Chapter 16. I/O Interruptions 16-1
a subchannel-status word (SCSW). The SCSW is stored in an interruption-response block (IRB) during the execution of TEST SUBCHANNEL.

Normally an I/O operation is in execution until the device signals primary interruption status. Primary interruption status can be signaled during initiation of an I/O operation, or later. An I/O operation can be terminated by the channel subsystem performing a clear or halt function when it detects an equipment malfunction, a program check, a chaining check, a protection condition, an incorrect-length condition, or by performing a clear, halt, or channel-path-reset function as a result of the program executing CLEAR SUBCHANNEL, HALT SUBCHANNEL, or RESET CHANNEL PATH, respectively.

I/O interruptions provide a means for the CPU to change its state in response to conditions that occur at I/O devices or subchannels. These conditions can be caused by the program, by the channel subsystem, or by an external event at the device.

INTERRUPTION CONDITIONS

The conditions causing requests for I/O interruptions to be initiated are called I/O-interruption conditions. When an interruption condition is recognized by the channel subsystem, it is indicated at the appropriate subchannel. The subchannel is then said to be status-pending. The subchannel becoming status-pending causes the channel subsystem to generate an I/O-interruption request. An I/O-interruption request can be brought to the attention of the program only once.

An I/O-interruption request remains pending until it is accepted by a CPU in the configuration, is withdrawn by the channel subsystem, or is cleared by TEST PENDING INTERRUPTION, TEST SUBCHANNEL, CLEAR SUBCHANNEL, or subsystem reset. When a CPU accepts an interruption request and stores the associated interruption code, the interruption request is cleared. Alternatively, an I/O-interruption request can be cleared by TEST PENDING INTERRUPTION. In either case, the subchannel remains status-pending until the associated interruption condition is cleared when TEST SUBCHANNEL is executed or the subchannel is reset.

An I/O-interruption condition is normally cleared by TEST SUBCHANNEL or TEST SUB_CHANNEL if TEST SUB_CHANNEL is executed. Designating a subchannel that has an I/O-interruption request pending, both the interruption request and the interruption condition at the subchannel are cleared. The interruption request and the interruption condition can also be cleared by CLEAR SUBCHANNEL.

A device-end status condition generated by the I/O device and presented following the conclusion of the last I/O operation of a start function is reset at the subchannel by the channel subsystem without generating an I/O-interruption condition or I/O-interruption request if the subchannel is currently status-pending and if the status contains device end either alone or accompanied by control-unit end. If any other status bits accompany the device-end status bit, then the channel subsystem generates an I/O-interruption request with deferred condition code 1 indicated.

When an I/O operation is terminated because of an unusual condition detected by the channel subsystem during the command initiation sequence, status describing the interruption condition is placed at the subchannel, causing it to become status-pending. If the unusual condition is detected by the device, the device-status field of the associated SCSW identifies the condition.

When command chaining takes place, the generation of status by the device does not cause an interruption, and the status is not made available to the program.

When the channel subsystem detects any of the following interruption conditions, it initiates a request for an I/O interruption without necessarily communicating with, or having received the status byte from, the device:

- A programming error associated with the contents of the ORB passed to the subchannel by the previous execution of START SUBCHANNEL
- A valid suspend flag in the first CCW fetched that initiates channel-program execution for either START SUBCHANNEL or RESUME SUBCHANNEL, and suppress suspended interruption not specified in the ORB
- A programming error associated with the first CCW or first IDAW

These interruption conditions from the subchannel, except for the suspended condition, can be accompanied by other subchannel-status indications, but the device-status indications are all stored as zeros.

The channel subsystem issues the clear signal to the device when status containing unit check is presented to a subchannel that is disabled or when the device is not associated with any subchannel. However, if the presented
A status does not contain unit check, the status is accepted by the channel subsystem and discarded without causing the subchannel to become status-pending.

An interruption condition caused by the device may be accompanied by multiple device-status conditions. Further, more than one interruption condition associated with the same device can be accepted by the channel subsystem without an intervening I/O interruption. As an example, when the channel-end condition is not cleared at the device by the time device end is generated, both conditions may be cleared at the device concurrently and indicated in the SCSW together. Alternatively, channel-end status may have been previously accepted at the subchannel, and an I/O interruption may have occurred; however, the associated status-pending condition may not have been cleared by TEST SUBCHANNEL by the time device-end status was accepted at the subchannel. In this situation, the device-end status may be merged with the channel-end status without causing an additional I/O interruption. Whether an interruption condition may be merged at the subchannel with other existing interruption conditions depends upon whether the interruption condition is unsolicited or solicited.

Unsolicited Interruption Condition: An unsolicited interruption condition is any interruption condition which is unrelated to the performance of a clear, halt, resume, or start function. An unsolicited interruption condition is identified at the subchannel as alert status. An unsolicited interruption condition can be generated only when the subchannel is not device-active.

The subchannel and device status associated with an unsolicited interruption condition is never merged with that of any currently existing interruption condition. If the subchannel is currently status-pending, the unsolicited interruption condition is held in abeyance in either the channel subsystem or the device, as appropriate, until the status-pending condition has been cleared.

Solicited Interruption Condition: A solicited interruption condition is any interruption condition generated as a direct consequence of performing or attempting to perform a clear, halt, resume, or start function. Solicited interruption conditions include any interruption condition generated while the subchannel is either subchannel-and-device-active or device-active. The subchannel and device status associated with a solicited interruption condition may be merged at the subchannel with that of another currently existing solicited interruption condition. The figure "Interruption Condition for Status-Control-Bit Combinations" describes the interruption condition that results from any combination of bits in the status-control field of the SCSW.

<table>
<thead>
<tr>
<th>Status-Control Field</th>
<th>Status-Control-Bit Combinations</th>
</tr>
</thead>
<tbody>
<tr>
<td>Alert</td>
<td>1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>Primary</td>
<td>0 1 1 1 1 0 0 0 1 1 1 1 0 0 0 0</td>
</tr>
<tr>
<td>Secondary</td>
<td>0 0 1 1 1 0 0 1 1 0 1 1 0 1 1 0</td>
</tr>
<tr>
<td>Intermediate</td>
<td>0 0 0 1 1 0 1 1 0 0 1 1 0 1 1 0</td>
</tr>
<tr>
<td>Status-pending</td>
<td>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</td>
</tr>
</tbody>
</table>

Resulting interruption condition: E S S S S S S S S S S S S S S

Explanation:

- Combination does not occur.

0 Indicates the bit stored as zero.

1 Indicates the bit stored as one.

E Unsolicited or solicited interruption condition.

S Solicited interruption condition.

Interruption Condition for Status-Control-Bit Combinations
INTERMEDIATE INTERRUPTION CONDITION

An intermediate interruption condition is a solicited interruption condition that indicates the occurrence of an event for which the program previously requested notification. An intermediate interruption condition is described by solicited subchannel status, the Z bit, the subchannel-suspended condition, or any combination of the three. An intermediate interruption condition can occur only after it has been requested by the program through the use of flags in the ORB or a CCW. Depending on the state of the subchannel, execution or suspension of the I/O operation continues, unaffected by the setting of the intermediate-status bit.

An intermediate interruption condition can be indicated only together with one of the following indications:

1. Subchannel-active
2. Status-pending with primary status alone
3. Status-pending with primary status together with alert status or secondary status or both
4. Suspended

If only the intermediate-status bit and the status-pending bit of the status-control field are ones during the execution of TEST SUBCHANNEL, the device-status field is zero.

PRIMARY INTERRUPTION CONDITION

A primary interruption condition is a solicited interruption condition that indicates the performance of the start function is completed at the subchannel. A primary interruption condition is described by the SCSW stored as a result of executing TEST SUBCHANNEL while the subchannel is status-pending with primary status. Once the primary interruption condition is indicated at the subchannel, the channel subsystem has no longer actively participating in the I/O operation by transferring commands or data. When a subchannel is status-pending with a primary interruption condition, execution of any of the following instructions results in the setting of a nonzero condition code: HALT SUBCHANNEL, MODIFY SUBCHANNEL, RESUME SUBCHANNEL, and START SUBCHANNEL. Once the primary interruption condition is cleared by executing TEST SUBCHANNEL, the subchannel accepts the START SUBCHANNEL instruction. (See the section "START SUBCHANNEL" in Chapter 14, "I/O Instructions.")

SECONDARY INTERRUPTION CONDITION

A secondary interruption condition is a solicited interruption condition that normally indicates the completion of an I/O operation at the device. A secondary interruption condition is also generated by the channel subsystem if the start function is terminated because a solicited alert interruption condition is recognized prior to initiating the first I/O operation at the device. A secondary interruption condition is described by the SCSW stored as a result of executing TEST SUBCHANNEL while the subchannel is status-pending with secondary status. Once the channel subsystem has accepted status from the device that causes a secondary interruption condition to be recognized, the start function is completed at the device.

ALERT INTERRUPTION CONDITION

An alert interruption condition is either a solicited interruption condition that indicates the occurrence of an unusual condition in a halt, resume, or start function or an unsolicited interruption condition that describes a condition unrelated to the performance of a halt, resume, or start function. An alert interruption condition is described by the SCSW stored as a result of executing TEST SUBCHANNEL while the subchannel is status-pending with alert status. An alert interruption condition may be generated by either the channel subsystem or the device. Nonzero alert status is always brought to the attention of the program. Whenever the subchannel is idle and zero status is presented by the device, the status is discarded.

PRIORITY OF INTERRUPTIONS

All requests for an I/O interruption are asynchronous to any activity in any CPU, and interruption requests associated with more than one subchannel can exist at the same time. The priority of interruptions is controlled by two types of mechanisms -- one establishes within the channel subsystem the priority among interruption requests from subchannels associated with the same I/O-interruption subclass, and another establishes within a given CPU the priority among requests from subchannels of different I/O-interruption subclasses. The channel subsystem requests an I/O interruption only after it has
established priority among requests from subchannels. The conditions responsible for the requests are preserved at the subchannels until cleared by a CPU executing TEST SUBCHANNEL or CLEAR SUBCHANNEL or until I/O-system reset is performed.

The assignment of priority among requests for interruption from subchannels of the same I/O-interruption subclass is in the order that the need for interruption is recognized by the channel subsystem. The order of recognition by the channel subsystem is a function of the type of interruption condition and the type of channel path. For the type of channel path used by the channel subsystem, the order depends on the electrical position of the device on the channel path to which it is attached. A device's electrical position on the I/O interface is not related to its device address.

The assignment of priority among requests for interruption from subchannels of different I/O-interruption subclasses is made by the CPU according to the numerical value of the I/O-interruption subclass codes (with zero having highest priority), in conjunction with the I/O-interruption subclass mask in control register 6 of the CPU. The numerical value of the I/O-interruption subclass code is directly related to the bit position in the I/O-interruption subclass mask in control register 6 of the CPU. If in any CPU an I/O-interruption subclass-mask bit is zero, then all subchannels having an I/O-interruption subclass code numerically equal to the associated position in the mask register are said to be masked off in the respective CPU. Therefore, a CPU accepts the highest-priority I/O-interruption request from a subchannel which has the lowest-numbered I/O-interruption subclass code that is not masked off by a corresponding bit in control register 6 of that CPU. When the highest-priority interruption request is accepted by a CPU, it is cleared so that the interruption request is not accepted by any other CPU in the configuration.

The priority of interruption handling can be modified by execution of either TEST SUBCHANNEL or CLEAR SUBCHANNEL. When either of these instructions is executed and the designated subchannel has an interruption request pending, that interruption request is cleared, without regard to any previous established priority. The relative priority of the remaining interruption requests is unchanged.

**Programming Notes**

1. The I/O-interruption subclass mask is in control register 6, which has the following format:

<table>
<thead>
<tr>
<th>ISC Mask</th>
<th>Reserved</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 8 31</td>
<td></td>
</tr>
</tbody>
</table>

2. Control register 6 is set to all zeros during initial CPU reset.

**INTERRUPTION ACTION**

An I/O interruption can occur only when the I/O-interruption subclass-mask bit associated with the subchannel is one and the CPU is enabled for I/O interruptions. The interruption occurs at the completion of a unit of operation (see the section "Point of Interruption" in Chapter 5, "Program Execution"). If the channel subsystem established the priority among requests for interruption from subchannels while the CPU was disabled for I/O interruptions, the interruption occurs immediately after completion of the instruction enabling the CPU and before the next instruction is executed, provided that the I/O-interruption subclass-mask bit associated with the subchannel is one. Alternatively, if the channel subsystem has established the priority among requests for interruption from subchannels while the I/O-interruption subclass-mask bit is zero for each subchannel which is status-pending, the interruption occurs immediately after completion of the instruction which sets at least one of the I/O-interruption subclass-mask bits to one, provided that the CPU is also enabled for I/O interruptions. This interruption is associated with the highest-priority I/O-interruption request, as established by the CPU.

If the channel subsystem has not established the priority among requests for interruption from the subchannels by the time the interruption is allowed, the interruption does not necessarily occur immediately after completion of the instruction enabling the CPU. A delay can occur regardless of how long the interruption condition has existed at the subchannel.

The interruption causes the current PSW to be stored as the old PSW at real location 56 and causes the I/O-interruption code associated with the interruption to be stored at real locations 184-191 of the CPU allowing the interruption. Subsequently, a new PSW is loaded from real location 120, and processing resumes in the CPU state.
indicated by that PSW. The subchannel causing the interruption is identified by the interruption code. The I/O-interruption code has the following format when it is stored:

<table>
<thead>
<tr>
<th>Hex.</th>
<th>Dec.</th>
</tr>
</thead>
<tbody>
<tr>
<td>B8 184</td>
<td>Subsystem-Identification Word</td>
</tr>
<tr>
<td>BC 188</td>
<td>Interruption Parameter</td>
</tr>
<tr>
<td>0 31</td>
<td></td>
</tr>
</tbody>
</table>

While a CPU is accepting an interruption request, no other CPU can accept an interruption request from a subchannel of the same I/O-interruption subclass. However, other CPUs may accept a pending interruption request from a subchannel of a different I/O-interruption subclass. After the interruption has occurred, other CPUs can accept a pending interruption request from a subchannel of the same I/O-interruption subclass, if any remain.

Programming Note

The I/O-interruption subclass code for all subchannels is set to zero by I/O-system reset. It may be set to any of the values 0-7 by executing MODIFY SUBCHANNEL. (The operation of the instruction is described in the section "MODIFY SUBCHANNEL" in Chapter 14, "I/O Instructions").

INTERRUPTION-RESPONSE BLOCK (IRB)

The interruption-response block (IRB) is the operand of TEST SUBCHANNEL. The two rightmost bits of the IRB address are zeros, designating the IRB on a word boundary. The IRB contains three major fields: the subchannel-status word, the extended-status word, and the extended-control word. The format of the IRB is as follows:

<table>
<thead>
<tr>
<th>Word</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Subchannel-Status Word</td>
</tr>
<tr>
<td>2</td>
<td>Extended-Status Word</td>
</tr>
<tr>
<td>8</td>
<td>Extended-Control Word</td>
</tr>
</tbody>
</table>

The length of the subchannel-status and extended-status words is 12 bytes and 20 bytes, respectively. The length of the extended-control word is 32 bytes. When the extended-control bit (bit 14, word 0) of the SCSW is zero, words 8-15 of the interruption-response block may or may not be stored.

SUBCHANNEL-STATUS WORD

The subchannel-status word (SCSW) provides to the program indications describing the status of a subchannel and its associated device. If performance of a halt, resume, or start function has occurred, the SCSW may describe the conditions under which the operation was concluded.

The SCSW is stored when TEST SUBCHANNEL is executed and the designated subchannel is operational. The SCSW is placed in words 0-2 of the IRB that is designated as the TEST SUBCHANNEL operand. When STORE SUBCHANNEL is executed, the SCSW is stored in words 7-9 of the subchannel-information block (described in the section "Subchannel-Information Block" in Chapter 15, "Basic I/O Functions"). The format of the SCSW is as follows:
Word 0

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-3</td>
<td>Subchannel key</td>
<td>Key</td>
<td>Access key used during the associated start function.</td>
</tr>
<tr>
<td>4</td>
<td>Suspend control (S)</td>
<td>S</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>ESW format (L)</td>
<td>L</td>
<td></td>
</tr>
<tr>
<td>6-7</td>
<td>Deferred condition code (CC)</td>
<td>CC</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>Format (F)</td>
<td>F</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>Prefetch (P)</td>
<td>P</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>Initial-status interruption control (I)</td>
<td>I</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>Address-limit-checking control (A)</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>Suppress-suspended interruption (U)</td>
<td>U</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>Zero condition code (Z)</td>
<td>Z</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>Extended control (E)</td>
<td>E</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>Path not operational (N)</td>
<td>N</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>Reserved (0)</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>17-19</td>
<td>Function control (FC)</td>
<td>FC</td>
<td></td>
</tr>
<tr>
<td>20-26</td>
<td>Activity control (AC)</td>
<td>AC</td>
<td></td>
</tr>
<tr>
<td>27-31</td>
<td>Status control (SC)</td>
<td>SC</td>
<td></td>
</tr>
</tbody>
</table>

Word 1

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-31</td>
<td>CCW address</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Word 2

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-7</td>
<td>Device status</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8-15</td>
<td>Subchannel status (Sch Status)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16-31</td>
<td>Count</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

SCSW Format

The contents of the subchannel-status word (SCSW) depend on the state of the subchannel when the SCSW is stored. Depending on the state of the subchannel and the device, the specific fields of the SCSW may contain (1) information pertaining to the last operation, (2) information unrelated to the execution of an operation, (3) zeros, or (4) a value of no meaning. The following descriptions indicate when an SCSW field contains meaningful information.

Subchannel Key

When the start-function bit (bit 17 of word 0) is one, bits 0-3 of word 0 contain the access key used during performance of the associated start function. These bits are identical with the key specified in the ORB (bits 0-3 of word 1). The subchannel key is mean-

Chapter 16. I/O Intermittent 16-7
When the start-function bit (bit 17 of word 0) is one, bit 4 of word 0, when one, indicates that the suspend function can be initiated at the subchannel. Bit 4 is meaningful only when bit 17 is one. If bit 17 is one and bit 4 is one, channel-program execution can be suspended if the channel subsystem recognizes a valid S flag which is set to one in a CCW. If bit 4 is zero, channel-program execution cannot be suspended, and if an S flag set to one in a CCW is recognized, a program-check condition is recognized.

**Suspend Control (S)**

When the start-function bit (bit 17 of word 0) is one, bit 4 of word 0, when one, indicates that the suspend function can be initiated at the subchannel. Bit 4 is meaningful only when bit 17 is one. If bit 17 is one and bit 4 is one, channel-program execution can be suspended if the channel subsystem recognizes a valid S flag which is set to one in a CCW. If bit 4 is zero, channel-program execution cannot be suspended, and if an S flag set to one in a CCW is recognized, a program-check condition is recognized.

**Extended-Status-Word Format (L)**

When the status-pending bit (bit 31 of word 0) is one, bit 5 of word 0, when one, indicates that a format-0 ESW has been stored. A format-0 ESW is stored when an interruption condition containing one of the following indications is cleared by TEST SUBCHANNEL:

- Channel-data check
- Channel-control check
- Interface-control check
- Measurement-block-program check
- Measurement-block-data check
- Measurement-block-protection check

The extended-status-word-format bit is meaningful whenever the subchannel is status-pending. The extended-status information that is used to form a format-0 ESW is cleared at the subchannel by TEST SUBCHANNEL or CLEAR SUBCHANNEL.

**Deferred Condition Code (CC)**

When the start-function bit (bit 17 of word 0) is one and the status-pending bit (bit 31 of word 0) is also one, bits 6-7 of word 0 indicate the general reason that the subchannel was status-pending when TEST SUBCHANNEL or STORE SUBCHANNEL was executed. The deferred condition code is meaningful when the subchannel is status-pending with any combination of status and only when the start-function bit of the function-control field in the SCSW is one. The meaning of the deferred condition code for each value when the subchannel is status-pending is given in the figure "Deferred-Condition-Code Meaning for Status-Pending Subchannel."

The deferred condition code, if not zero, is used to indicate whether conditions have been encountered that preclude the subchannel becoming subchannel-and-device-active while the subchannel is either start-pending or suspended.

**Deferred Condition Code 0:** A normal I/O interruption has taken place.

**Deferred Condition Code 1:** Status is present in the SCSW that was presented by the associated device or generated by the channel subsystem subsequent to the setting of condition code 0 for START SUBCHANNEL or RESUME SUBCHANNEL. If only the alert-status bit and the status-pending bit of the status-control field of the SCSW are ones, the status present is not related to the execution of a channel program. If the intermediate-status bit, the primary-status bit, or both are ones, then the status present is related to the execution of the channel program specified by the most recently executed START SUBCHANNEL instruction or implied by the most recently executed RESUME SUBCHANNEL instruction. (See the section "Immediate Conclusion of I/O Operations" in Chapter 15, "Basic I/O Functions.") If the secondary-status bit is one and the primary-status bit is zero, the status present is related to the execution of the channel program specified by the START SUBCHANNEL instruction or implied by the RESUME SUBCHANNEL instruction that preceded the most recently executed START SUBCHANNEL instruction.

**Deferred Condition Code 2:** This code does not occur and is reserved for future use.

**Deferred Condition Code 3:** An attempted device selection has occurred, and the device appeared not operational on all of the channel paths that were available for selection of the device.

A device appears not operational when it does not respond to a selection attempt by the channel subsystem. This occurs when the control unit is not provided in the system, when power is off in the control unit, or when the control unit has been logically switched off the channel path. The not-operational state is also indicated when the control unit is provided and is capable of attaching the device, but the device has not been installed and the control unit is not designed to recognize the device being selected as one of its attached devices. (See also the section "I/O Addressing" in Chapter 13, "I/O Overview.")

A deferred condition code 3 also can be set by the channel subsystem if no channel paths to the device are available for selection. (See the figure "Deferred-Condition-Code Meaning for Status-Pending Subchannel.")

16-8 370-XA Principles of Operation
Programming Notes

1. If, during performance of a start function, the I/O device being selected is not installed or has been logically removed from the control unit, but the associated control unit is operational and the control unit recognizes the I/O device being selected as one of its I/O devices (for example, access mechanism 7 on the IBM 3830 Storage Control that has only access mechanisms 0-3 installed), the control unit, depending upon the model, either fails to recognize the address of the I/O device or considers the I/O device to be not ready. In the former case, a path-not-operational condition is recognized, subject to the setting of the path-operational mask. (See the discussion of path-operational mask in the section "Subchannel-Information Block" in Chapter 15, "Basic I/O Functions.") In the latter case, the not-ready condition is indicated when the control unit responds to the selection and indicates unit check whenever the not-ready state precludes successful initiation of the operation at the I/O device. In this case, unit-check status is indicated in the SCSW, the subchannel becomes status-pending with primary, secondary, and alert status, and with deferred condition code 1 indicated. (See the section "Unit Check" in this chapter.) Refer to the System Library publication for the control unit to determine how the condition is indicated.

2. The deferred condition code is 1 and the status-control field contains the status-pending and intermediate-status bits or the status-pending, intermediate-status, and alert-status bits as ones when HALT SUBCHANNEL has been executed and the designated subchannel is suspended and status-pending with intermediate status. If the alert-status bit is one, then subchannel-logout information was generated as a result of attempting to issue the halt signal to the device.
Status Bit 6 Bit 7 Control

<table>
<thead>
<tr>
<th>Bit 6</th>
<th>Bit 7</th>
<th>Status Control</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>A I P S X</td>
<td>Normal I/O interruption</td>
</tr>
<tr>
<td></td>
<td></td>
<td>A I P - X</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>A - P S X</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>- I P S X</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>- I P - X</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>- - P S X</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>- - P - X</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>A I P S X</td>
<td>Either an immediate operation, with chaining not specified, has ended normally, or the setting of some status condition precluded the initiation or resumption of a requested I/O operation at the device.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>A I P - X</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>A - P S X</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>- I P S X</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>- I P - X</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>- - P S X</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>- - P - X</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>- - I P S X</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>- - S X X X</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>- - P S X</td>
<td>The device is not operational on any available path or, if a dedicated-allegiance condition exists, the device is not operational on the path to which dedicated allegiance is owed.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- I P S X</td>
<td></td>
</tr>
</tbody>
</table>

Explanation:

- Bit is zero.
- The allowed combinations of status-control-bit settings when the start-function bit is one in the function-control field.
- The condition is encountered after the execution of HALT SUBCHANNEL when the subchannel is currently suspended.
- The condition is encountered after the execution of HALT SUBCHANNEL when the subchannel is currently start-pending.
- A Alert status.
- I Intermediate status.
- P Primary status.
- S Secondary status.
- X Status-pending.

Deferred-Condition-Code Meaning for Status-Pending Subchannel

Format (F)

When the start-function bit (bit 17 of word 0) is one, bit 8 of word 0 indicates the format of the CCWs associated with an I/O operation. The format bit is meaningful only when bit 17 is one. If bit 8 of word 0 is zero, format-0 CCWs are indicated. If it is one, format-1 CCWs are indicated. (See the section "Channel-Command Word" in Chapter 15, "Basic I/O Functions" for the description of the two CCW formats.)

Prefetch (P)

When the start-function bit (bit 17 of word 0) is one, bit 9 of word 0 indicates whether or not unlimited prefetching of CCWs is allowed. The prefetch bit is meaningful only when bit 17 is one. If bit 9 is zero, prefetching of one CCW describing a data area is allowed during output-data-chaining operations and is not allowed during any other operations. If bit 9 is one, unlimited prefetching of CCWs is allowed.
Initial-Status- Interruption Control (I)

When the start-function bit (bit 17 of word 0) is one, bit 10 of word 0, when one, indicates that the channel subsystem is to generate an intermediate interruption condition if the subchannel becomes subchannel-active (see the description of bit 10, word 0, in the section "Operation-Request Block" in Chapter 15, "Basic I/O Functions"). Bit 10 of word 0, when zero, indicates that the subchannel becoming subchannel-active is not to cause an intermediate interruption condition to be generated.

The program requests the intermediate interruption condition by means of the ORB. An I/O interruption that results from that request may be due to the channel subsystem performing either a start function or a resume function. (See the description of bit 13, word 0 later in this section for details of the indication given by the channel subsystem when the intermediate interruption condition is cleared by TEST SUBCHANNEL).

Address-Limit-Checking Control (A)

When the start-function bit (bit 17 of word 0) is one, bit 11 of word 0, when one, indicates that the channel subsystem has been requested by the program to perform address-limit checking, subject to the setting of the limit mode at the subchannel (see the description of bit 11, word 1, in the section "Operation-Request Block" in Chapter 15, "Basic I/O Functions"). The address-limit-checking-control bit is meaningful only when bit 17 is one.

Suppress-Suspended Interruption (U)

When the start-function bit (bit 17 of word 0) is one, bit 12 of word 0, when one, indicates that the channel subsystem has been requested by the program to suppress the generation of an intermediate interruption condition due to suspension when the subchannel becomes suspended (see the description of bit 12, word 1, in the section "Operation-Request Block" in Chapter 15, "Basic I/O Functions"). When bit 12 is zero, the channel subsystem generates an intermediate interruption condition whenever the subchannel is suspended during execution of the associated channel program. The suppress-suspended-interruption bit is meaningful only when bit 17 is one.

SUBCHANNEL-CONTROL FIELD

The following subchannel-control-information descriptions apply to the subchannel-control field (bits 13-31 of word 0) of the SCSW.

Zero Condition Code (Z)

Bit 13 of word 0, when one, indicates that the subchannel has become subchannel-active and the channel subsystem has recognized an initial-status-interruption condition at the subchannel. The Z bit is meaningful only when the intermediate-status bit (bit 28 of word 0) and the start-function bit (bit 17 of word 0) are both ones.

If the initial-status-interruption-control bit (bit 10, word 1 of the ORB) is one when START SUBCHANNEL is executed, then the subchannel becoming subchannel-active causes the subchannel to be made status-pending with intermediate status indicating the initial-status-interruption condition. The initial-status-interruption condition remains at the subchannel until the intermediate interruption condition is cleared by the execution of TEST SUBCHANNEL or CLEAR SUBCHANNEL. If the initial-status-interruption-control bit of the ORB is zero when START SUBCHANNEL is executed, then the subchannel becoming subchannel-active does not cause an intermediate interruption condition to be generated, and the initial-status-interruption condition is not recognized.

Extended Control (E)

Bit 14 of word 0, when one, indicates that model-dependent information is stored in the extended-control word (ECW). When bit 14 is zero, the contents of words 0-7 of the ECW, if stored, are unpredictable. The E bit is meaningful whenever the subchannel is status-pending with alert status either alone or together with primary status, secondary status, or both.

Programming Note

During execution of TEST SUBCHANNEL, the storing of words 0-7 of the ECW is a model-dependent function subject to the setting of bit 14 as described above. Therefore, the program should always provide sufficient storage to accommodate the storing of a 64-byte IRB.
Path Not Operational (N)

Bit 15 of word 0, when one, indicates that the N condition has been recognized by the channel subsystem. The N condition, in turn, indicates that one or more path-not-operational conditions have been recognized. The channel subsystem recognizes a path-not-operational condition when, during an attempted device selection in order to perform a clear, halt, resume, or start function, the device associated with the subchannel appears not operational on a channel path that is operational for the subchannel. A channel path is operational for the subchannel if the associated device appeared operational on that channel path the last time the channel subsystem attempted device selection in order to perform a clear, halt, resume, or start function. A channel path is not operational for the subchannel if the associated device appeared not operational on that channel path the last time the channel subsystem attempted device selection in order to perform a clear, halt, resume, or start function. A device appears to be operational on a channel path when the device responds to an attempted device selection.

The N bit is meaningful whenever the status-control field contains one of the indications listed below, and at least one basic I/O function is also indicated at the subchannel:

- Status-pending with any combination of primary, secondary, or alert status
- Status-pending alone
- Status-pending with intermediate status when the subchannel is also suspended

The N condition is reset whenever the execution of TEST SUBCHANNEL results in the setting of condition code 0 and the N bit is meaningful as described above.

Notes

1. A path-not-operational condition does not imply a malfunctioning channel path. A malfunctioning channel path causes the generation of an error indication, such as interface-control check.

2. When a path-not-operational condition has been recognized and the subchannel subsequently becomes status-pending with only intermediate status, the path-not-operational condition continues to be recognized until the subchannel becomes status-pending with primary status or becomes suspended and is indicated by storing the path-not-operational bit as a one during the execution of TEST SUBCHANNEL. When a path-not-operational condition has been recognized and the channel-program execution subsequently becomes suspended, the path-not-operational condition does not remain pending if channel-program execution is subsequently resumed. Instead, the old indication is lost, and the path-not-operational indication, if any, pertains to the attempt by the channel subsystem to resume channel-program execution.

Function Control (FC)

The function-control field indicates the basic I/O functions that are indicated at the subchannel. This field may indicate the acceptance of as many as two functions. The function-control field is contained in bit positions 17-19 of the first word of the SCSW. The function-control field is meaningful at an installed subchannel whenever the subchannel is valid (see the discussion of the device-number-valid bit in the section "Subchannel-Information Block" in Chapter 15, "Basic I/O Functions"). The function-control field contains all zeros whenever both the activity- and status-control fields contain all zeros. The meaning of the individual bits is as follows:

Start Function (Bit 17): When one, bit 17 indicates that a start function has been requested and is either pending or in progress at the subchannel. A start function is requested by executing CLEAR SUBCHANNEL. A start function is indicated at the subchannel when condition code 0 is set during the execution of START SUBCHANNEL. The start-function indication is cleared at the subchannel when TEST SUBCHANNEL is executed and the subchannel is either status-pending alone, or status-pending with any combination of alert, primary, or secondary status. The start-function indication is also cleared at the subchannel during the execution of CLEAR SUBCHANNEL.

Halt Function (Bit 18): When one, bit 18 indicates that a halt function has been requested and is either pending or in progress at the subchannel. A halt function is requested by executing HALT SUBCHANNEL. A halt function is indicated at the subchannel when condition code 0 is set for HALT SUBCHANNEL. The halt-function indication is cleared at the subchannel when the next status-pending condition which occurs is cleared by execution of TEST SUBCHANNEL. The next status-pending condition...
depends on the state of the subchannel when HALT SUBCHANNEL is executed. If the subchannel is subchannel-active when HALT SUBCHANNEL is executed, then the next status-pending condition is status-pending with at least primary status indicated. If the subchannel is device-active when HALT SUBCHANNEL is executed, then the next status-pending condition is status-pending with at least secondary status indicated. If the subchannel is suspended and status-pending with intermediate status when HALT SUBCHANNEL is executed, then the next status-pending condition is status-pending with intermediate status.

If the subchannel is idle when HALT SUBCHANNEL is executed, then the next status-pending condition is status-pending alone. The halt-function indication is also cleared at the subchannel during the execution of CLEAR SUBCHANNEL normal operations, this function is indicated together with bit 17; that is, there is a start function either pending or in progress which is to be halted.

Clear Function (Bit 19): When one, bit 19 indicates that a clear function has been requested and is either pending or in progress at the subchannel. A clear function is requested by executing CLEAR SUBCHANNEL. A clear function is indicated at the subchannel when condition code 0 is set for CLEAR SUBCHANNEL (see the section "CLEAR SUBCHANNEL" in Chapter 14, "I/O Instructions"). The clear function indication is cleared at the subchannel when the resulting status-pending condition is cleared by TEST SUBCHANNEL.

Activity Control (AC)

The activity-control field is contained in bit positions 20-26 of the SCSW. This field indicates the current progress of a basic I/O function previously accepted at the subchannel. By using the contents of this field, the program can determine the degree of completion of the basic I/O function. The activity-control field is meaningful at an installed subchannel whenever the subchannel is valid (see the discussion of the device-number-valid bit in the section "Subchannel Information Block" in Chapter 15, "Basic I/O Instructions"). However, if an IFCC or CCC condition is detected during the performance of a basic I/O function and that function is indicated as pending, I/O operations may or may not have been executed at the device. The activity-control bits are defined as follows:

<table>
<thead>
<tr>
<th>Bit Designation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>20</td>
<td>Resume-pending</td>
</tr>
<tr>
<td>21</td>
<td>Start-pending</td>
</tr>
<tr>
<td>22</td>
<td>Halt-pending</td>
</tr>
<tr>
<td>23</td>
<td>Clear-pending</td>
</tr>
<tr>
<td>24</td>
<td>Subchannel-active</td>
</tr>
<tr>
<td>25</td>
<td>Device-active</td>
</tr>
<tr>
<td>26</td>
<td>Suspended</td>
</tr>
</tbody>
</table>

When an SCSW is stored that has the status-pending bit of the status-control field zero and all zeros in the activity-control field, the subchannel is said to be idle or in the idle state.

Note: All conditions that are represented by the bits in the function-control field and by the resume-pending, start-pending, halt-pending, clear-pending, subchannel-active, and suspended bits in the activity-control field are reset at the subchannel when TEST SUBCHANNEL is executed and the subchannel (1) is status-pending alone, (2) is status-pending with primary status, (3) is status-pending with alert status, or (4) is status-pending with intermediate status and is also suspended.

Resume-Pending (Bit 20): When one, bit 20 indicates that the subchannel is resume-pending. The channel subsystem may or may not be in the process of performing the start function. The subchannel becomes resume-pending when condition code 0 is set for RESUME SUBCHANNEL. The point at which the subchannel is no longer resume-pending is a function of the subchannel state existing when the resume-pending condition is recognized and the state of the device if channel-program execution is resumed.

If the subchannel is in the suspended state when the resume-pending condition is recognized, the CCW that caused the suspension is refetched, the setting of the suspend flag is examined, and one of the following actions is taken by the channel subsystem:

1. If the CCW suspend flag is one, the device is not selected, the subchannel is no longer resume-pending, and channel-program execution remains suspended.

2. If the CCW suspend flag is zero, the channel subsystem attempts to resume channel-program execution by performing a modified start function. The resumption of channel-program execution appears to the device as the initiation of a new channel-program execution. The resume function causes the channel subsystem to execute the path-management operation as if a new start function were being initiated, using the ORB parameters previously passed to the subchannel.
by START SUBCHANNEL with the exception that the channel-program address is the address of the CCW that previously caused suspension of channel-program execution.

The subchannel remains resume-pending when, during the performance of the start function, the channel subsystem (1) determines that it is not possible to attempt to initiate the I/O operation for the first command, (2) determines that an attempt to initiate the I/O operation for the first command does not result in the command being accepted, or (3) detects an IFCC or CCC condition and is unable to determine whether the first command has been accepted. (See the section "Start Function and Resume Function" in Chapter 15, "Basic I/O Functions.")

The subchannel is no longer resume-pending when any of the following events occurs:

- While performing the start function, the subchannel becomes subchannel-and-device-active or device-active only, or the first command is accepted with channel-end and device-end initial status and the CCW does not specify command chaining.
- CLEAR SUBCHANNEL is executed.
- TEST SUBCHANNEL clears any combination of primary, secondary, and alert status or clears the status-pending condition alone.
- TEST SUBCHANNEL clears intermediate status while the subchannel is suspended.

If the subchannel is not in the suspended state when the resume-pending condition is recognized, the CCW suspend flag of the most recently fetched CCW, if any, is examined and one of the following actions is taken by the channel subsystem:

1. If a CCW has not been fetched or the suspend flag of the most recently fetched CCW is zero, the subchannel is no longer resume-pending, and the resume function is not performed.

2. If the suspend flag of the most recently fetched CCW is one, the subchannel is no longer resume-pending, and the CCW is refetched. The subchannel proceeds with channel-program execution if the suspend flag of the refetched CCW is zero. The subchannel suspends channel-program execution if the suspend flag of the refetched CCW is one.

Some models recognize a resume-pending condition only after a CCW having a valid S flag set to one is fetched. Therefore, if a subchannel is resume-pending and, during execution of the channel program, no CCW is fetched that has a valid S flag set to one, the subchannel remains resume-pending until the primary interrupt condition is cleared by TEST SUBCHANNEL.

Start-Pending (Bit 21): When one, bit 21 indicates that the subchannel is start-pending. The channel subsystem may or may not be in the process of performing the start function. The subchannel becomes start-pending when condition code 0 is set for START SUBCHANNEL. The subchannel remains start-pending when, during the performance of the start function, the channel subsystem (1) determines that it is not possible to attempt to initiate the I/O operation for the first command, (2) determines that an attempt to initiate the I/O operation for the first command does not result in the command being accepted, or (3) detects an IFCC or CCC condition and is unable to determine whether the first command has been accepted. (See the section "Start Function and Resume Function" in Chapter 15, "Basic I/O Functions.")

The subchannel becomes no longer start-pending when any of the following occurs:

1. While performing the start function, the subchannel becomes subchannel-and-device-active or device-active only, or the first command is accepted with channel-end and device-end initial status and the CCW does not specify command chaining.

2. The subchannel becomes suspended because of a valid suspend flag in the first CCW.

3. CLEAR SUBCHANNEL is executed.

4. TEST SUBCHANNEL clears any combination of primary, secondary, and alert status or clears the status-pending condition alone.

Halt-Pending (Bit 22): When one, bit 22 indicates that the subchannel is halt-pending. The channel subsystem may or may not be in the process of performing the halt function. The subchannel becomes halt-pending when condition code 0 is set for HALT SUBCHANNEL. The subchannel remains halt-pending when, during the performance of the halt function, the channel subsystem (1) determines that it is not possible to attempt to issue the halt signal to the device, (2) determines that the
The subchannel is no longer halt-pending when any of the following occurs:

1. While performing the halt function, the channel subsystem determines that the halt signal has been issued to the device.
2. CLEAR SUBCHANNEL is executed.
3. TEST SUBCHANNEL clears any combination of primary, secondary, and alert status or clears the status-pending condition alone.
4. TEST SUBCHANNEL clears intermediate status while the subchannel is suspended.

Clear-Pending (Bit 23): When one, bit 23 indicates that the subchannel is clear-pending. The channel subsystem may or may not be in the process of performing the clear function. The subchannel becomes clear-pending when condition code 0 is set for CLEAR SUBCHANNEL. The subchannel remains clear-pending when, during performance of the clear function, the channel subsystem (1) determines that it is not possible to attempt to issue the clear signal to the device, (2) determines that the attempt to issue the clear signal to the device is not successful, or (3) detects an IFCC or CCC condition and is unable to determine whether the clear signal is issued to the device. (See the section "Clear Function" in Chapter 15, "Basic I/O Functions."")

The subchannel is no longer clear-pending when either of the following occurs:

1. While performing the clear function, the channel subsystem determines that the clear signal has been issued to the device.
2. TEST SUBCHANNEL clears the status-pending condition alone.

Subchannel-Active (Bit 24): When one, bit 24 indicates that the subchannel is subchannel-active. A subchannel is said to be subchannel-active when an I/O operation is currently in execution at the subchannel. The subchannel becomes subchannel-active when the first command is accepted for any of the following initial-status combinations and the start function or resume function is not immediately concluded at the subchannel. (See the section "Immediate Conclusion of I/O Operations" in Chapter 15, "Basic I/O Functions.""

The subchannel is no longer subchannel-active when any of the following occurs:

1. The subchannel becomes suspended.
2. The subchannel becomes status-pending with primary status.
3. CLEAR SUBCHANNEL is executed.
4. The device appears not operational during performance of a halt function.

The subchannel does not become subchannel-active during performance of the function specified by either a HALT SUBCHANNEL or a CLEAR SUBCHANNEL instruction.

Device-Active (Bit 25): When one, bit 25 indicates that the subchannel is device-active. A subchannel is said to be device-active when an I/O operation is currently in progress at the associated device. The subchannel becomes device-active when the first command is accepted for:

1. One of the combinations of initial status listed above in the section "Subchannel-Active"
2. Initial status of channel end with neither busy nor device end, and command chaining is not specified in the CCW. (See the section "Immediate Conclusion of I/O Operations" in Chapter 15, "Basic I/O Functions.""

The subchannel is no longer device-active when any of the following occurs:

1. The subchannel becomes suspended.

Chapter 16. I/O Interruptions 16-15
2. The subchannel becomes status-pending with secondary status.

3. CLEAR SUBCHANNEL is executed.

4. The device appears not operational during performance of a halt function.

If the subchannel is not start-pending or if the status accepted from the device also describes an alert condition, the subchannel becomes status-pending with secondary status. After the status has been accepted from the device, the device is capable of accepting a command for executing a new I/O operation. If the subchannel is start-pending and the status is device end or device end with control-unit end, then the channel subsystem discards the status and performs the start function for the new channel program. (See the section "Start Function and Resume Function" in Chapter 15, "Basic I/O Functions.") In this situation, the subchannel does not become status-pending with the secondary interruption condition, and the status is not made available to the program.

The subchannel does not become device-active during performance of the functions specified by either a HALT SUBCHANNEL or a CLEAR SUBCHANNEL instruction.

Suspended (Bit 26): When one, bit 26 indicates that the subchannel is suspended. A subchannel is said to be suspended when channel-program execution is currently suspended. The subchannel becomes suspended as part of the suspend function. (See the section "Suspension of Channel-Program Execution" in Chapter 15, "Basic I/O Functions.")

The subchannel is no longer suspended when any of the following occurs:

1. As part of the resume function following the execution of RESUME SUBCHANNEL when the subchannel becomes subchannel-and-device-active or device-active only, or the first command is accepted for channel-end and device-end initial status, with or without status modifier, and the CCW does not specify command chaining.

2. CLEAR SUBCHANNEL is executed.

3. TEST SUBCHANNEL clears any combination of primary, secondary, and alert status or clears the status-pending condition alone.

4. TEST SUBCHANNEL clears intermediate status while the halt function is specified.

Programming Note

When an SCSW is stored by STORE SUBCHANNEL or TEST SUBCHANNEL following CLEAR SUBCHANNEL but prior to the subchannel becoming status-pending, and the subchannel-active bit (bit 24 of word 0) is stored as 0, this does not mean that data transfer has stopped for the device. The program cannot determine whether data transfer has stopped until the subchannel becomes status-pending as a result of performing the clear function.

Status Control (SC)

The status-control field is contained in bit positions 27-31 of the first word of the SCSW. This field provides the program with a summary-level indication of the interruption condition described by either subchannel or device status, the Z bit, or, in the case of the subchannel-suspended interruption, the suspended bit (bit 26). More than one summary indication may be signaled as a result of existing conditions at the subchannel. Whenever the subchannel is enabled (see the description of bit 8, word 1, in the section "Subchannel-Information Block" in Chapter 15, "Basic I/O Functions") and at least bit 31 is one, the subchannel is said to be status-pending. Whenever the subchannel is disabled, the subchannel is not made status-pending. Bit 31 of SCSW word 0 is meaningful at an installed subchannel whenever the subchannel is valid (see the discussion of the device-number-valid bit in the section "Subchannel-Information Block" in Chapter 15, "Basic I/O Functions"); bits 27-30 are meaningful when bit 31 is one. The status-control bits are defined as follows:

Alert Status (Bit 27): When one (and when the status-pending bit is also one), bit 27 indicates an alert interruption condition exists. In such a case, the subchannel is said to be status-pending with alert status. An alert interruption condition is recognized when alert status is present at the subchannel. Alert status may be subchannel status or device status. Alert status is status generated by either the channel subsystem or the device under any of the following conditions:

- The subchannel is idle (activity-control bits 20-26 and status-control bit 31 are zeros).

- The subchannel is start-pending, and the status condition precludes initiation of the I/O operation.
• The subchannel is subchannel-and-device-active, and the status condition has suppressed command chaining or would have suppressed command chaining if chaining had been specified (see the section "Channel-Command Word" in Chapter 15, "Basic I/O Functions").

• The subchannel is subchannel-and-device-active, command chaining is not specified, execution of the channel program has just been concluded, and the status presented by the device is attempting to alter the sequential execution of commands (see the section "Status Modifier" later in this chapter).

• The subchannel is device-active only, and the status presented by the device is other than device end, control-unit end, or device end and control-unit end.

• The subchannel is suspended (bit 26 is one).

If the subchannel is start-pending when an alert interruption condition is recognized, the subchannel becomes status-pending with alert status. Deferred condition code 1 is set, the start-pending bit remains one, and execution of the pending I/O operation is not initiated.

When TEST SUBCHANNEL is executed and stores an SCSW with the alert-status bit and the status-pending bit as ones in the IRB, the alert interruption condition is cleared at the subchannel. The alert interruption condition is also cleared during execution of CLEAR SUBCHANNEL.

Whenever alert status is present at the subchannel, it is brought to the attention of the program. Examples of alert status include attention, device end (which signals a transition from the not-ready to the ready state), incorrect length, program check, and unit check.

Intermediate Status (Bit 28): When one (and when the status-pending bit is also one), bit 28 indicates an intermediate interruption condition exists. In such a case, the subchannel is said to be status-pending with intermediate status. Intermediate status can be indicated when the Z bit (of the subchannel-control field), the suspended bit (of the activity-control field), or the PCI bit (of the subchannel-status field) is one.

When the initial-status-interruption-control bit is one in the ORB, the subchannel becomes status-pending with intermediate status (the Z bit indicated) only after initial status is received for the first CCW of the channel program and the subchannel is subchannel-active. If the subchannel does not become subchannel-active, the Z condition is not generated.

When suspend control is specified and the generation of an intermediate interruption condition due to interruption is not suppressed in the ORB, then the subchannel can become status-pending with intermediate status due to suspension if a CCW becomes current that contains the suspend flag set to one. When the suspend flag is specified in the first CCW of a channel program, channel-program execution is suspended and the subchannel becomes status-pending with intermediate status (the suspended bit indicated) only after execution of the preceding CCW is complete.

When the PCI flag is specified in a CCW, the generation of an intermediate interruption condition due to PCI depends on whether the CCW is the first CCW of the channel program. When the PCI flag is specified in the first CCW of a channel program, the subchannel becomes status-pending with intermediate status (the PCI bit indicated) only after initial status is received for the first CCW of the channel program indicating the command has been accepted. When the PCI flag is specified in a CCW fetched while chaining, the subchannel becomes status-pending with intermediate status (the PCI bit indicated) only after execution of the preceding CCW is complete. If chaining occurs before an interruption condition containing PCI is cleared by TEST SUBCHANNEL, the condition is carried over to the next CCW. This carryover occurs during both data and command chaining. Also, in either case, the condition is propagated through the transfer-in-channel command.

If the subchannel is status-pending with intermediate status when HALT SUBCHANNEL is executed, the intermediate interruption condition remains at the subchannel, but the interruption request, if any, is withdrawn, and the subchannel becomes no longer status-pending. The subchannel remains no longer status-pending until performance of the halt function has ended. The subchannel then becomes status-pending with intermediate status indicated (possibly together with any combination of primary, secondary, and alert status).

When TEST SUBCHANNEL is executed and stores an SCSW with the intermediate-status bit and the status-pending bit as ones in the IRB, the intermediate interruption condition is cleared at the subchannel. The intermediate inter-
Primary Status (Bit 29): When one (and when the status-pending bit is also one), bit 29 indicates a primary interruption condition exists. In such a case, the subchannel is said to be status-pending with primary status. A primary interruption condition is a solicited interruption condition that indicates the completion of the start function at the subchannel. The primary interruption condition is described by the SCSW stored. When an I/O operation is terminated by HALT SUBCHANNEL but the halt signal is not issued to the device because the device appeared not operational, the subchannel is made status-pending with primary status (and secondary status if the subchannel-status field and the device-status field set to zero).

When TEST SUBCHANNEL is executed and stores an SCSW with the primary-status bit and the status-pending bit as ones in the IRB, the primary interruption condition is cleared at the subchannel. The primary interruption condition is also cleared at the subchannel during the execution of CLEAR SUBCHANNEL.

Secondary Status (Bit 30): When one (and when the status-pending bit is also one), a secondary interruption condition exists. In such a case, the subchannel is said to be status-pending with secondary status. A secondary interruption condition is a solicited interruption condition that normally indicates the completion of the I/O operation at the device. The secondary interruption condition is described by the SCSW stored.

When an I/O operation is terminated by HALT SUBCHANNEL but the halt signal is not issued to the device because the device appeared not operational, the subchannel is made status-pending with secondary status (and primary status if the subchannel is also subchannel-active) with zeros for subchannel and device status.

When TEST SUBCHANNEL is executed and stores an SCSW with the secondary-status bit as one in the IRB, the secondary interruption condition is cleared at the subchannel. The secondary interruption condition is also cleared at the subchannel during execution of CLEAR SUBCHANNEL.

Status-Pending (Bit 31): When one, bit 31 indicates that the subchannel is status-pending and that information describing the cause of the interruption condition is available to the program. The subchannel becomes status-pending whenever intermediate, primary, secondary, or alert status is generated. When HALT SUBCHANNEL is executed, designating a subchannel that is idle, the subchannel becomes status-pending subsequent to performance of the halt function to notify the program that the halt function has been completed. When TEST SUBCHANNEL is executed, thus storing an SCSW with the status-pending bit as one in the IRB, the status-pending condition is cleared at the subchannel. The status-pending condition is also cleared at the subchannel during the execution of CLEAR SUBCHANNEL. When CLEAR SUBCHANNEL is executed, and the designated subchannel is operational, the subchannel becomes status-pending subsequent to performance of the clear function to notify the program that the clear function has been completed.

Note: The status-pending bit, in conjunction with the remaining bits of the status-control field, indicates the type of status condition. For example, if bits 29 and 31 are ones, the subchannel is status-pending with primary status. Alternatively, if only bit 31 is one, then the subchannel is said to be status-pending or status-pending alone. If only bit 31 is one in the status-control field, the settings of all bits in the subchannel- and device-status fields are unpredictable. If bit 31 is not one, then the remaining bits of the status-control field are not meaningful.

CCW-ADDRESS FIELD

Bits 1-31 of word 1 form an absolute address. The address indicated is a function of the subchannel state when the SCSW is stored, as indicated in the figure "CCW Address as Function of Subchannel State." When the subchannel-status field indicates channel-control check, channel-data check, or interface-control check, the CCW-address field is usable for recovery purposes if the CCW-address field-validity flag in the ESW is one.

Programming Note

When a CCW address, either detected in the channel-program address (see the section "Operation-Request Block" in Chapter 15, "Basic I/O Functions") or generated during chaining, would cause the channel subsystem to fetch a CCW from a location greater than 16,777,215 while format-0 CCWs are specified for the operation, the invalid address is stored in the CCW-address field of the SCSW without truncation. If the invalid address causes the channel subsystem, while chaining, to fetch a CCW from a location greater than 2,147,483,647 while in the 31-bit addressing mode, the rightmost 31 bits of the invalid address are stored in the CCW-address field.
<table>
<thead>
<tr>
<th>Subchannel State</th>
<th>CCW Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Start-pending (UUUUO/AIPSX)³</td>
<td>Unpredictable</td>
</tr>
<tr>
<td>Start-pending and device-active (UUUUO/AIPSX)³</td>
<td>Unpredictable</td>
</tr>
<tr>
<td>Subchannel-and-device-active (UUUUO/AIPSX)³</td>
<td>Unpredictable</td>
</tr>
<tr>
<td>Device-active only (UUUUO/AIPSX)</td>
<td>Unpredictable</td>
</tr>
<tr>
<td>Suspended (YYYYY/AIPSX)³</td>
<td>See note 1</td>
</tr>
<tr>
<td>Status-pending (10001/AIPSX) because of unsolicited alert status from the device while the subchannel was start-pending³</td>
<td>Channel-program address + 8</td>
</tr>
<tr>
<td>Status-pending (0Y111/AIPSX) because the device appeared not operational on all paths³</td>
<td>Channel-program address + 8</td>
</tr>
<tr>
<td>Status-pending (10011/AIPSX) because of solicited alert status from the device while the subchannel was start-pending and device-active³</td>
<td>Channel-program address + 8</td>
</tr>
<tr>
<td>Status-pending (10111/AIPSX) because of solicited alert status generated by the channel subsystem while the subchannel was start-pending³ or start-pending and device-active³</td>
<td>See note 2</td>
</tr>
<tr>
<td>Status-pending (01001/AIPSX) for the program-controlled-interruption condition while the subchannel was subchannel-and-device-active³</td>
<td>CCW + 8 of the CCW that contained the last recognized PCI, or 8 higher than a CCW which has subsequently become current</td>
</tr>
<tr>
<td>Status-pending (01001/AIPSX) for the initial-status-interruption condition while the subchannel was subchannel-and-device-active³</td>
<td>CCW + 8 of the CCW causing the intermediate interruption condition, or 8 higher than a CCW which has subsequently become current</td>
</tr>
<tr>
<td>Status-pending (1Y1Y1/AIPSX); termination occurred because of program check caused by one of the following conditions:³</td>
<td>Channel-program address + 8</td>
</tr>
<tr>
<td>Bit 24, word 1 of ORB set to one; incorrect-length-indication-suppression facility not installed</td>
<td>Channel-program address + 8</td>
</tr>
<tr>
<td>Unused bits in ORB not set to zeros</td>
<td>Channel-program address + 8</td>
</tr>
<tr>
<td>Invalid CCW-address specification in transfer in channel (TIC)</td>
<td>Address of TIC + 8</td>
</tr>
<tr>
<td>Invalid CCW-address specification in the channel-program address in the ORB</td>
<td>Channel-program address + 8⁴</td>
</tr>
</tbody>
</table>

CCW Address as Function of Subchannel State (Part 1 of 4)
### Subchannel State

<table>
<thead>
<tr>
<th>Subchannel State</th>
<th>CCW Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Invalid CCW address in TIC</td>
<td>Address of TIC + 8</td>
</tr>
<tr>
<td>Invalid CCW address in the channel-program address in the ORB</td>
<td>Channel-program address + 8&lt;sup&gt;4&lt;/sup&gt;</td>
</tr>
<tr>
<td>Invalid CCW address while chaining</td>
<td>Invalid CCW address + 8</td>
</tr>
<tr>
<td>Invalid command code</td>
<td>Address of invalid CCW + 8&lt;sup&gt;5&lt;/sup&gt;</td>
</tr>
<tr>
<td>Invalid count</td>
<td>Address of invalid CCW + 8&lt;sup&gt;3&lt;/sup&gt;</td>
</tr>
<tr>
<td>Invalid IDAW-address specification</td>
<td>Address of invalid CCW + 8&lt;sup&gt;5&lt;/sup&gt;</td>
</tr>
<tr>
<td>Invalid IDAW address in a CCW</td>
<td>Address of current CCW + 8</td>
</tr>
<tr>
<td>Invalid IDAW address while sequentially fetching IDAWs</td>
<td>Address of invalid CCW + 8&lt;sup&gt;5&lt;/sup&gt;</td>
</tr>
<tr>
<td>Invalid data-address specification, format 1</td>
<td>Address of invalid CCW + 8&lt;sup&gt;5&lt;/sup&gt;</td>
</tr>
<tr>
<td>Invalid data address in a CCW</td>
<td>Address of invalid CCW + 8&lt;sup&gt;5&lt;/sup&gt;</td>
</tr>
<tr>
<td>Invalid data address while sequentially accessing storage</td>
<td>Address of current CCW + 8</td>
</tr>
<tr>
<td>Invalid data address in IDAW</td>
<td>Address of current CCW + 8</td>
</tr>
<tr>
<td>Invalid IDAW specification</td>
<td>Address of current CCW + 8</td>
</tr>
<tr>
<td>Invalid CCW, format 0 or 1, for a CCW other than a TIC</td>
<td>Address of invalid CCW + 8&lt;sup&gt;5&lt;/sup&gt;</td>
</tr>
<tr>
<td>Invalid suspend flag -- CCW fetched during data chaining has suspend flag set to one</td>
<td>Address of invalid CCW + 8</td>
</tr>
<tr>
<td>Invalid suspend flag -- CCW has suspend flag set to one, but suspend control was not specified in the ORB</td>
<td>Address of invalid CCW + 8</td>
</tr>
<tr>
<td>Invalid CCW, format 1, for a TIC</td>
<td>Address of TIC + 8</td>
</tr>
<tr>
<td>Invalid sequence -- two TICs</td>
<td>Address of second TIC + 8</td>
</tr>
<tr>
<td>Invalid sequence -- 256 or more CCWs without data transfer</td>
<td>Address of 256th CCW + 8</td>
</tr>
<tr>
<td>Status-pending (1Y1Y1/AIPSX): termination occurred because of protection check detected as follows:</td>
<td>Address of the protected CCW + 8&lt;sup&gt;5&lt;/sup&gt;</td>
</tr>
<tr>
<td>On a CCW access</td>
<td>Address of current CCW + 8</td>
</tr>
<tr>
<td>On data or an IDAW access</td>
<td></td>
</tr>
</tbody>
</table>

---

CCW Address as Function of Subchannel State (Part 2 of 4)

16-20  370-XA Principles of Operation
<table>
<thead>
<tr>
<th>Subchannel State</th>
<th>CCW Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Status-pending (1Y1Y1/AIPSX);</td>
<td>Address of current CCW + 8</td>
</tr>
<tr>
<td>termination occurred because of</td>
<td></td>
</tr>
<tr>
<td>chaining check&lt;sup&gt;3&lt;/sup&gt;</td>
<td></td>
</tr>
<tr>
<td>Status-pending (YY1Y1/AIPSX);</td>
<td>Address of current CCW + 8&lt;sup&gt;6&lt;/sup&gt;</td>
</tr>
<tr>
<td>termination occurred under count</td>
<td>Address of current CCW + 8&lt;sup&gt;6&lt;/sup&gt;</td>
</tr>
<tr>
<td>control&lt;sup&gt;3&lt;/sup&gt;</td>
<td></td>
</tr>
<tr>
<td>Status-pending (1Y1Y1/AIPSX);</td>
<td>Address of current CCW + 8&lt;sup&gt;6&lt;/sup&gt;</td>
</tr>
<tr>
<td>operation prematurely terminated</td>
<td></td>
</tr>
<tr>
<td>by the device because of alert</td>
<td></td>
</tr>
<tr>
<td>status&lt;sup&gt;3&lt;/sup&gt;</td>
<td></td>
</tr>
<tr>
<td>Status-pending (YYYY1/AIPSX)</td>
<td></td>
</tr>
<tr>
<td>after termination by HALT SUBCHANNE</td>
<td></td>
</tr>
<tr>
<td>L and the activity-control-field</td>
<td></td>
</tr>
<tr>
<td>bits indicated below set to ones:</td>
<td></td>
</tr>
<tr>
<td>Status-pending alone</td>
<td>Unpredictable</td>
</tr>
<tr>
<td>Start-pending&lt;sup&gt;3&lt;/sup&gt;</td>
<td>Unpredictable</td>
</tr>
<tr>
<td>Device-active and start-pending&lt;sup&gt;3&lt;/sup&gt;</td>
<td>Unpredictable</td>
</tr>
<tr>
<td>Device-active</td>
<td>Unpredictable</td>
</tr>
<tr>
<td>Subchannel-active and device-active&lt;sup&gt;3&lt;/sup&gt;</td>
<td>CCW + 8 of the last executed CCW</td>
</tr>
<tr>
<td>Suspended</td>
<td></td>
</tr>
<tr>
<td>Suspended and resume-pending</td>
<td>CCW + 8 of CCW causing suspension</td>
</tr>
<tr>
<td>Status-pending (00001/AIPSX)</td>
<td>Unpredictable</td>
</tr>
<tr>
<td>after termination by CLEAR SUBCHANNE</td>
<td></td>
</tr>
<tr>
<td>Status-pending (YYYY1/AIPSX);</td>
<td>CCW + 8 of the last executed CCW&lt;sup&gt;6&lt;/sup&gt;</td>
</tr>
<tr>
<td>operation completed normally at the</td>
<td></td>
</tr>
<tr>
<td>subchannel&lt;sup&gt;3&lt;/sup&gt;</td>
<td></td>
</tr>
<tr>
<td>Status-pending (11001/AIPSX)</td>
<td>Unpredictable</td>
</tr>
<tr>
<td>Status-pending (00001/AIPSX)</td>
<td>Unpredictable</td>
</tr>
<tr>
<td>Status-pending (1Y111/AIPSX);</td>
<td>Unpredictable</td>
</tr>
<tr>
<td>command chaining suppressed</td>
<td>Address of current CCW + 8&lt;sup&gt;6&lt;/sup&gt;</td>
</tr>
<tr>
<td>because of alert status other than</td>
<td></td>
</tr>
<tr>
<td>channel-control check or interface-</td>
<td></td>
</tr>
<tr>
<td>control check&lt;sup&gt;3&lt;/sup&gt;</td>
<td></td>
</tr>
<tr>
<td>Status-pending (1Y11Y1/AIPSX)</td>
<td>See note 3&lt;sup&gt;6&lt;/sup&gt;</td>
</tr>
<tr>
<td>because of alert status for channel-</td>
<td></td>
</tr>
<tr>
<td>control check or interface-control</td>
<td></td>
</tr>
<tr>
<td>check&lt;sup&gt;3&lt;/sup&gt;</td>
<td></td>
</tr>
<tr>
<td>Status-pending (1Y1Y1/AIPSX)</td>
<td>Address of current CCW + 8&lt;sup&gt;6&lt;/sup&gt;</td>
</tr>
<tr>
<td>because of channel-data check&lt;sup&gt;3&lt;/sup&gt;</td>
<td></td>
</tr>
</tbody>
</table>

CCW Address as Function of Subchannel State (Part 3 of 4)
Explanation:

1. The meaning of the notation used in this column is as follows:
   A Alert status
   I Intermediate status
   P Primary status
   S Secondary status
   X Status-pending

   The possible combination of status-control-bit settings is shown to the left of the "/" symbol by the use of these symbols:
   O Corresponding condition is not indicated.
   I Corresponding condition is indicated.
   U Unpredictable. The corresponding condition is not meaningful when the subchannel is not status-pending.
   Y The corresponding condition is not significant and is indicated as a function of the subchannel state.

2. A CCW becomes current when (1) it is the first CCW of a channel program and has been fetched, (2) while command chaining, the previous CCW is no longer current and the new CCW has been fetched, or (3) in the case of data chaining, the new CCW takes over control of the I/O operation (see the section "Data Chaining" in Chapter 15, "Basic I/O Functions"). If chaining is not specified or is suppressed, a CCW is no longer current and becomes the last-executed CCW when secondary status has been accepted by the channel subsystem. During command chaining, a CCW is no longer current when device-end status has been accepted or, in the case of data chaining, when the last byte of data for that CCW has been accepted.

3. The subchannel may also be resume-pending.

4. The stored address is the channel-program address (in the ORB) + 8 even though it is either invalid or protected.

5. The stored address is the address of the current CCW + 8 even though it is either invalid or protected.

6. Incorrect length is indicated as a function of the setting of the suppress-length-indication flag in the current CCW (see the section "Channel-Command Word" in Chapter 15, "Basic I/O Functions").

Notes:

1. Unless the subchannel is also resume-pending, the address stored is the address of the CCW that caused suspension, plus 8. Otherwise, the address stored is unpredictable.

2. The address of the CCW is given as a function of the alert status indicated. For example, if a program-check or protection-check condition is recognized, the CCW address stored is the same as for the entry for program check or protection check, respectively, in this table. Alternatively, if alert status for interface-control check or channel-control check is indicated, the CCW address stored is either the channel-program address (in the ORB) + 8 or invalid as specified by the field-validity flags in the subchannel logout.

3. Bit 21 of the subchannel-logout information, when stored as one, indicates that the address is CCW + 8 of the last-fetched CCW if the command for the CCW has not been accepted by the device. If the command has been accepted by the device at the time the error condition is recognized, then the address stored is the address of the CCW + 8 of the last executed CCW.
DEVICE-STATUS FIELD

Device-status conditions are generated by the I/O device and are presented by the channel subsystem over the channel path. The timing and causes of these conditions for each type of device are specified in the System Library publication for the device. The device-status field is meaningful whenever the subchannel is status-pending with any combination of primary, secondary, intermediate, or alert status. Whenever the subchannel is status-pending with intermediate status alone, the device-status field is zero. When the subchannel-status field indicates channel-control check, channel-data check, or interface-control check, the device-status field is usable for recovery purposes if the device-status field-validity flag in the ESW is one. When the subchannel is status-pending with deferred-condition code 3 indicated, the contents of the device-status field are not meaningful.

If, within a system, the I/O device is accessible from more than one channel path, status related to channel-subsystem-initiated operations in single-path mode (solicited status) is signaled over the initiating channel path. Devices operating in multipath mode may signal solicited status over any channel path that belongs to the same path group as the initiating channel path. The handling of conditions not associated with I/O operations (unsolicited alert status), such as attention, unit exception, and device end due to transition from the not-ready to the ready state, depends on the type of device and condition and is specified in the System Library publication for the device.

The channel subsystem does not modify the status bits received from the I/O device. These bits appear in the SCSW as received over the channel path.

Attention

Attention is generated when the device detects an asynchronous condition that is significant to the program. The condition may also be described by other status indications that accompany attention. Attention is interpreted by the program and is not associated with the initiation, execution, or conclusion of an I/O operation.

The device can signal the attention condition to the channel subsystem when no operation is in progress at the I/O device. Attention can be indicated with device end upon completion of an operation, and it can be presented to the channel subsystem during the initiation of a new I/O operation.

When the device signals attention during the initiation of an operation, the operation is not initiated. Attention accompanying device end causes command chaining and command retry to be suppressed.

An I/O device may present attention accompanied by device end and unit exception when a transition is made from the not-ready to the ready state (see the section "Device End" later in this chapter).

Status Modifier

Status modifier is generated by the device when the device cannot provide its current status in response to interrogation by the channel subsystem, when the control unit is busy, when the normal sequence of commands has to be modified, or when command retry is to be initiated.

When the device is interrogated and the status-modifier condition signaled, in the absence of any other status bit, this indicates that the device cannot provide its current status. The interruption condition, which may be pending at the device, is not cleared. The 2702 Transmission Control is an example of a type of device that cannot provide its current status as a result of channel-subsystem interrogation.

Presence of status modifier and device end means that the normal sequence of commands must be modified. The handling of this set of bits by the channel subsystem depends on the operation. If command chaining is specified in the current CCW and no unusual conditions have been detected, presence of status modifier and device end causes the channel subsystem to fetch and chain to the CCW whose main-storage address is 16 higher than that of the current CCW. If the I/O device signals the status-modifier condition at a time when no command chaining is specified, or when any unusual conditions have been detected, no action is taken by the channel subsystem, and the status-modifier bit is placed in the SCSW.

Status modifier is presented in combination with unit check and channel end to initiate the command-retry procedure.

Control units that recognize special conditions which must be brought to the attention of the program present status modifier along with other status indications in order to modify the meaning of the status. The status presented is

Chapter 16. I/O Interruptions 16-23
When status modifier is generated together with the busy status bit, it indicates that the busy condition pertains to the control unit associated with the addressed I/O device. The control unit appears busy when it is executing a type of operation that precludes the acceptance and execution of any command and may appear busy for a device other than the one addressed. The status may be control-unit end or channel end following the performance of the halt function. The busy state occurs for operations such as backspace tape file, in which case the control unit remains busy after providing channel end for operations concluded by HALT SUBCHANNEL. The busy state temporarily occurs on the IBM 3705 Communication Controller after initiation of an operation on a device accommodated by the control unit. A control unit accessible from two or more channel paths appears busy to the other channel paths when it is communicating with any of the channel paths.

**Control-Unit End**

Control-unit end indicates that the control unit has become available for use for another operation.

The control-unit-end condition is provided only by control units shared by I/O devices or control units accessible by two or more channel paths, and only when one or both of the following conditions have occurred:

1. The channel subsystem had previously caused the control unit to be interrogated while the control unit was busy. The control unit is considered to have been interrogated in the busy state when a command has been transferred to a device on the control unit, and the control unit had responded with busy and status modifier in the device status byte.

2. The control unit detected an unusual condition during the portion of the operation after channel end had been signaled to the channel subsystem. The indication of the unusual condition accompanies control-unit end. However, the signaling of control-unit end and device end does not necessarily describe an unusual condition.

The two conditions described above are reset by the reset signal and the clear signal. Therefore, if one of these signals occurs before control-unit end is generated, no control-unit end is generated. If control-unit end has been generated but not presented to the channel subsystem by the time one of the signals occurs, the pending control-unit end is reset.

If the control unit remains busy with the execution of an operation after signaling channel end but has not detected any unusual conditions and has not been interrogated by the channel subsystem, control-unit end is not generated. Similarly, control-unit end is not provided when the control unit has been interrogated and could perform the indicated function. The latter case is indicated by the absence of busy and status modifier in the response to the interrogation.

When the busy condition of the control unit is temporary, control-unit end may be included with busy and status modifier in response to the interrogation even though the control unit has not yet been freed. The busy condition is considered to be temporary if its duration is 2 milliseconds or less. If a temporary busy condition is indicated, the channel subsystem assumes the responsibility to periodically reinterrogate the control unit until it is no longer busy. The IBM 3705 Communications Controller is an example of a device in which the control unit may be busy temporarily and which includes control-unit end with busy and status modifier.

The control-unit end condition can be signaled with channel end, with device end, or between the two.

Control-unit end may be signaled at other times and may be accompanied by other status bits. When control-unit end is signaled in the absence of any other status, the status may be identified with any device recognized by the control unit. For control units attaching more than a single I/O device, a pending control-unit end for one I/O device does not necessarily preclude initiation of new operations with other attached devices. Whether the control unit allows initiation of other operations is at the option of the control unit.

When control-unit end is presented to the channel subsystem subsequent to the acceptance of channel end and is accompanied by other status indications, command chaining is suppressed, if specified, and an interruption condition may be generated indicating one or more of the following conditions:

1. A secondary interruption condition, in the following cases:
   a. Control-unit end accompanied by device end and other status indications, or
2. An alert interruption condition, in the following cases:
   a. Control-unit end accompanied by device end while the subchannel is subchannel-active, or
   b. Control-unit end accompanied by status other than device end.
3. A primary interruption condition if the subchannel is subchannel-active.

When control-unit end alone is presented to the channel subsystem, the channel subsystem resets internal indications of control unit busy and discards the control-unit-end status without recognizing an interruption condition, unless all of the following conditions are met:

1. Control-unit end is presented on the channel path with which the channel subsystem is maintaining a working allegiance for this subchannel.
2. The device is not operating in multipath mode (see the discussion of multipath mode in the section "Path-Management-Control Word" in Chapter 15, "Basic I/O Functions").
3. The subchannel is subchannel-and-device-active.
4. Channel-end status has been previously presented, and command chaining is specified.

If all of the above conditions are met, the channel subsystem suppresses command chaining and recognizes an interruption condition indicating primary, secondary, and alert status. In addition, when the status-verification facility is installed and active, the device-status-check bit is set to one.

Busy

Busy indicates that the device cannot execute the command because (1) it is executing a previously initiated operation, (2) it has pending status which must be presented to the channel subsystem, (3) the device is currently inaccessible because of a busy shared facility existing between the control unit and device, as in the case of the string-switch feature on the IBM 3830 Model 2, or (4) a self-initiated function is being performed. The pending status for the addressed device, if any, accompanies the busy indication. If the busy condition applies to the control unit, busy is accompanied by status modifier.

Whenever the device indicates that a busy condition exists and it is unable to execute an operation, the device responds to the channel subsystem when it becomes no longer busy (see the section "Device End" later in this chapter).

Channel End

Channel end is caused by the completion of the portion of an I/O operation involving transfer of data or control information between the I/O device and the channel subsystem.

Each I/O operation initiated at the I/O device causes one and only one channel end for an I/O operation. The channel-end condition is not generated when programming errors or equipment malfunctions are detected during initiation of the operation. When command chaining takes place, only the channel end of the last operation of the chain is made available to the program. The channel-end condition is not made available to the program when a chain of commands is prematurely concluded because of an unusual condition indicated with device end or during the initiation of a chained command.

The instant within an I/O operation when channel end is generated depends on the operation and the type of device. For operations such as writing on magnetic tape, the channel-end condition occurs when the block has been written. On devices that verify the writing, channel end may or may not be delayed until verification is performed, depending on the device. When magnetic tape is being read, the channel-end condition occurs when the gap on tape reaches the read-write head. On devices equipped with buffers, such as the IBM 3211 Printer Model 1, the channel-end condition occurs upon completion of data transfer between the channel subsystem and the buffer. During control operations, channel end is generated when the control information has been transferred to the devices, although, for short operations, the condition may be delayed until completion of the operation. Operations that do not cause any data to be transferred can provide the channel-
end condition during the initiation sequence.

Channel end is presented in combination with status modifier and unit check by means of a special sequence to initiate the command-retry procedure.

**Device End**

Device end is indicated (1) when the completion of an I/O operation occurs at the I/O device, (2) when the device signals that a transition from the not-ready to the ready state has occurred, (3) when the termination of an activity has occurred which previously caused a response of busy to the channel subsystem, and (4) when the I/O device signals that an asynchronous condition has been recognized. Device end normally indicates that the I/O device has become available for use for another operation.

Each I/O operation initiated at the I/O device causes one and only one device end for an I/O operation. The device-end condition is not generated when any programming or equipment malfunction is detected during initiation of the operation. When command chaining is specified and the suspend flag is zero in the next CCW, receipt of the device-end signal, in the absence of any unusual conditions, causes the channel subsystem to initiate transfer of the next command. When command chaining takes place, the only device end made available to the program is that of the last operation of the chain, unless an unusual condition is detected during the initiation of a chained command. If an unusual condition is detected during the initiation of a chained command, the subchannel becomes status-pending with primary and secondary status, and with the SCSW indicating the unusual condition without including the device-end indication.

The device-end condition associated with an I/O operation is generated either simultaneously with the channel-end condition or later. For data transfer on some I/O devices, the I/O operation is completed at the time channel end is generated, and both device end and channel end occur together. The time at which device end is presented depends upon the I/O device type and the kind of command executed. For most I/O devices, device end is presented when the I/O operation is completed at the I/O device. In some cases, for reasons of performance, device end is presented before the I/O operation was actually been completed at the I/O device. However, in all cases, when device end is presented, the I/O device is available for execution of an immediately following CCW if command chaining was specified in the previous CCW.

On buffered devices, such as an IBM 3211 Printer Model 1, the device-end condition occurs upon completion of the mechanical operation. When device end is generated later than channel end for the last I/O operation of a channel program, the program may elect to request the initiation of another start function prior to receiving the device-end indication. If the device-end indication is solicited and the subchannel is start-pending for a new start function, the device-end indication is discarded by the channel subsystem, and the pending I/O operation is initiated.

For control operations, device end is generated at the completion of the operation at the device. The operation may be completed at the time channel end is generated or later.

When the device makes a transition from the not-ready to the ready state, either device end or device end, attention, and unit exception are indicated. Refer to the System Library publication for the device to determine which indication is given.

**Unit Check**

Unit check indicates that the I/O device has detected an unusual condition that is detailed by the information available to a sense command. Unit check may indicate that a programming or an equipment error has been detected, that the not-ready state of the device has affected the execution of the command, or that an exceptional condition other than the one identified by unit exception has occurred. The unit-check bit provides a summary indication of the conditions identified by sense data.

An error condition causes the unit-check indication when it occurs during the execution of a command, during some activity associated with an I/O operation, or when an unusual condition is detected that is unrelated to execution of an I/O operation. Unless the error condition pertains to the activity initiated by a command or is of immediate significance to the program, the condition does not cause the program to be alerted after device end has been signaled to the channel subsystem; a malfunction may, however, cause the device to become not ready. If an error condition of immediate significance to the program occurs while there is no I/O operation in progress, unit check is presented together with attention, control-unit end, or device end as unsolicited alert status.

16-26 370-XA Principles of Operation
Unit check is indicated when the existence of the not-ready state precludes a satisfactory execution of the command, or when the command, by its nature, tests the state of the device. When no status condition is pending for the addressed device at the control unit, the control unit signals unit check when a command is transferred to a device in the not-ready state. In the case of no-operation, the command is rejected, and channel end and device end do not accompany unit check.

Unless the command is designed to cause unit check, such as rewind and unload on magnetic tape, unit check is not indicated if the command is properly executed, even though the device has become not ready during or as a result of the operation. Similarly, unit check is not indicated if the command can be executed when the device is in the not-ready state. Selection of a device in the not-ready state does not cause a unit-check indication when the sense command is transferred, and when the addressed device contains status.

If the device detects during the initiation sequence that the command cannot be executed, unit check is presented to the channel subsystem and appears without channel end or device end. Such device status indicates that no action has been taken at the device in response to the command. If the condition precluding proper execution of the operation occurs after the command has been accepted, unit check is accompanied by channel end, or device end, depending on when the condition was detected. Any errors associated with an operation, but detected after device end has been signaled to the channel subsystem, are indicated by signaling unit check with attention.

During the initiation sequence, if the device is already active or already contains status, errors such as invalid command code or invalid CBC for the command code do not cause the device to present unit check. Under these circumstances, the device responds by presenting the busy bit together with the previously existing status, if any. The invalid CBC for the command code or the invalid command code is not indicated.

Conclusion of an operation with the unit-check indication causes command chaining and command retry to be suppressed.

Unit check is presented in combination with channel end and status modifier to initiate the command-retry procedure.

Programming Notes

1. Unit-check status presented either in the absence of or accompanied by other status indicates only that sense information is available to the basic sense command. Presentation of either channel end and unit check or channel end, device end, and unit check does not provide any indication as to the kind of conditions encountered by the control unit, the state of the I/O device, or whether execution of the I/O operation ever was initiated even though the command may have been accepted. Descriptions of these conditions are provided in the sense information.

2. START SUBCHANNEL, RESUME SUBCHANNEL, HALT SUBCHANNEL, or CLEAR SUBCHANNEL may be executed for a subchannel whose associated device is attached to the same control unit that is currently holding sense data pertaining to a unit-check condition signaled by another attached device. The channel subsystem ensures that no sense data is lost. The performance of the function specified by the START SUBCHANNEL, RESUME SUBCHANNEL, or HALT SUBCHANNEL instruction may be delayed, however, until the sense data is then cleared from the control unit, or it may not take place at all, as in the case of CLEAR SUBCHANNEL. The sense data may be retrieved (or reset) by executing START SUBCHANNEL for the subchannel that presented unit check. Sense information is also reset if the execution of CLEAR SUBCHANNEL results in a clear signal being issued on the channel path on which unit check was presented, or if the RESET CHANNEL PATH instruction is executed, designating the channel path on which unit check was presented.

Unit Exception

Unit exception is caused when the I/O device detects a condition that usually does not occur. Unit exception includes a condition such as recognition of a tape mark and does not necessarily indicate an error. During execution of an I/O operation, unit exception has only one meaning for any particular command and type of device.

The unit-exception condition can be generated only when the device is executing an I/O operation, or when the device is involved with some activity associated with an I/O operation and the condition is of immediate significance.

Chapter 16. I/O Interruptions 16-27
to the program. If the device detects during the initiation sequence that the operation cannot be executed, unit exception is presented and appears without channel end or device end. Such unit status indicates that no action has been taken at the device in response to the command. If the condition precluding normal execution of the operation occurs after the command has been accepted, unit exception is accompanied by channel end, or device end, depending on when the condition was detected. Any unusual conditions associated with an operation, but detected after device end has been cleared, are indicated by signaling unit exception with attention.

If the I/O device responds with busy status to a command, the generation of unit exception is suppressed even when execution of that command usually causes unit exception to be indicated.

Concluding an operation with the unit-exception indication causes command chaining and command retry to be suppressed.

Some I/O devices present unit exception accompanied by device end and attention whenever the device makes the transition from the not-ready to the ready state (see the section "Device End" earlier in this chapter).

SUBCHANNEL-STATUS FIELD

Subchannel-status conditions are detected and indicated in the SCSW by the channel subsystem. Except for the conditions caused by equipment malfunctioning, they can occur only while the channel subsystem is involved with the performance of a halt, resume, or start function. The subchannel-status field is meaningful whenever the subchannel is status-pending with any combination of primary, secondary, intermediate, or alert status. When the subchannel is status-pending with deferred condition code 3 indicated, the contents of the subchannel-status field are not meaningful.

Program-Controlled Interruption

An intermediate interruption condition is generated after a CCW with the program-controlled-interruption (PCI) flag set to one becomes the current CCW. The I/O interruption due to the PCI flag may be delayed an unpredictable amount of time because of masking of the interruption request or other activity in the system. (See the section "Program-Controlled Interruption" in Chapter 15, "Basic I/O Functions.")

Detection of the PCI condition does not affect the progress of the I/O operation.

Incorrect Length

Incorrect length occurs when the number of bytes contained in the storage areas assigned for the I/O operation is not equal to the number of bytes requested or offered by the I/O device. Incorrect length is indicated for one of the following reasons:

Long Block on Input: During a read, read-backward, or sense operation, the device attempted to transfer one or more bytes to main storage after the assigned main-storage areas were filled. The extra bytes have not been placed in main storage. The count in the SCSW is zero.

Long Block on Output: During a write or control operation, the device requested one or more bytes from the channel subsystem after the assigned main-storage areas were exhausted. The count in the SCSW is zero.

Short Block on Input: The number of bytes transferred during a read, read-backward, or sense operation is insufficient to fill the main-storage areas assigned to the operation. The count in the SCSW is not zero.

Short Block on Output: The device terminated a write or control operation before all information contained in the assigned main-storage areas was transferred to the device. The count in the SCSW is not zero.

The incorrect-length indication is suppressed when the current CCW has the SLI flag set to one and the CD flag set to zero. The indication does not occur for operations rejected during the initiation sequence. The indication also does not occur for immediate operations when the count field is nonzero and the subchannel is in the incorrect-length-suppression mode.

Presence of the incorrect-length condition suppresses command chaining unless the SLI flag in the CCW is one or unless the condition occurs in an immediate operation when the subchannel is in the incorrect-length-suppression mode.

Program Check

Program check occurs when programming errors are detected by the channel subsystem. The condition can be due to the following causes:

16-28 370-XA Principles of Operation
Invalid CCW-Address Specification: The channel-program address (CPA) or the transfer-in-channel command does not designate the CCW on a doubleword boundary, or bit 0 of the CPA or bit 32 of a format-1 CCW specifying the transfer-in-channel command is not zero.

Invalid CCW Address: The channel subsystem has attempted to fetch a CCW from a main-storage location which is not available. An invalid CCW address can occur because the program has designated an invalid address in the CPA or in the transfer-in-channel command or because, on chaining, the channel subsystem attempts to fetch a CCW from an unavailable location. A main-storage location is unavailable either because the absolute address does not correspond to a physical location or because a format-0 CCW has been specified in the ORB and the absolute address designates a location greater than 16,777,215.

Invalid Command Code: There are zeros in the four rightmost bit positions of the command code in the CCW designated by the CPA or in a CCW fetched on command chaining. The command code is not tested for validity during data chaining.

Invalid Count, Format 0: A CCW, which is other than a CCW specifying transfer in channel, contains zeros in bit positions 48-63.

Invalid Count, Format 1: A CCW that specifies data chaining or a CCW fetched while data chaining contains zeros in bit positions 16-31.

Invalid IDAW-Address Specification: Indirect data addressing is specified, and the contents of the data-address field in the CCW do not designate the first IDAW on an integral word boundary; that is, bits 30-31 (format 0) or bits 62-63 (format 1) are not zeros.

Invalid IDAW Address: The channel subsystem has attempted to fetch an IDAW from a main-storage location which is not available. An invalid IDAW address can occur because the program has designated an invalid address in a CCW that specifies indirect data addressing or because the channel subsystem, on sequentially fetching IDAWs, attempts to fetch from an unavailable location. A main-storage location is unavailable either because the absolute address does not correspond to a physical location or because format-0 CCWs have been specified by the ORB and the absolute address designates a location greater than 16,777,215.

Invalid Data-Address Specification: Bit 32 of a format-1 CCW is not zero.

Invalid Data Address: When one of the following conditions is detected, an invalid data address is recognized by the channel subsystem.

1. Use of the data address has caused the channel subsystem to attempt to wrap from the maximum storage address to zero.
2. Use of the data address has caused the channel subsystem to attempt to wrap from zero to the maximum storage address during a read-backward operation.
3. The channel subsystem has attempted to transfer data to or from a storage location which is either not available or is outside the addressing range specified by SET ADDRESS LIMIT and the limit mode at the subchannel.

An invalid data address can occur because the program has designated an invalid address in the CCW or in an IDAW, or because an address-limit violation is detected when the address exceeds the boundary address specified by SET ADDRESS LIMIT, or because the channel subsystem, on sequentially accessing storage, attempted to access an unavailable location. A main-storage location is unavailable either because the absolute address does not correspond to a physical location or because format-0 CCWs have been specified in the ORB, indirect data addressing has not been specified, and the absolute address obtained by sequentially accessing storage designates a location greater than 16,777,215. The boundary condition specified by SET ADDRESS LIMIT is under the control of the limit mode at the subchannel.

Note: The maximum storage address is determined as a function of whether 24-bit or 31-bit addressing is used. If format-0 CCWs are specified in the ORB, the maximum storage address recognized by the channel subsystem is 16,777,215 unless indirect data addressing is specified. Otherwise, the maximum storage address is 2,147,483,647. If format-1 CCWs are specified in the ORB, the maximum storage address recognized by the channel subsystem is 2,147,483,647.

Invalid IDAW Specification: Bit 0 of the IDAW is not zero, or the second or a subsequent IDAW does not designate the location of the beginning or, for read-backward operations, the location of the ending byte of a 2K-byte block.

Invalid CCW, Format 0: A CCW other than a CCW specifying transfer in channel does not contain a zero in bit position 39.

Invalid CCW, Format 1: A CCW other than a CCW specifying transfer in channel does not contain a zero in bit position 15, or a CCW specifying transfer in
channel does not contain zeros in bit positions 0-3 and 8-31.

Invalid Suspend Flag: A format-0 or format-1 CCW fetched during data chaining, other than a CCW specifying transfer in channel, does not contain a zero in bit position 38 or 14, respectively. A CCW other than a CCW specifying transfer in channel does not contain a zero in bit position 38 for a format-0 CCW or bit position 14 for a format-1 CCW, and suspend control was not specified in the ORB (bit 4 of word 1).

Invalid ORB Format: Word 1 of the ORB does not contain zeros in bit positions 5-7, 13-15, and 25-31. If the incorrect-length-indication-suppression facility is not installed, then bit 24 of word 1 of the ORB must also be zero.

Invalid Sequence: The channel subsystem has fetched two successive CCWs both of which specify transfer in channel, or, depending on the model, a sequence of 256 or more CCWs with command chaining specified was executed by the channel subsystem and did not result in the transfer of any data to or from an I/O device.

Detection of the program-check condition during the initiation of an operation at the device causes the operation to be suppressed and the subchannel to be made status-pending with primary, secondary, and alert status. When the condition is detected after the I/O operation has been initiated at the device, the device is signaled to conclude the operation the next time it requests or offers a byte of data or status. However, if an access violation occurs when the channel subsystem is in the process of fetching either a new IDAW or a new CCW while data chaining and if the device signals the channel-end condition before transferring any data designated by the new CCW or IDAW, then the status is accepted, and the subchannel becomes status-pending with primary and alert status and, with protection check indicated. Other indications may accompany the protection-check indication as a function of the operation specified by the CCW, the status received from the device, and the current state of the subchannel. The protection-check condition causes command chaining and command retry to be suppressed.

Channel-Data Check

Channel-data check indicates that an uncorrected storage error has been detected in regard to data, contained in main storage, that is currently used in the execution of an I/O operation. The condition may be indicated when detected, even if the data is not used when prefetched. Channel-data check is indicated when data or the associated key has an invalid checking-block code (CBC) in main storage when that data is referenced by the channel subsystem.

On an input operation, when the channel subsystem attempts to store less than a complete checking block, and invalid CBC is detected on the checking block in storage, the contents of the location remain unchanged, with invalid CBC. On an output operation, whenever channel-data check is indicated, no bytes from the checking block with invalid CBC are transferred to the device.

During a storage access, the maximum number of bytes that can be transferred is model-dependent. If a channel-data-check condition is recognized during that storage access, the number of bytes transferred to or from storage may not be detectable by the channel subsystem. Consequently, the number of bytes transferred to or from storage may not be correctly reflected by the residual count. However, the residual count that is stored in the SCSW, when used in conjunction with the storage-access code and the CCW address, designates a byte location within the page in which the channel-data-check condition was recognized.

A condition indicated as channel-data check causes the current operation, if any, to be terminated. The subchannel becomes status-pending with primary, secondary, and alert status or with primary, secondary,
and alert status as a function of the status received from the device. The count and address fields of the SCSW stored by TEST SUBCHANNEL pertain to the operation terminated. The extended-status-word-format bit is one, and subchannel-logout information is stored in the ESW when TEST SUBCHANNEL is executed.

Whenever the channel-data-check condition pertains to prefetched data, the failing-storage-address-validity flag (bit 6 of the ERW) is one. An absolute address of a location within the checking block for which the channel-data-check condition is generated is stored in the failing-storage-address field in word 2 of the ESW.

Uncorrectable storage or key errors detected on prefetched data while the subchannel is start-pending cause the operation to be canceled before initiation at the device. In this case, the subchannel is made status-pending with primary, secondary, and alert status, with channel-data-check condition indicated, and with the failing-storage address stored in word 2 of the ESW.

Whenever channel-data check is indicated, no measurement data for the subchannel is stored.

Channel-Control Check

Channel-control check is caused by any machine malfunction affecting channel-subsystem controls. The condition includes invalid CBC on a CCW, an IDAW, or the respective associated key. The condition may be indicated when an invalid CBC is detected on a prefetched CCW, IDAW, or the respective associated key, even if that CCW or IDAW is not used.

Channel-control check may also indicate that an error has been detected in the information transferred to or from main storage during an I/O operation. However, when this condition is detected, the error has occurred inboard of the channel path: in the channel subsystem or in the channel path between the channel subsystem and main storage.

Detection of the channel-control-check condition causes the current operation, if any, to be terminated immediately. The subchannel is made status-pending with primary and alert status or with primary, secondary, and alert status as a function of the type of termination, the current subchannel state, and the device status presented, if any. The count and address fields of the SCSW stored by TEST SUBCHANNEL pertain to the operation terminated. The extended-status-word-format bit is one and subchannel-logout information is stored in the ESW when TEST SUBCHANNEL is executed.

Whenever the channel-control-check condition pertains to an invalid CBC detected on a prefetched CCW, a prefetched IDAW, or the key associated with the prefetched CCW or the prefetched IDAW, an extended-report word containing bit 6 set to one and the failing-storage address is stored in the ESW when TEST SUBCHANNEL is executed.

Channel-control-check conditions encountered while prefetching when the subchannel is start-pending cause the operation to be canceled before initiation at the device. In this case, the subchannel is made status-pending with primary, secondary, and alert status, with channel-control check indicated, and with the failing-storage address stored in the extended-status word.

If a subchannel is halt-pending and the channel subsystem encounters a channel-control-check condition while performing the halt function for that subchannel, the subchannel remains halt-pending unless the channel subsystem can determine that the halt signal was issued. The subchannel remains halt-pending even if the channel subsystem was attempting to issue the halt signal and is unable to determine if the halt signal was issued.

If a subchannel is start-pending or resume-pending and the channel subsystem encounters a channel-control-check condition while performing the start function for that subchannel, the subchannel remains start-pending or resume-pending unless the channel subsystem can determine that the first command was accepted. The subchannel remains start-pending or resume-pending even if the channel subsystem was attempting to initiate the I/O operation for the first command and is unable to determine if the command was accepted. If the channel subsystem is unable to determine whether the first command was accepted, the subchannel is made status-pending with at least alert and primary status.

In some situations in which a channel-subsystem malfunction exists, the channel-control-check condition may be reported as a machine-check condition.

Whenever channel-control check is indicated, no measurement data for the subchannel is stored.

Programming Note

If the status-control field of the SCSW indicates that the subchannel is

Chapter 16. I/O Interruptions 16-31
Interface-Control Check

Interface-control check indicates that an invalid signal has occurred on the channel path. The condition is detected by the channel subsystem and usually indicates malfunctioning of an I/O device. Interface-control check can occur for the following reasons:

1. A data or status byte received from a device while the subchannel is subchannel-and-device-active or device-active has an invalid checking-block code.

2. The status byte received from a device while the subchannel is idle, start-pending, suspended, or halt-pending has an invalid checking-block code.

3. A device responded with an address other than the address designated by the channel subsystem during initiation of an operation.

4. During command chaining, the device appeared not operational.

5. A signal from an I/O device either did not occur or occurred at an invalid time or had an invalid duration.

6. The channel subsystem recognized the I/O-error-alert condition (see the discussion of I/O-error alert in the section "Extended-Status Format 0" later in this chapter).

7. ESW bit 26, device-status check, is set to one.

Detection of the interface-control-check condition causes the current operation, if any, to be terminated immediately, and the subchannel is made status-pending with alert status, primary and alert status, secondary and alert status, or primary, secondary, and alert status as a function of the type of termination, the current subchannel state, and the device status presented, if any. The extended-status-word-format bit is one and subchannel-logout information is stored in the ESW when TEST SUBCHANNEL is executed.

If a subchannel is halt-pending and the channel subsystem encounters an interface-control-check condition while performing the halt function for that subchannel, the subchannel remains halt-pending unless the channel subsystem can determine that the halt signal was issued. The subchannel remains halt-pending even if the channel subsystem was attempting to issue the halt signal and is unable to determine if the halt signal was issued.

If a subchannel is start-pending or resume-pending and the channel subsystem encounters an interface-control-check condition while performing the start function for that subchannel, the subchannel remains start-pending or resume-pending unless the channel subsystem can determine that the first command was accepted. The subchannel remains start-pending or resume-pending even if the channel subsystem was attempting to initiate the I/O operation for the first command and is unable to determine if the command was accepted. If the channel subsystem is unable to determine whether the first command was accepted, the subchannel is made status-pending with at least alert and primary status.

If, while initiating a signaling sequence with the channel subsystem for the purpose of presenting status for transferring data, the device presents an address with invalid CBC, the error condition is not made available to the program since the identity of the device and associated subchannel are unknown.

Whenever interface-control check is indicated, no measurement data for the subchannel is stored.

Programming Note

If the status-control field of the SCSW indicates that the subchannel is status-pending with alert status but the field-validity flags of the SCSW indicate that the device-status field is not usable for error-recovery purposes, the program should assume that the interface-control-check condition occurred while the channel subsystem was accepting alert status from the device and take the appropriate action for alert status, even though the status itself has been lost.

Chaining Check

Chaining check is caused by channel-subsystem overrun during data chaining on input operations. The condition occurs when the I/O-data rate is too...
high for the particular resolution of data addresses. Chaining check cannot occur on output operations.

Detection of the chaining-check condition causes the I/O device to be signaled to conclude the operation. It causes command chaining to be suppressed.

COUNT FIELD

Bits 16-31 of word 2 contain the residual count. The count is to be used in conjunction with the original count specified in the last CCW and, depending upon existing conditions (see the figure "CCW Address as Function of Subchannel State"), indicates the number of bytes transferred to or from the area designated by the CCW. The count field is meaningful whenever the subchannel is status-pending with primary status which consists of either (1) device status only or (2) device status together with subchannel status of incorrect length only, PCI only, or both.

In the figure "Contents of Count Field in the SCSW," the contents of the count field are listed for all cases where the subchannel is either start-pending, subchannel-and-device-active, device-active, suspended, or status-pending.
<table>
<thead>
<tr>
<th>Subchannel State¹</th>
<th>Count</th>
</tr>
</thead>
<tbody>
<tr>
<td>Start-pending (UUUU0/AIPSX)²</td>
<td>Not meaningful³</td>
</tr>
<tr>
<td>Start-pending and status-pending (10YY1/AIPSX)²</td>
<td>Not meaningful³</td>
</tr>
<tr>
<td>Start-pending and status-pending (00111/AIPSX) because the device appeared not operational on all paths²</td>
<td>Not meaningful³</td>
</tr>
<tr>
<td>Start-pending and device-active (UUUU0/AIPSX)²</td>
<td>Not meaningful³</td>
</tr>
<tr>
<td>Suspended (YYYYY/AIPSX)²</td>
<td>Not meaningful³</td>
</tr>
<tr>
<td>Subchannel-and-device-active (UUUU0/AIPSX)²</td>
<td>Not meaningful³</td>
</tr>
<tr>
<td>Device-active (UUUU0/AIPSX)</td>
<td>Not meaningful³</td>
</tr>
<tr>
<td>Status-pending (01001/AIPSX) because of program-controlled-interruption condition or initial-status interruption</td>
<td>Not meaningful³</td>
</tr>
<tr>
<td>Status-pending (1Y1Y1/AIPSX); termination occurred because of:²</td>
<td>Not meaningful³</td>
</tr>
<tr>
<td>Program check</td>
<td>See note 1</td>
</tr>
<tr>
<td>Protection check</td>
<td>See note 1</td>
</tr>
<tr>
<td>Chaining check</td>
<td>See note 1</td>
</tr>
<tr>
<td>Channel-control check</td>
<td>See note 1</td>
</tr>
<tr>
<td>Interface control check</td>
<td>See note 1</td>
</tr>
<tr>
<td>Channel-data check</td>
<td>See note 1</td>
</tr>
<tr>
<td>Status-pending (YY1Y1/AIPSX); termination occurred under count control²</td>
<td>Correct</td>
</tr>
<tr>
<td>Status-pending (Y0011/AIPSX)²</td>
<td>Not meaningful³</td>
</tr>
<tr>
<td>Status-pending (1Y1Y1/AIPSX)²</td>
<td>Correct; residual count of last used CCW</td>
</tr>
<tr>
<td>Status-pending (1Y111/AIPSX); command chaining suppressed because of alert status²</td>
<td>Correct; residual count of last used CCW</td>
</tr>
<tr>
<td>Status-pending (YYYYY/AIPSX); after termination by HALT SUBCHANNEL²</td>
<td>Unpredictable</td>
</tr>
<tr>
<td>Status-pending (00001/AIPSX); after termination by CLEAR SUBCHANNEL</td>
<td>Not meaningful³</td>
</tr>
<tr>
<td>Status-pending (YY1Y1/AIPSX); operation completed normally at the subchannel²</td>
<td>Correct; indicates the residual count</td>
</tr>
</tbody>
</table>

Contents of Count Field in the SCSW (Part 1 of 2)
<table>
<thead>
<tr>
<th>Subchannel State</th>
<th>Count</th>
</tr>
</thead>
<tbody>
<tr>
<td>Status-pending (1Y11/AIPSX); command chaining terminated because of alert status</td>
<td>Correct; original count of CCW specifying the new I/O operation</td>
</tr>
<tr>
<td>Status-pending (10001/AIPSX) because of alert status</td>
<td>Not meaningful</td>
</tr>
</tbody>
</table>

Explanation:

1. In situations where more than a single condition exists because of, for example, alert status that is described by program check and unit check, the entry appearing first in the table takes precedence.

The meaning of the notation in this column is as follows:

- **A**: Alert status
- **I**: Intermediate status
- **P**: Primary status
- **S**: Secondary status
- **X**: Status-pending

The allowed combination of status-control-bit settings is shown to the left of the "I" symbol.

Bit settings are specified as follows:

- **0**: Corresponding condition is not indicated.
- **1**: Corresponding condition is indicated.
- **U**: Unpredictable. The corresponding condition is not meaningful when the subchannel is not status-pending.
- **Y**: Corresponding condition is not significant and is indicated as a function of the subchannel state.

2. The subchannel may also be resume-pending.

3. The contents of the count field are not meaningful because the count field is not valid when the SCSW is stored and the subchannel is in the given state.

Notes:

1. The count is unpredictable unless IDAW check is indicated, in which case the count may not correctly reflect the number of bytes transferred to or from main storage but will (when used in conjunction with the CCW address) designate a byte location within the page in which the channel-control-check condition was recognized.

2. During a storage access, the maximum number of bytes that can be stored by a channel subsystem is model-dependent. If a channel-data-check condition is recognized during that access, the number of bytes transferred to or from storage may not be detectable by the channel subsystem. Consequently, the number of bytes transferred to or from storage may not be correctly reflected by the residual count. However, the residual count that is stored when used in conjunction with the storage-access code and the CCW address designates a byte location within the page in which the channel-data-check condition was recognized.

Contents of Count Field in the SCSW (Part 2 of 2)
The extended-status word (ESW) provides additional information to the program about the subchannel and its associated device. The ESW is placed in words 3-7 of the IRB designated by the second operand of TEST SUBCHANNEL when TEST SUBCHANNEL is executed and the subchannel designated is operational. If the subchannel is status-pending or status-pending with any combination of primary, secondary, intermediate, or alert status (except as noted in the next paragraph) when TEST SUBCHANNEL is executed, the ESW may have one of the following types of extended-status formats:

**Format 0:** Subchannel logout in word 0, an ERW in word 1, a failing-storage address or zeros in word 2, and zeros in words 3-4

**Format 1:** Zeros in bytes 0 and 2-3 of word 0, the LPUM in byte 1 of word 0, and zeros in words 1-4

**Format 2:** Zeros in byte 0, the LPUM in byte 1, and the device-connect time in bytes 2-3 of word 0; zeros in words 1-4

**Format 3:** Zeros in byte 0, the LPUM in byte 1, and unpredictable values in bytes 2 and 3 of word 0; zeros in words 1-4

Bytes 0-3 of word 0 of the ESW contain unpredictable values if any of the following conditions is met:

1. The subchannel is not status-pending.
2. The subchannel is status-pending alone, and the extended-status-word-format bit is zero.
3. The subchannel is status-pending with intermediate status alone for other than the intermediate interruption condition due to suspension.

The type of extended-status format stored depends upon conditions existing at the subchannel at the time TEST SUBCHANNEL is executed. The conditions under which each of the types of formats is stored are described in the remainder of this section.

**EXTENDED-STATUS FORMAT 0**

The ESW stored by TEST SUBCHANNEL is a format-0 ESW when the extended-status-word-format bit (bit 5, word 0 of the SCSW) is one and the subchannel is status-pending with any combination of status as defined in the figure "Relationship between Subchannel-Logout Data and SCSW Bits." In this case, subchannel-logout information and an ERW are stored in the extended-status word. Subchannel logout provides detailed model-independent information, relating to a subchannel and describing equipment errors detected by the channel subsystem. The information is provided to aid the recovery of an I/O operation, a device, or both. Whenever subchannel logout is provided, the error conditions relate only to the subchannel reporting the error. If I/O operations involving other subchannels have been affected by the error condition, those subchannels also provide similar subchannel-logout information. An extended-report word provides additional information relating to the cause of the malfunction.

A format-0 ESW has this format:

<table>
<thead>
<tr>
<th>0</th>
<th>Subchannel Logout</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Extended-Report Word</td>
</tr>
<tr>
<td>2</td>
<td>Failing-Storage Address</td>
</tr>
<tr>
<td>3</td>
<td>Zeros</td>
</tr>
</tbody>
</table>

**Subchannel Logout**

The subchannel logout has this format:

```
0 ESF LPUM 0 FVF SA TC DE A SC
0 1 8 16 22 24 26 31
```

**Extended-Status Flags (ESF):** Any of the bits 1-7, when one, specify that an error-check condition has been detected by the channel subsystem. The following indications are provided in the ESF field:

1. **Key Check.** Bit 1, when one, indicates that the channel subsystem, when accessing data, when attempting to update the measurement block, or when attempting to fetch either a CCW or an IDAW, has detected an invalid checking-block code (CBC) on the associated storage key. The channel-data-check bit (bit 12 of word 2 of the SCSW), the measurement-block data-check bit (bit 3 of word 0 of the ESW), the CCW-check bit (bit 5 of word 0 of the ESW), or the IDAW-check bit (bit 6 of word 0 of the ESW) identifies the source of the key error.
Note: This condition may be indicated to the program when an invalid checking-block code on a key is detected but the data, CCW, or IDAW is not used when prefetching. In this case, the failing-storage-address-validity bit (bit 6 of the ERW) is one, indicating that an absolute address of a location within the invalid CBC is stored in word 2 of the ESM.

2. Measurement-Block Program Check. Bit 2, when one, indicates that the channel subsystem, in attempting to update the measurement block, has detected an invalid absolute address when combining the measurement-block index with the measurement-block origin for this subchannel.

3. Measurement-Block Data Check. Bit 3, when one, indicates that a malfunction has been detected involving the data of the measurement block in main storage. (See the section "Measurement Block" in Chapter 17, "I/O Support Functions.") Measurement-block data check is indicated when the measurement block is updated and an invalid checking-block code (CBC) is detected on the storage used to contain the measurement data or on the associated key. When invalid CBC on the associated key is detected, the key-check bit, bit 1 of the ESF field, is also stored as one.

4. Measurement-Block Protection Check. Bit 4, when one, indicates that the channel subsystem, when attempting to update the measurement block, has been prohibited from accessing the measurement block because the storage key does not match the measurement-block key (see the section "Measurement Block" in Chapter 17, "I/O Support Functions"). The key provided by SET CHANNEL MONITOR is used for the access of storage associated with measurement-block-update operations (see the section "SET CHANNEL MONITOR" in Chapter 14, "I/O Instructions").

Note: Whenever any of the measurement-check conditions, bits 2-4, is indicated, the channel subsystem sets the subchannel measurement-block-update-enable bit to zero, disabling the storing of measurement data for the subchannel (see the section "Path-Management-Control Word" in Chapter 15, "Basic I/O Functions").

5. CCW Check. Bit 5, when one, indicates that an invalid CBC on the contents of the CCW or its associated key has been detected. When either of these conditions is detected, the I/O operation is terminated, the subchannel becomes status-pending with primary and alert status, the extended-status-word-format bit in the SCSW is stored as one, and channel-control check is indicated in the subchannel-status field. The subchannel also becomes status-pending with secondary status as a function of the type of termination or status received from the device. When invalid CBC on the associated key is detected, the key-check bit, bit 1 of the ESF field, is also stored as one.

Note: This condition may be indicated to the program when an invalid checking-block code on the contents of a prefetched IDAW is detected but the CCW is not used. In this case, the failing-storage-address-validity bit (bit 6 of the ERW) is one, indicating that an absolute address of a location within the invalid CBC is stored in word 2 of the ESM.

6. IDAW Check. Bit 6, when one, indicates that an invalid CBC on the contents of an IDAW or its associated key has been detected. When either of these conditions is detected, the I/O operation is terminated with the device, the subchannel becomes status-pending with primary and alert status, the extended-status-word-format bit in the SCSW is one, and channel-control check is indicated in the subchannel-status field. The subchannel also becomes status-pending with secondary status as a function of the type of termination or status received from the device. When invalid CBC on the associated key is detected, the key-check bit, bit 1 of the ESF field, is also one.

Note: This condition may be indicated to the program when an invalid checking-block code on the contents of a prefetched IDAW is detected but the IDAW is not used. In this case, the failing-storage-address-validity bit (bit 6 of the ERW) is one, indicating that an absolute address of a location within the invalid CBC is stored in word 2 of the ESM. Detection of a channel-data-check condition does not cause the CCW-check and IDAW-check bits to be stored as ones.

7. Reserved. Bit 7 is stored as zero.

Last-Path-Used Mask (LPUM): Bits 8-15 indicate the channel path that was last used for communicating or transferring information between the channel subsystem and the device. The bit correspond-

Chapter 16. I/O Interruptions 16-37
ing to the channel path in use is set whenever one of the following occurs:

1. The first command of a start-subchannel function is accepted by the device (see the section "Activity Control" earlier in this chapter).

2. The device and channel subsystem are actively communicating when the channel subsystem performs the suspend function for the channel program in execution.

3. The channel subsystem accepts status from the device that is recognized as an interruption condition, or a condition has been recognized that suppresses command chaining (see the section "Inter­ruption Conditions" earlier in this chapter).

4. The channel subsystem recognizes an interface-control-check condition (see the section "Interface-Control Check" earlier in this chapter), and no subchannel-logout information is currently present at the subchannel.

The LPUM field contains the most recent setting and is valid whenever the ESW contains information in one of the formats 0-3 (see the section "Extended-Status Word" earlier in this chapter) and the SCSW is stored. When subchannel-logout information is present in the ESW, a zero LPUM-field-validity flag indicates that the LPUM setting is not consistent with the other subchannel-logout indications.

Field-Validity Flags (FVF): Bits 17-21 indicate the validity of the information stored in the corresponding fields of either the SCSW or the extended-status word. When the validity bit is one, the corresponding field has been stored and is usable for recovery purposes. When the validity bit is zero, the corresponding field is not usable.

This bit-significant field has meaning when channel-data check, channel-control check, or interface-control check is indicated in the SCSW. When these checks are not indicated, this field, as well as the termination-code and sequence-code fields, has no meaning. Further, when these checks are not indicated, the last-path-used-mask, device-status, and CCW-address fields are all valid. The fields are defined as follows:

17 Last-path-used mask
18 Termination code
19 Sequence code
20 Device status
21 CCW address

Storage-Access Code (SA): Bits 22-23 indicate the type of storage access that was being performed by the channel subsystem at the time of error. It pertains only to the access of storage for the purpose of fetching or storing data during execution of an I/O operation. This encoded field has meaning only when channel-data check, channel-control check, or interface-control check is indicated in the subchannel status. The access-code assignments are as follows:

00 Access type unknown
01 Read
10 Write
11 Read backward

Termination Code (IC): Bits 24-25 indicate the type of termination that has occurred. This encoded field has meaning only when channel-data check, channel-control check, or interface-control check is indicated in the SCSW. The types of termination are as follows:

00 Halt signal issued
01 Stop, stack, or normal termination
10 Clear signal issued
11 Reserved

When at least one channel check is indicated in the SCSW but the termination-code-field-validity flag is zero, it is unpredictable which, if any, termination has been signaled to the device. If more than one channel-check condition is indicated in the SCSW, the device may have been signaled one or more termination codes that are the same or different. In this situation, if the termination-code-field-validity flag is one, the termination code indicates the most severe of the terminations signaled to the device. The termination codes, in order of increasing severity, are: stop, stack, or normal termination (01); halt signal issued (00); and clear signal issued (10).

Device-Status Check (D): When the status-verification facility is installed, bit 26, when one, indicates that the subchannel logout in the ESW resulted from the channel subsystem detecting device status that had valid CBC but that contained a combination of bits that was inappropriate when the status byte was presented to the channel subsystem. When the device-status-check bit is one, the interface-control-check status bit is set to one. If, additionally, bit 20 of the subchannel-logout field has been stored as one, then the status byte in error has been stored in the device-status field of the SCSW. If the status-verification facility is not installed, bit 26 is stored as zero.

Secondary Error (E): Bit 27, when one, indicates that a malfunction of a system
component which may or may not have been directly related to any activity involving subchannels or I/O devices has occurred. Subsequent to this occurrence, the activity related to this subchannel and the associated I/O device was affected and caused the subchannel to be set status-pending with either channel-control check or interface-control check.

I/O-Error Alert (A): Bit 28, when one, indicates that subchannel logout in the ESW resulted from the signaling of I/O-error alert. The I/O-error-alert signal indicates that the control unit or device has detected a malfunction that must be reported to the channel subsystem. The channel subsystem, in response, issues a clear signal and, except as described in the next paragraph, causes interface-control check to be set and extended-status-format-0 (logout) information to be stored in the ESW.

When I/O-error alert is signaled and the subchannel has previously been set disabled or no subchannel is associated with the device, the clear signal is issued to the device, and the I/O-error-alert indication is ignored by the channel subsystem.

Sequence Code (SC): Bits 29-31 identify the I/O sequence in progress at the time of error. The sequence code pertains only to I/O operations initiated by execution of START SUBCHANNEL or RESUME SUBCHANNEL. This encoded field has meaning only when channel-data check, channel-control check, or interface-control check is indicated in the SCSW.

The sequence-code assignments are:

000 Reserved
001 A nonzero command byte has been sent by the channel subsystem, but device status has not yet been analyzed by the channel subsystem. This code is set during the initiation sequence.
010 The command has been accepted by the device, but no data has been transferred. This code is set during the initiation sequence, if the initial status is (1) channel end alone, (2) channel end and device end, (3) channel end, device end, and status modifier, or (4) all zeros.
100 The command in the current CCW (1) has not yet been sent to the device, (2) was sent but not accepted by the device, or (3) was sent and accepted but command-retry status was presented. This code is set when one of the following conditions occurs:

1. When the command address is updated during command chaining or during the initiation of a start function or resume function at the device
2. When, during the initiation sequence, the status includes attention, control-unit end, unit check, unit exception, busy, status modifier (without channel end and device end), or device end (without channel end)
3. When command retry is signaled
4. When the channel subsystem interrogates the device in the process of clearing an interruption condition
5. When the channel subsystem signals the conclusion of the chain of operations to the device during command chaining while performing the suspend function
101 The command in the current CCW has been accepted, but data transfer is unpredictable. This code applies from the time a device is logically connected to a channel path until the time it is determined that a new sequence code applies. This code may also be used when the channel subsystem places a channel path in the polling or idle state and it is impossible to determine that code 010 or 011 applies. It may also be used at other times when a channel path cannot distinguish between code 010 or 011.
110 Reserved
111 Reserved

The figure "Relationship between Subchannel-Logout Data and SCSW Bits" defines the relationship between indications provided as subchannel-logout data and the appropriate SCSW bits.
<table>
<thead>
<tr>
<th>Subchannel-Logout Condition Indicated</th>
<th>CDC</th>
<th>CCC</th>
<th>IFCC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Key check</td>
<td>V</td>
<td>V</td>
<td>-</td>
</tr>
<tr>
<td>Measurement-block-program check²</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Measurement-block-data check²</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Measurement-block-protection check²</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>CCW check</td>
<td>-</td>
<td>V</td>
<td>-</td>
</tr>
<tr>
<td>IDAW check</td>
<td>-</td>
<td>V</td>
<td>-</td>
</tr>
<tr>
<td>Last-path-used mask³</td>
<td>V</td>
<td>V</td>
<td>V</td>
</tr>
<tr>
<td>Field-validity flags</td>
<td>V</td>
<td>V</td>
<td>V</td>
</tr>
<tr>
<td>Termination code³</td>
<td>V</td>
<td>V</td>
<td>V</td>
</tr>
<tr>
<td>Device-status check</td>
<td>-</td>
<td>-</td>
<td>V</td>
</tr>
<tr>
<td>Secondary error</td>
<td>-</td>
<td>V</td>
<td>V</td>
</tr>
<tr>
<td>I/O-error alert</td>
<td>-</td>
<td>-</td>
<td>V</td>
</tr>
<tr>
<td>Sequence code³</td>
<td>V</td>
<td>V</td>
<td>V</td>
</tr>
</tbody>
</table>

**Explanation:**

- No relationship.

1. When more than one SCSW indication is signaled, the subchannel-logout conditions that are valid are the logical OR for each of the respective SCSW indications.

2. Only one measurement-block check may be indicated in a specific subchannel logout.

3. This field has a field-validity flag.

CCC  Channel-control check.

CDC  Channel-data check.

IFCC  Interface-control check.

V  Bit setting valid.

Relationship between Subchannel-Logout Data and SCSW Bits
Extended-Report Word

The extended-report word provides information to the program describing specific conditions that may exist at the device, subchannel, or channel subsystem. The extended-report word is stored when the extended-status-word-format bit (bit 5, word 0 of the SCSW) is one.

The ERW has this format:

```
000000 0 00000000 00000000 00000000
```

Failing-Storage-Address-Validity Flag (F): Bit 6, when one, indicates that the channel subsystem has detected an invalid CBC on a CCW, a data address, an IDAW, or the respective associated key and has stored in word 2 of the ESW an absolute address of a location within the invalid CBC. When an ERW is stored with bit 6 set to zero, the channel subsystem has not detected an invalid CBC while prefetching data, a CCW, or an IDAW, and zeros are stored in word 2 of the ESW.

The remaining bits of the ERW are currently reserved and are stored as zeros when the ERW is stored.

Failing-Storage Address

Word 2 of the extended-status word forms an absolute address. When the channel subsystem has detected an invalid CBC, and the failing-storage-address-validity flag (bit 6 of the ERW) is one, the failing-storage-address field contains an absolute address of a location within the invalid CBC. When the failing-storage-address-validity flag is zero, this field contains zeros.

EXTENDED-STATUS FORMAT 1

The ESW stored by TEST SUBCHANNEL is a format-1 ESW when the following conditions are met:

1. The extended-status-word-format bit (bit 5, word 0 of the SCSW) is zero.
2. The subchannel status-control field has the status-pending bit (bit 31, word 0 of the SCSW) set to one, together with:
   a. The primary-status bit (bit 29, word 0 of the SCSW) alone, or
   b. The primary-status bit and other status-control bits, or
   c. The intermediate-status bit (bit 28, word 0 of the SCSW) and the suspended bit (bit 26, word 0 of the SCSW).

3. At least one of the following conditions is indicated:
   a. The device-connect-time-measurement mode is inactive.
   b. The channel-subsystem-timing facility is not available for the subchannel.
   c. The subchannel is not enabled for the device-connect-time-measurement mode.

Zeros are stored in bytes 0 and 2-3 of word 0, and the LPUM is stored in byte 1 of word 0. Zeros are stored in words 1-4.

The device-connect-time-measurement mode is made inactive when SET CHANNEL MONITOR is executed and bit 31 of general register 1 is zero.

A format-1 ESW has this format:

```
| 0 |
| 1 |
| 4 |
```

Last-Path-Used Mask (LPUM): For a definition of the LPUM, see the description of bits 8-15 of the subchannel logout in the section "Subchannel Logout" earlier in this chapter.

EXTENDED-STATUS FORMAT 2

The ESW stored by TEST SUBCHANNEL is a format-2 ESW when the following conditions are met:

1. The extended-status-word-format bit (bit 5, word 0 of the SCSW) is zero.
2. The channel-subsystem-timing facility is available for the subchannel.
3. The subchannel is enabled for the device-connect-time-measurement mode.
4. The device-connect-time-measurement mode is active.

5. The subchannel status-control field has the status-pending bit (bit 31, word 0 of the SCSW) set to one, together with:
   a. The primary-status bit (bit 29, word 0 of the SCSW) alone, or
   b. The primary-status bit and other status-control bits, or
   c. The intermediate-status bit (bit 28, word 0 of the SCSW) and the suspended bit (bit 26, word 0 of the SCSW).

Zeros are stored in byte 0 of word 0, the LPUM is stored in byte 1 of word 0, and the device-connect time is stored in bytes 2-3 of word 0. Zeros are stored in words 1-4.

A format-2 ESW has this format:

```
0  LPUM  DCTI
1
4  Zeros
```

**Last-Path-Used Mask (LPUM):** For a definition of the LPUM, see the description of bits 8-15 of the subchannel logout in the section "Subchannel Logout" earlier in this chapter.

**Device-Connect-Time Interval (DCTI):** Bits 16-31 contain the binary count of time increments accumulated by the channel subsystem during the time that the channel subsystem and the device were actively communicating and the subchannel was subchannel-active. The time increment of the DCTI is 128 microseconds.

If the above conditions for the storing of the DCTI value in the ESW are met but the device-connect-time-measurement mode was made active by SET CHANNEL MONITOR subsequent to execution of START SUBCHANNEL for this subchannel, the DCTI value stored is greater than or equal to zero and less than or equal to the correct DCTI value.

Note: The DCTI value stored in the ESW is the same as that used to update the corresponding measurement-block data for the subchannel if the measurement-block-update mode is in use for the subchannel. If the measurement-block-update mode for the channel subsystem is active and the subchannel is enabled for the device-connect-time-measurement mode but no DCTI value is stored in the ESW (because of the presence of subchannel-logout information), or if the DCTI is zeros, then nothing is added to the corresponding measurement-block data.

**EXTENDED-STATUS FORMAT 3**

The ESW stored by TEST SUBCHANNEL is a format-3 ESW when the extended-status-word-format bit (bit 5, word 0 of the SCSW) is zero and the subchannel is status-pending with (1) secondary status, alert status, or both when primary status is not also present, or (2) intermediate status when the subchannel is not suspended. Zeros are stored in byte 0 of word 0, and the LPUM is stored in byte 1 of word 0. Bytes 2-3 of word 0 contain unpredictable values. Zeros are stored in words 1-4.

A format-3 ESW has this format:

```
0  LPUM XXXXXXXX XXXXXXXX
1
4  Zeros
```

**Last-Path-Used Mask (LPUM):** For a definition of the LPUM, see the description of bits 8-15 of the subchannel logout in the section "Subchannel Logout" earlier in this chapter.

An "X" in the format indicates the bit may be zero or one.

The figure "Information Stored in ESW" summarizes the conditions at the subchannel under which each type of information is stored in the ESW.
## Subchannel Conditions When IRB Is Stored

<table>
<thead>
<tr>
<th>Subchannel-Status Word</th>
<th>Path-Management Control Word</th>
<th>Extended-Status Word (ESW), Word 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>L Bit</td>
<td>Device-Connect-Time-Msrmnt Mode</td>
<td>Device-Connect-Time-Msrmnt-Mode-Enable Bit</td>
</tr>
<tr>
<td>Sus-pended Bit</td>
<td>Timing-Facility Bit</td>
<td>Contents</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Format 0,1,2,3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bytes</td>
</tr>
<tr>
<td>---0</td>
<td>U</td>
<td><strong>XXX</strong></td>
</tr>
<tr>
<td>00001</td>
<td>0</td>
<td>1 ZMZZ</td>
</tr>
<tr>
<td>01001</td>
<td>1</td>
<td>2 ZMDD</td>
</tr>
<tr>
<td><strong>1</strong></td>
<td>0</td>
<td>1 ZMZZ</td>
</tr>
<tr>
<td>01001</td>
<td>1</td>
<td>2 ZMDD</td>
</tr>
<tr>
<td><strong>1</strong></td>
<td>0</td>
<td>3 ZMXX</td>
</tr>
<tr>
<td>10001</td>
<td>0</td>
<td>RRRR</td>
</tr>
</tbody>
</table>

### Explanation:
- Defined to be not meaningful when X is zero.
- Bits may be zeros or ones.
- Information not relevant in this situation.
- A Alert status.
- D Accumulated device-connect-time-interval (DCTI) value stored in bytes 2 and 3.
- I Intermediate status.
- L Extended-status-word format.
- M Last-path-used mask (LPUM) stored in byte 1.
- P Primary status.
- R Subchannel-logout information stored in word 0.
- S Secondary status.
- U No format defined.
- X Status-pending.
- Z Bits are stored as zeros.

### Information Stored in ESW

Chapter 16. I/O Interruptions 16-43
EXTENDED-CONTROL WORD

The extended-control word provides additional information to the program describing conditions that may exist at the channel subsystem, subchannel, or device. The extended-control (E) bit (bit 14, word 0 of the SCSW), when one, indicates that model-dependent information has been stored in the extended-control word.

The extended-control word may be stored only when the extended-status-word-format bit (bit 5, word 0 of the SCSW) is also stored as one.

The information provided in the extended-control word is as follows:

<table>
<thead>
<tr>
<th>SCSW Word 0</th>
<th>ECW Words 0-7</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bits¹</td>
<td></td>
</tr>
<tr>
<td>5 14</td>
<td></td>
</tr>
<tr>
<td>0 0</td>
<td>Unpredictable²</td>
</tr>
<tr>
<td>1 0</td>
<td>Unpredictable²</td>
</tr>
<tr>
<td>1 1</td>
<td>Model-dependent information³</td>
</tr>
</tbody>
</table>

¹ The combination 01 is reserved for future use.
² If stored, the value of these words is unpredictable.
³ Unused bits in the model-dependent information are stored as zeros.
The I/O support functions are those functions of the channel subsystem that are not directly related to the initiation or control of I/O operations. The following I/O support functions are described in this chapter: channel-subsystem monitoring, signals and resets, externally initiated functions, status verification, address-limit checking, configuration alert, and channel-subsystem recovery.

CHAPTER 17. I/O SUPPORT FUNCTIONS

Chapter 17. I/O Support Functions 17-1
the facility is provided have the timing-facility bit (bit 14 of word 1) stored as one in the associated subchannel-information block. (See the section "Subchannel-Information Block" in Chapter 15, "Basic I/O Functions.") If the channel-subsystem-timing facility is not provided for the subchannel, its timing-facility bit is stored as zero.

Subchannels that do not have the channel-subsystem-timing facility provided are those for which the characteristics of the associated device, the manner in which it is attached to the channel subsystem, or the channel-subsystem resources required to support the device are such that use of the channel-subsystem-timing facility is precluded.

The channel-subsystem-timing facility consists of at least one channel-subsystem timer and the associated logic and storage required for computing and recording the elapsed-time intervals for use by the two measurement facilities. The aspects of the channel-subsystem-timing facility that are of importance to the program are described below.

Channel-Subsystem Timer

Each channel-subsystem timer is a binary counter that is not accessible to the program. The channel-subsystem timer is incremented by adding a one to the rightmost bit position every 128 microseconds. When incrementing the channel-subsystem timer causes a carry out of the leftmost bit position, the carry is ignored, and counting continues from zero. No indications are generated as a result of the overflow.

Just as every CPU has access to a TOD clock, every channel subsystem has access to at least one channel-subsystem timer. When multiple channel-subsystem timers are provided, synchronization among these timers is also provided, creating the effect that all the timing facilities of the channel subsystem share a single timer. Synchronization among these timers may be supplied either through some TOD clock or independently by the channel subsystem.

If the TOD clocks are not synchronized, the elapsed times measured by the channel-subsystem-timing facility may, depending upon the model, have unpredictable values for some or all of the subchannels, depending on the particular channel-subsystem timer and the way the associated devices are physically attached to the system. The values are unpredictable for those devices attached to the system by separately configurable channel paths whose associated CPU TOD clocks are not synchronized.

Synchronization: If either the measurement-block-update mode or device-connect-time-measurement mode is active and any of the channel-subsystem timers are found to be out of synchronization, a channel-subsystem-timer-sync fault is recognized, and a channel report is generated to alert the program (see the section "Channel-Subsystem Recovery" later in this chapter). If neither of these modes is active, the lack of synchronization is not recognized.

MEASUREMENT-BLOCK UPDATE

The measurement-block-update facility provides the program with the capability of accumulating performance information for designated subchannels. The program designates a contiguous area of absolute storage and subdivides this area into 32-byte blocks, one block for each designated subchannel. Information is accumulated in the block designated for the subchannel by the program each time an I/O operation or chain of I/O operations initiated by START SUBCHANNEL is suspended or completed. The completion of an I/O operation or chain of I/O operations is normally signaled by the primary interruption condition. Accumulation of performance information by the measurement-block-update facility is under program control by means of the measurement-mode-control bit for measurement-block update as specified by the execution of SET CHANNEL MONITOR, and by the measurement-block-update enable bit as specified by the execution of MODIFY SUBCHANNEL. Five fields are defined in the measurement block in which measurement data is accumulated by the measurement-block-update facility: SSCH+RSCH count, sample count, device-connect time, function-pending time, and device-disconnect time.

Measurement Block

The measurement block is a 32-byte area at the location designated by the program, using the measurement-block origin in conjunction with the measurement-block index. The measurement block contains the accumulated values of the measurement data described below. When the measurement-block-update mode is active and the subchannel is enabled for measurement-block update, the measurement-block-update facility accumulates the values for the measurement data that accrue during the execution of an I/O operation or chain of I/O operations initiated by START SUBCHANNEL.
When the I/O operation or chain of I/O operations is suspended or completed at the subchannel and no error condition is encountered, the accrued values are added to the accumulated values in the measurement block for that subchannel. If an error condition is detected and subchannel-logout information is stored in the extended-status word (ESW), the accrued values are not added to the accumulated values in the measurement block for the subchannel, and the two count fields are not incremented.

If any of the accrued time values is detected to exceed the internal storage provided for accruing these values, none of the accrued values are added to the measurement block for the subchannel, the sample count is not incremented, but the SSCH+RSCH count is incremented.

Accesses to the measurement block by the measurement-block-update facility, in order to accumulate measurement data at the suspension or completion of an I/O function, appear block-concurrent to CPUs. CPU accesses to the block, either fetches or stores, are inhibited during the time the measurement-block update is being performed by the measurement-block-update facility.

The measurement block has the following format:

<table>
<thead>
<tr>
<th>Word</th>
<th>SSCH+RSCH Count</th>
<th>Sample Count</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Device-Connect Time</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>Function-Pending Time</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Device-Disconnect Time</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**SSCH+RSCH Count:** Bits 0-15 of word 0 are used as a binary counter. When either the suspend function is performed or the primary interruption condition is recognized during the performance of a start function, the counter is incremented by adding one in bit position 15, and the measurement data is stored. The counter wraps around from the maximum value of 65,535 to 0. The program is not alerted when counter overflow occurs.

If the measurement-block-update mode is active and the subchannel is enabled for measuring, the SSCH+RSCH count is incremented even when the lack of measured values for an individual start function precludes the updating of the sample count and words 1-3, or when the timing-facility bit for the subchannel is zero. The SSCH+RSCH count is not incremented if the measurement-block-update mode is inactive, if the subchannel is not enabled for the measurement-block update, or if subchannel-logout information has been generated for the start function.

**Sample Count:** Bits 16-31 of word 0 are used as a binary counter. When words 1, 2, and 3 of the measurement block are updated, the counter is incremented by adding one in bit position 31. On some models, certain conditions may preclude the measurement-block-update facility obtaining the accrued values of the measurement data for an individual start function, even when the measurement-block-update mode is active and the subchannel is enabled for that mode. In this situation, the sample-count field is not incremented.

The counter wraps around from the maximum value of 65,535 to 0. The program is not alerted when counter overflow occurs. This field is not updated if the channel-subsystem-timing facility is not provided for the subchannel.

The System Library publication for the system model specifies the conditions, if any, that preclude the updating of the sample count and words 1, 2, and 3 of the measurement block.

**Device-Connect Time:** Bits 0-31 of word 1 contain the accumulation of measured device-connect-time intervals. The device-connect-time interval (DCTI) is the sum of the time intervals measured whenever the device is logically connected to a channel path for purposes of transferring information between it and the channel subsystem.

The time intervals are measured using a resolution of 128 microseconds. The accumulated value is modulo approximately 152.71 hours, and the program is not alerted when an overflow occurs. This field is not updated if (1) the channel-subsystem-timing facility is not provided for the subchannel, (2) the measurement-block-update mode is inactive, or (3) any of the three time values accrued for the current start function has been detected to exceed the internal storage in which it was accrued.

Accumulation of device-connect-time intervals for a subchannel and storing this data in the ESW are not affected by whether the measurement-block-update mode is active. (See the section "Device-Connect-Time Measurement" later in this chapter.)

**Function-Pending Time:** Bits 0-31 of word 2 contain the accumulated SSCH- and RSCH-function-pending time. Function-
pending time is the time interval between acceptance of the start function (or resume function if the subchannel is in the suspended state) at the subchannel and acceptance of the first command associated with the initiation or resumption of channel-program execution at the device.

When channel-program execution is suspended because of a suspend flag in the first CCW of a channel program, the suspension occurs prior to transferring the first command to the device. In this case, the function-pending time accumulated up to that point is added to the value in the function-pending-time field of the measurement block. Function-pending time is not accrued while the subchannel is suspended. Function-pending time begins to be accrued again, in this case, when RESUME SUBCHANNEL is subsequently executed while the designated subchannel is in the suspended state.

The function-pending-time interval is measured using a resolution of 128 microseconds. The accumulated value is modulo approximately 152.71 hours, and the program is not alerted when an overflow occurs. This field is not updated if the channel-subsystem-timing facility is not provided for the subchannel.

Device-Disconnect Time: Bits 0-31 of word 3 contain the accumulated device-disconnect time. Device-disconnect time is the sum of the time intervals measured whenever the device is logically disconnected from the channel subsystem while the subchannel is subchannel-active.

Device-disconnect time is not accrued while the subchannel is in the suspended state. Device-disconnect time begins to be accrued again, in this case, on the first device disconnection after channel-program execution has been resumed at the device (the subchannel is again subchannel-active).

The device-disconnect-time interval is measured by using a resolution of 128 microseconds. The accumulated value is modulo approximately 152.71 hours; the program is not alerted when an overflow occurs. This field is not updated if the channel-subsystem-timing facility is not provided for the subchannel.

Words 4-7 of the measurement block are not updated, but are reserved for future use.

Measurement-Block Origin

The measurement-block origin designates the absolute address of the beginning of the measurement-block area on a 32-byte boundary in main storage. The measurement-block origin is passed from general register 2 to the measurement-block-update facility when SET CHANNEL MONITOR is executed with bit 30 of general register 1 set to one.

Measurement-Block Key

Bits 0-3 of general register 1 form the four-bit access key to be used for subsequent measurement-block updates when SET CHANNEL MONITOR causes the measurement-block-update mode to be made active. The measurement-block key is passed to the measurement-block-update facility whenever the measurement-block origin is passed.

Measurement-Block Index

The measurement-block index is set at the subchannel by means of the execution of MODIFY SUBCHANNEL. The measurement-block index designates which 32-byte measurement block, relative to the measurement-block origin, is to be used for accumulating the measurement data for the designated subchannel. The location of the measurement block of the designated subchannel is computed by the measurement-block-update facility by appending five rightmost zeros to the measurement-block index of the subchannel and adding the result to the measurement-block origin. The result is the absolute address of the 32-byte measurement block for that subchannel. When the computed measurement-block address exceeds $2^{31}$ - 1, a measurement-block program-check condition is recognized, and measurement-block updating does not occur for the preceding subchannel-active period.

Programming Note

The initial value of the measurement-block index is zero. The program is responsible for setting the measurement-block index to the proper value prior to enabling the subchannel for the measurement-block-update mode and making the mode active. To preclude the possibility of unpredictable results for the accumulated data in the measurement block, each subchannel for which measurement data is to be accumulated must have a different value for its measurement-block index.
Measurement-Block-Update Mode

The measurement-block-update mode is made active by executing SET CHANNEL MONITOR when bit 30 of general register 1 is one. If bit 30 of general register 1 is zero when SET CHANNEL MONITOR is executed, the mode is made inactive. When the measurement-block-update mode is inactive, no measurement values are accumulated in main storage. When the measurement-block-update mode is made active, the contents of general register 2 are passed to the measurement-block-update facility as the absolute address of the measurement-block origin. Bits 0-3 of general register 1 are also passed to the measurement-block-update facility as the access key to be used when updating the measurement block for each subchannel. When the measurement-block-update mode is active, measurements are accumulated in individual blocks within the measurement-block area for subchannels whose measurement-block-update enable bit is one. (See the section "Measurement Block" earlier in this chapter for a description of the measurement data that is accumulated.)

If the measurement-block-update mode is already active when SET CHANNEL MONITOR is executed, the values for the measurement-block origin and measurement-block key that are used for a subchannel enabled for measuring depend on whether SET CHANNEL MONITOR is executed prior to, during, or subsequent to execution of START SUBCHANNEL for that subchannel. If SET CHANNEL MONITOR is executed prior to START SUBCHANNEL, the current measurement-block origin and measurement-block key are in control. If SET CHANNEL MONITOR is executed during or subsequent to execution of START SUBCHANNEL, it is unpredictable whether the measurement-block origin and measurement-block key that are in control are old or current.

Measurement-Block-Update Enable

Bit 11, word 1, of the SCHIB is the measurement-block-update enable bit. This bit provides the capability of controlling the accumulation of measurement data for designated subchannels. The initial value of the enable bit is zero. When MODIFY SUBCHANNEL is executed with this enable bit set to one in the SCHIB operand, the subchannel is enabled for the measurement-block-update mode. If the measurement-block-update mode is active, the measurement-block-update facility begins accumulating measurement data for the designated subchannel when START SUBCHANNEL is next executed. Conversely, if MODIFY SUBCHANNEL is executed with this enable bit set to zero, the subchannel is disabled for the measurement-block-update mode, and no additional measurement data is accumulated for that subchannel.

Time-Interval-Measurement Accuracy

On some models, when time intervals are to be measured and condition code 0 is set for START SUBCHANNEL (or RESUME SUBCHANNEL in the case of a suspended subchannel), a period of latency may occur prior to the initiation of the function-calling time measurement. The System Library publication for the system model specifies the mean latency value and variance for each of the measured time intervals.

Programming Notes

1. Excessive delays may be encountered by the channel subsystem when attempting to update measurement data if the program is concurrently accessing the same measurement-block area. A programming convention should ensure that the storage block designated by SET CHANNEL MONITOR is made read-only while the measurement-block-update mode is active.

2. To ensure that programs written to support measurement functions are executed properly, the program should initialize all the measurement blocks to zeros prior to making the measurement-block-update mode active. Only zeros should appear in the unused words (words 4-7) of the measurement blocks.

3. When the incrementing of an accumulated value causes a carry to be propagated out of bit position 0, the carry is ignored, and accumulating continues from zero on.

DEVICE-CONNECT-TIME MEASUREMENT

The device-connect-time-measurement facility provides the program with the capability of retrieving the length of time that a device is actively communicating with the channel subsystem while executing a channel program. The measured length of time that the device is actively communicating on a channel path during the execution of a channel program is called the device-connect-time interval (DCTI). If the channel-subsystem-timing facility is available for the subchannel, the DCTI value is passed to the program in the extended-status word (ESW) at the completion of
the operation when TEST SUBCHANNEL (1) clears the primary interruption condition or (2) clears the intermediate interruption condition alone while the subchannel is suspended. The DCTI value passed in the ESW pertains to the previous subchannel-active period. The storing of the DCTI value in the ESW is under program control by means of the measurement-mode-control bit for device-connect time as specified by the execution of SET CHANNEL MONITOR, and by the device-connect-time-measurement-enable bit as specified by the execution of MODIFY SUBCHANNEL. However, the DCTI value is not stored in the ESW if the start function initiated by START SUBCHANNEL is terminated because of an error condition that is described by subchannel logout (see the section "Extended-Status Format 0" in Chapter 16, "I/O Intermittent" Suppressed)). In this case, the extended-status-word-format bit of the SCSW is stored as one, indicating that the ESW contains subchannel-logout information describing the error condition. See the section "Extended-Status Word" in Chapter 16, "I/O Intermittent" Suppressed for the description of the subchannel-logout information. If the accrued DCTI value exceeded 8,388,608 seconds during the previous subchannel-active period, then the maximum value (FFFF hex) is passed in the ESW.

Device-Connect-Time-Measurement Mode

The device-connect-time-measurement mode is made active by executing SET CHANNEL MONITOR when bit 31 of the general register 1 is one. If bit 31 of the general register 1 is zero when SET CHANNEL MONITOR is executed, the mode is made inactive, and DCTIs are not passed to the program. If the channel-subsystem-timing facility is available for the subchannel, the device-connect-time-measurement mode is active, and the subchannel is enabled for the mode, the DCTI value is passed to the program in the ESW stored when TEST SUBCHANNEL (1) clears the primary interruption condition with no subchannel-logout information indicated in the SCSW extended-status-word-format bit is zero) or (2) clears the intermediate interruption condition alone while the subchannel is suspended.

If a start function is currently being performed with a subchannel enabled for the device-connect-time-measurement mode when SET CHANNEL MONITOR makes this mode active for the channel subsystem, the value of the DCTI stored under the appropriate conditions may be zero, a partial result, or the full and correct values, depending on the mode and the progress of the start function at the time the mode was activated.

Provision of the DCTI value in the measurement-block area is not affected by whether the device-connect-time-measurement mode is active.

Device-Connect-Time-Measurement Enable

Bit 12, word 1, of the SCHIB is the device-connect-time-measurement enable bit. This bit provides the program with the capability of controlling the storing of DCTI values for a subchannel when the device-connect-time-measurement mode is active. The initial value of the enable bit is zero. When MODIFY SUBCHANNEL is executed with this enable bit set to one, the subchannel is enabled for the device-connect-time-measurement mode. If the device-connect-time-measurement mode is active, the device-connect-time-measurement enable bit of the extended-status-word-format bit set to one in the ESW when START SUBCHANNEL is next executed. In this situation, the DCTI values are provided in the ESW (see the section "Extended-Status Format 2" in Chapter 16, "I/O Intermittent" Suppressed). Conversely, if MODIFY SUBCHANNEL is executed with this enable bit set to zero, the subchannel is disabled for the device-connect-time-measurement mode, and no additional DCTI values are passed to the program for that subchannel.

Signals and Resets

During system operation, it may become necessary to terminate an I/O operation or to reset either the I/O system or a portion of the I/O system. (The I/O system consists of the channel subsystem plus all of the attached control units and devices.) Various signals and resets are provided for this purpose. Three signals are provided for the channel subsystem to notify an I/O device to terminate an operation or perform a reset function or both. Two resets are provided to cause the channel subsystem to set to zero certain information contained either at the I/O device or at the channel subsystem.

Signals

The request that the channel subsystem initiate a signaling sequence is made by one of the following:

1. The program executing the CLEAR SUBCHANNEL, HALT SUBCHANNEL, or RESET CHANNEL PATH instruction
2. The I/O device signaling I/O-error alert.

3. The channel subsystem itself upon detecting certain error conditions or equipment malfunctions.

The three signals are the halt signal, the clear signal, and the reset signal.

**Halt Signal**

The halt signal is provided so the channel subsystem can terminate an I/O operation. The halt signal is issued by the channel subsystem as part of the halt function performed subsequent to the execution of HALT SUBCHANNEL. The halt signal is also issued by the channel subsystem when certain error conditions are encountered. The halt signal results in the channel subsystem using the interface-disconnect sequence control defined in the System library publication IBM System/360 and System/370 I/O Interface Channel to Control Unit OEMI, GA22-6974.

**Clear Signal**

The clear signal is provided so the channel subsystem can terminate an I/O operation and reset status and control information contained at the device. The clear signal is issued as part of the clear function performed subsequent to the execution of CLEAR SUBCHANNEL. The clear signal is also issued by the channel subsystem when certain error conditions or equipment malfunctions are detected by the I/O device or the channel subsystem. The clear signal results in the channel subsystem using the selective-reset sequence control defined in the System library publication IBM System/360 and System/370 I/O Interface Channel to Control Unit OEMI, GA22-6974.

If an I/O operation is in progress at the device and the device is actively communicating over a channel path in the execution of that I/O operation when a clear signal is received on that channel path, the device immediately disconnects from that channel path. Data transfer and any operation using the facilities of the control unit are immediately concluded and the I/O device is not necessarily positioned at the beginning of a block. Mechanical motion not involving the use of the control unit, such as rewinding magnetic tape or positioning a disk-access mechanism, proceeds to the normal stopping point, if possible. The device may appear busy until termination of the mechanical motion or the inherent cycle of operation, if any, whereupon it becomes available. Status information in the device and control unit is reset, but an interruption condition may be generated upon the completion of any mechanical operation.

**Reset Signal**

The reset signal is provided so the channel subsystem can reset all I/O devices on a channel path. The reset signal is issued by the channel subsystem as part of the channel-path-reset function performed subsequent to the execution of RESET CHANNEL PATH. The reset signal is also issued by the channel subsystem as part of the I/O-system-reset function. The reset signal results in the channel subsystem using the system-reset sequence control defined in the System Library publication IBM System/360 and System/370 I/O Interface Channel to Control Unit OEMI, GA22-6974.

**RESETS**

Two resets are provided so the channel subsystem can reinitialize certain information contained at either the I/O device or the channel subsystem. The request that the channel subsystem initiate one of the reset functions is made by one of the following:

1. The program executing the RESET CHANNEL PATH instruction.
2. The operator activating a system-reset-clear or system-reset-normal key or a load-clear or load-normal key.
3. The channel subsystem itself upon detecting certain error conditions or equipment malfunctions.

The resets are channel-path reset and I/O-system reset.

**Channel-Path Reset**

The channel-path-reset facility provides a mechanism to reset certain indications that pertain to a designated channel path at all associated subchannels. Channel-path reset occurs when the channel subsystem performs the channel-path-reset function initiated by RESET CHANNEL PATH. (See the section "RESET CHANNEL PATH" in Chapter 14, "I/O Instructions.") All internal indications of dedicated allegiance, control-unit busy, and device busy that pertain to the designated channel path are reset.

Chapter 17. I/O Support Functions 17-7
are cleared in all subchannels, and reset is signaled on that channel path. The receipt of the reset signal by control units attached to that channel path causes all operations in progress and all status, mode settings, and allegiance pertaining to that channel path of the control unit and its attached devices to be reset. (See also the description of the system-reset-signal actions in the section "I/O-System Reset" in this chapter.)

The results of the channel-path-reset function on the designated channel path are communicated to the program by means of a subsequent machine-check-interruption condition generated by the channel subsystem (see the section "Channel-Subsystem Recovery" in this chapter).

I/O-System Reset

The I/O-system-reset function is performed when the channel subsystem is powered on, when initial program loading is initiated manually (see the section "Initial Program Loading" later in this chapter), and when the system-reset-clear or system-reset-normal key is activated. The I/O-system-reset function cannot be initiated under program control; it must be initiated manually. I/O-system reset may fail to complete due to malfunctions detected at the channel subsystem or at a channel path. I/O-system reset is performed as part of subsystem reset, which also resets all floating interruption requests, including pending I/O interruptions. (See the section "Subsystem Reset" in Chapter 4, "Control.") Detailed descriptions of the effects of I/O-system reset on the various components of the I/O system appear later in this chapter.

I/O-system reset provides a means for placing the channel subsystem and its attached I/O devices in the initialized state. I/O-system reset affects only the channel-subsystem configuration in which it is performed, including all channel-subsystem components configured to that channel subsystem. I/O-system reset has no effect on any system components that are not part of the channel-subsystem configuration that is being reset. The effects of I/O-system reset on the configured components of the channel subsystem are described in the following sections.

Channel-Subsystem State: I/O-system reset causes the channel subsystem to be placed in the initialized state, with all the channel-subsystem components in the states described in the following sections. All operations in progress are terminated and reset, and all indications of prior conditions are reset. These indications include status inform-

Control Units and Devices: I/O-system reset causes a reset signal to be sent on all configured channel paths, including those which are not physically available (as indicated by the PAM bit being zero) because of a permanent error condition detected earlier. When the reset signal is received by a control unit, control-unit functions in progress, control-unit status, control-unit allegiance, and control-unit modes for the resetting channel path are reset. Device operations in progress, device status, device allegiance, and the device mode for the resetting channel path are also reset. Control-unit and device mode, allegiance, status, and I/O functions in progress for other channel paths are not affected.

For devices that are operating in single-path mode, an operation can be in progress for, at most, one channel path. Therefore, if the reset signal is received on that channel path, the operation in progress is reset. Devices that have the dynamic-reconnection feature and are operating in multipath mode, however, have the capability to establish an allegiance to a group of channel paths during an I/O operation, where all the channel paths of the path group are configured to the same channel subsystem. If an operation is in progress for a device that is operating in multipath mode and the reset signal is received on one of the channel paths of that path group, then the operation in progress is reset for the resetting channel path only. Although the operation in progress cannot continue on the resetting channel path, it can continue on the other channel paths of the path group, subject to the following restrictions:

1. If the device is actively communicating with the channel subsystem on a channel path when it receives the reset signal on that channel path, then the operation is reset unconditionally, regardless of path groups.
2. If the operation is in progress in multipath mode but the path group consists only of the resetting path, then the operation is reset.
3. Except as noted in item 2 above, if the operation in progress is
A control unit is completely reset after the reset signal has been received on all its channel paths, provided no new activity is initiated at the control unit between the receipt of the first and last reset signal. "Completely reset" means that the current operation, if any, at the control unit is terminated and that control-unit allegiance, control-unit status, and the control-unit mode, if any, are reset.

An I/O device is completely reset after the reset signal has been received on all channel paths of all control units by which the device is accessible, provided no new activity is initiated at the device between the receipt of the first and last reset signal. "Completely reset" means that the current operation, if any, at the device is terminated and that device allegiance, device status, and the device mode are reset.

In summary, system reset always causes an operation in progress to be reset for the channel path on which the reset signal is received. If the resetting channel path is the only channel path for which the operation is in progress, then the operation is completely reset. If a device is actively communicating on a channel path over which the reset signal is received, then the operation in progress is unconditionally and completely reset.

The reset signal is not received by control units and devices on channel paths from which the control unit has been partitioned. A control unit is partitioned from a channel path by means of an enable/disable switch on the control unit for each channel path by which it is accessible. Multitagged, unsolicited status, if any, remains pending at the control unit for such a channel path in this case. However, from the point of view of the program, the control unit and device appear to be completely reset if the reset signal is received by the control unit on all the channel paths by which it is currently accessible.

The resultant reset state of individual control units and devices is described in the System Library publication for the control unit.

Channel Paths: I/O-system reset causes a reset signal to be sent on all configured channel paths and causes the channel subsystem to be placed in the reset and initialized state, as described in the previous sections. As a result of these actions, all communication between the channel subsystem and its attached control units and devices is terminated and the components reset, and all configured channel paths are made quiescent or are deconfigured. The channel subsystem uses the system-reset sequence control defined in the System Library publication IBM System/360 and System/370 I/O Interface Channel to Control Unit OEMI, GA22-6974, to bring the channel paths into the quiescent state.

Subchannels: I/O-system reset causes all operations on all subchannels to be concluded. Status information, all interruption conditions (but not pending interruptions), dedicated-allegiance conditions, and internal indications regarding prior conditions and operations at all subchannels are reset, and all valid subchannels are placed in the initialized state.

In the initialized state, the subchannel parameters of all valid subchannels have their initial values. The initial values of the following subchannel parameters are zeros:

<table>
<thead>
<tr>
<th>Parameter</th>
</tr>
</thead>
<tbody>
<tr>
<td>Interruption parameter</td>
</tr>
<tr>
<td>I/O-interruption subclass code</td>
</tr>
<tr>
<td>Enabled</td>
</tr>
<tr>
<td>Limit mode</td>
</tr>
<tr>
<td>Multipath mode</td>
</tr>
<tr>
<td>Measurement mode</td>
</tr>
<tr>
<td>Path-not-operational mask</td>
</tr>
<tr>
<td>Last-path-used mask</td>
</tr>
<tr>
<td>Measurement-block index</td>
</tr>
</tbody>
</table>

The initial values of the following subchannel parameters are assigned as part of the installation procedure for the device associated with each valid subchannel:

<table>
<thead>
<tr>
<th>Parameter</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timing facility</td>
</tr>
<tr>
<td>Device number</td>
</tr>
<tr>
<td>Logical-path mask (same value as path-installed mask)</td>
</tr>
<tr>
<td>Path-installed mask</td>
</tr>
<tr>
<td>Path-available mask</td>
</tr>
<tr>
<td>Channel-path ID 0-7</td>
</tr>
</tbody>
</table>

The values assigned may depend upon the particular system model and the configuration; dependencies, if any, are described in the System Library publication for the system model. Programming considerations may further constrain the values assigned.

The initial value of the path-operational mask is all ones.

The device-number-valid bit is one for all subchannels having an assigned I/O device.

The initial value of the model-dependent area of the subchannel-information block...
is described in the System Library publication for the system model.

The initial value of the subchannel-status word and extended-status word is all zeros.

The initialized state of the subchannel is the state specified by the initial values for the subchannel parameters described above. The description of the subchannel parameters can be found in the section "Subchannel-Information Block" in Chapter 15, "Basic I/O Functions"; the section "Subchannel-Status Word" in Chapter 16, "I/O Interruptions"; and in the section "Extended-Status Word" in Chapter 16, "I/O Interruptions."

Channel-Path-Reset Facility: I/O-system reset causes the channel-path-reset facility to be reset. A channel-path-reset function initiated by RESET CHANNEL PATH, either pending or in progress, is overridden by I/O-system reset. The machine-check-interruption condition, which normally signals the completion of a channel-path-reset function, is not generated for a channel-path-reset function that is pending or in progress at the time I/O-system reset occurs.

Address-Limit-Checking Facility: I/O-system reset causes the address-limit-checking facility to be reset. The address-limit value is initialized to all zeros and validated.

Channel-Subsystem-Monitoring Facilities: I/O-system reset causes the channel-subsystem-monitoring facilities to be reset. The measurement-block-update mode and the device-connect-time-measurement mode, if active, are made inactive. The measurement-block origin and the measurement-block key are both initialized to zeros and validated.

Pending Channel Reports: I/O-system reset causes pending channel reports to be reset.

Channel-Subsystem Timer: I/O-system reset does not necessarily affect the contents of the channel-subsystem timer. In models that provide channel-subsystem-timer checking, I/O-system reset may cause the channel-subsystem timer to be validated.

Pending I/O Interruptions: I/O-system reset does not affect pending I/O interruptions. However, during subsystem reset, I/O interruptions are cleared concurrently with the performance of I/O-system reset. See the section "Subsystem Reset" in Chapter 4, "Control."
<table>
<thead>
<tr>
<th>Area Affected</th>
<th>Effect of I/O-System Reset$^1$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Channel-subsystem state</td>
<td>Reset and initialized</td>
</tr>
<tr>
<td>Control units and devices</td>
<td>Reset</td>
</tr>
<tr>
<td>Channel paths</td>
<td>Quiescent or deconfigured$^2$</td>
</tr>
<tr>
<td>Subchannels</td>
<td>Reset and initialized</td>
</tr>
<tr>
<td>Interruption parameter</td>
<td>Zeros$^3$</td>
</tr>
<tr>
<td>I/O-interruption subclass code</td>
<td>Zeros$^3$</td>
</tr>
<tr>
<td>Enabled bit</td>
<td>Zeros$^3$</td>
</tr>
<tr>
<td>Limit-mode bits</td>
<td>Installed value$^3$</td>
</tr>
<tr>
<td>Timing-facility bit</td>
<td>Zero$^3$</td>
</tr>
<tr>
<td>Multipath-mode bit</td>
<td>Zeros$^3$</td>
</tr>
<tr>
<td>Measurement-mode bits</td>
<td>Installed value$^3$</td>
</tr>
<tr>
<td>Device-number-valid bit</td>
<td>Installed value$^3$</td>
</tr>
<tr>
<td>Device number</td>
<td>Equal to path-installed mask value$^3$</td>
</tr>
<tr>
<td>Logical-path mask</td>
<td>Zeros$^3$</td>
</tr>
<tr>
<td>Path-not-operational mask</td>
<td>Zeros$^3$</td>
</tr>
<tr>
<td>Last-path-used mask</td>
<td>Installed value$^3$</td>
</tr>
<tr>
<td>Path-installed mask</td>
<td>Zeros$^3$</td>
</tr>
<tr>
<td>Measurement-block index</td>
<td>Ones$^5$</td>
</tr>
<tr>
<td>Path-operational mask</td>
<td>Installed value$^3$</td>
</tr>
<tr>
<td>Path-available mask</td>
<td>Installed value$^3$</td>
</tr>
<tr>
<td>Channel-path ID 0-7</td>
<td>Installed value$^3$</td>
</tr>
<tr>
<td>Subchannel-status word</td>
<td>Zeros$^3$</td>
</tr>
<tr>
<td>Extended-status word</td>
<td>Zeros$^3$</td>
</tr>
<tr>
<td>Model-dependent area</td>
<td>Model-dependent$^3$</td>
</tr>
<tr>
<td>Channel-path-reset facility</td>
<td>Reset</td>
</tr>
<tr>
<td>Address-limit-checking facility</td>
<td>Reset and initialized</td>
</tr>
<tr>
<td>Address-limit value</td>
<td>Zeros$^3$</td>
</tr>
<tr>
<td>Channel-subsystem-monitoring facility</td>
<td>Reset and initialized</td>
</tr>
<tr>
<td>Measurement-block-update mode</td>
<td>Inactive$^3$</td>
</tr>
<tr>
<td>Device-connect-time-measurement mode</td>
<td>Inactive$^3$</td>
</tr>
<tr>
<td>Measurement-block origin</td>
<td>Zeros$^3$</td>
</tr>
<tr>
<td>Measurement-block key</td>
<td>Zeros$^3$</td>
</tr>
<tr>
<td>Pending channel-report origin</td>
<td>Cleared</td>
</tr>
<tr>
<td>Measurement-block key</td>
<td>Unchanged/validated</td>
</tr>
<tr>
<td>Channel-subsystem timer</td>
<td></td>
</tr>
</tbody>
</table>

**Explanation:**

1. For a detailed description of the effect of I/O-system reset on each area, see the text.

2. Channel-path malfunctions may cause a channel path to be deconfigured.

3. Initialized value.

4. Also subject to model-dependent configuration controls, if any.

**Summary of I/O-System-Reset Actions**

**EXTERNALLY INITIATED FUNCTIONS**

I/O-system reset, which is an externally initiated function, is described in the section "I/O-System Reset" earlier in this chapter.

**INITIAL PROGRAM LOADING**

Initial program loading (IPL) provides a manual means for causing a program to be read from a designated device and for initiating execution of that program.

Some models may provide additional controls and indications relating to IPL; this additional information is specified in the System Library publication for the model.

IPL is initiated manually by setting the load-unit-address controls to a four-digit number to designate an input device and by subsequently activating the load-clear or load-normal key.

---

Chapter 17. I/O Support Functions 17-11
Activating the load-clear key causes a clear reset to be performed on the configuration.

Subsequently, if conditions allow, a read operation is initiated from the designated input device and associated subchannel. The read operation is executed as if a START SUBCHANNEL instruction were executed that designated (1) the subchannel corresponding to the device number specified by the load-unit-address controls and (2) an ORB containing all zeros, except for a byte of all ones in the logical-path mask field. The ORB parameters are interpreted by the channel subsystem as follows:

- **Interruption parameter:** all zeros
- **Subchannel key:** all zeros
- **Suspend control:** zero (suspension not allowed)
- **CCW format:** zero
- **CCW prefetch:** zero (prefetching not allowed)
- **Initial-status-interruption control:** zero (no request)
- **Address-limit-checking control:** zero (no checking)
- **Suppress suspended interruption control:** zero (suppression not allowed)
- **Logical-path mask:** ones (all channel paths logically available)
- **Incorrect-length-suppression mode:** zero (ignored because format-0 CCWs are specified)
- **Channel-program address:** absolute address 0

The first CCW to be executed may be either an actual CCW stored at absolute location 0, or the first CCW to be executed may be implied. In either case, the effect is as if a format-0 CCW were executed that had this format:

<table>
<thead>
<tr>
<th>Loc.</th>
<th>00000000</th>
<th>00000000</th>
<th>00000000</th>
<th>00000000</th>
<th>00000000</th>
<th>00000000</th>
<th>00000000</th>
<th>00000000</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>00000000</td>
<td>00000000</td>
<td>00000000</td>
<td>00000000</td>
<td>00000000</td>
<td>00000000</td>
<td>00000000</td>
<td>00000000</td>
</tr>
<tr>
<td>04</td>
<td>01100000</td>
<td>01100000</td>
<td>01100000</td>
<td>01100000</td>
<td>01100000</td>
<td>01100000</td>
<td>01100000</td>
<td>01100000</td>
</tr>
</tbody>
</table>

In the illustration above, the CCW specifies a read command with the modifier bits zeros, a data address of 0, a byte count of 24, the chain-command flag one, the suppress-invalid-length-suppression flag one, the chain-data flag zero, the skip flag zero, the program-controlled-interruption (PCI) flag zero, the indirect-data-address (IDA) flag zero, and the suspend flag zero. The CCW fetched, as a result of command chaining, from location 8 or 16, as well as any subsequent CCW in the IPL sequence, is interpreted the same as a CCW in any I/O operation, except that any PCI flags that are specified in the IPL channel program are ignored.

At the time the subchannel is made start-pending for the IPL read, it is also enabled, which ensures proper handling of subsequent status from the device by the channel subsystem and facilitates subsequent I/O operations using the IPL device. (Except for the subchannel used by the IPL I/O operation, each subchannel must first be made enabled by MODIFY SUBCHANNEL before it can accept a start function or any status from the device.)

When the IPL subchannel becomes status-pending for the last operation of the IPL channel program, no I/O-interruption condition is generated. Instead, the subsystem ID is stored in absolute locations 184-187, zeros are stored in absolute locations 188-191, and the subchannel is cleared of the pending status as if TEST SUBCHANNEL had been executed, but without storing information usually stored in an IRB. If the subchannel-status field is all zeros and the device-status field contains only the channel-end indication, with or without the device-end indication, the IPL I/O operation is considered to be completed successfully. If the device-end status for the IPL I/O operation is provided separately after channel-end status, it causes an I/O-interruption condition to be generated. When the IPL I/O operation is completed successfully, a new PSW is loaded from absolute locations 0-7. If the PSW loading is successful and if no malfunctions are recognized which preclude the completion of IPL, then the CPU leaves the load state, and the load indicator is turned off. If the rate control is set to the process position, the CPU enters the operating state, and CPU operation proceeds under control of the new PSW. If the rate control is set to the instruction-step position, the CPU enters the stopped state, with the manu-
al indicator on, after the new PSW has been loaded.

If the IPL I/O operation or the PSW loading is not completed successfully, the CPU remains in the load state, and the load indicator remains on.

IPL does not complete when any of the following occurs:

- No subchannel contains a valid device number equal to the IPL device number specified by the load-unit-address controls.
- A malfunction is detected in the CPU, main storage, or channel subsystem which precludes the completion of IPL.
- Unsolicited alert status is presented by the device subsequent to the subchannel becoming start-pending for the IPL read and before the IPL subchannel becomes subchannel-active. The IPL read operation is not initiated in this case.
- The IPL device appeared not operational on all available channel paths to the device, or there were no available channel paths.
- The IPL device presented a status byte containing indications other than channel end, device end, status modifier, control-unit end, control unit busy, device busy, or retry status during the IPL I/O operation. Whenever control-unit end, control unit busy, or device busy is presented in the status byte, normal path-management actions are taken.
- A subchannel-status indication other than PCI was generated during the IPL I/O operation.
- The PSW loaded from absolute locations 0-7 has a PSW-format error of the type that is recognized early.

Except in the cases of no corresponding subchannel for the device number entered or a machine malfunction, the subsystem ID of the IPL device is stored in absolute locations 184-187; otherwise, the contents of these locations are unpredictable. In all cases of unsuccessful IPL, the contents of absolute locations 0-7 are unpredictable.

Subsequent to a successful IPL, the subchannel parameters contain the normal values as if an actual START SUBCHANNEL had been executed, designating the ORB as described above.

**Programming Notes**

1. The information read and placed at absolute locations 8-15 and 16-23 may be used as CCWs for reading additional information during the IPL I/O operation: the CCW at location 8 may specify reading additional CCWs elsewhere in storage, and the CCW at absolute location 16 may specify the transfer-in-channel command, causing transfer to these CCWs.

2. The status-modifier bit has its normal effect during the IPL I/O operation, causing the channel subsystem to fetch and chain to the CCW whose address is 16 higher than that of the current CCW. This applies also to the initial chaining that occurs after completion of the read operation specified by the implicit CCW.

3. The PSW that is loaded at the completion of the IPL operation may be provided by the first eight bytes of the IPL I/O operation or may be placed at absolute locations 0-7 by a subsequent CCW.

4. Activating the load-normal key implicitly specifies the use of the first 24 bytes of main storage and the first eight bytes at absolute locations 184-191. Since the remainder of the IPL program may be placed in any part of storage, it is possible to preserve such areas of storage as may be helpful in debugging or recovery. When the load-clear key is activated, the IPL program starts with a cleared machine in a known state, except that information on external storage remains unchanged.

5. When the PSW at absolute location 0 has bit 14 set to one, the CPU is placed in the wait state after the IPL operation is completed; at that point, the load and manual indicators are off, and the wait indicator is on.

**RECONFIGURATION OF THE I/O SYSTEM**

Reconfiguration of the I/O system is handled in a model-dependent manner. For example, changes may be made under program control, by using the model-dependent DIAGNOSE instruction; or manually, by using system-operator configuration controls; or by using a combination of DIAGNOSE and manual controls. The method used depends on the system model. The System Library publication for the system model specifies how the changes are made. The
partitioning of channel paths because of reconfiguration is indicated by the setting of the PAM bits in the SCHIB stored if STORE SUBCHANNEL is executed (see the section "Subchannel-Information Block" in Chapter 15, "Basic I/O Functions").

**STATUS VERIFICATION**

The status-verification facility provides the channel subsystem with a means of indicating that a device has presented a device-status byte that has valid CBC but that contained a combination of bits that was inappropriate when the status byte was presented to the channel subsystem. The indication provided to the program in the ESW by the channel subsystem is called device-status check. When the channel subsystem recognizes a device-status-check condition, an interface-control-check condition is also recognized. For a summary of the status combinations considered to be appropriate or inappropriate, see the System Library publication IBM System/360 and System/370 I/O Interface Channel to Control Unit OEMI, GA22-6974.

**ADDRESS-LIMIT CHECKING**

The address-limit-checking facility provides a storage-protection mechanism for I/O data accesses to storage that augments key-controlled protection. When address-limit checking is used, absolute storage is divided into two parts by a program-controlled address-limit value. I/O data accesses can then be optionally restricted to only one of the two parts of absolute storage by the limit mode at each subchannel. The address-limit constraint operates at a higher priority than key-controlled protection so that I/O data accesses to the protected part of main storage are prevented even when the subchannel key is zero or matches the key in storage.

The address-limit-checking facility consists of the following elements:

- The I/O instruction SET ADDRESS LIMIT.
- The limit mode at each subchannel.
- The address-limit-checking-control bit in the ORB.

Execution of SET ADDRESS LIMIT passes the contents of general register 1 to the address-limit-checking facility to be used as the address-limit value. Bits 0 and 16-31 of general register 1 must contain zeros to designate a valid absolute address on a 64K-byte boundary; otherwise, an operand exception is recognized, and execution of the instruction is suppressed.

The limit mode at each subchannel indicates the manner in which address-limit checking is to be performed. The limit mode is set by placing the desired value in bits 9-10 of word 1 in the SCHIB and executing MODIFY SUBCHANNEL. The settings of these bits in the SCHIB have the following meanings:

- 00 No limit checking (initialized value).
- 01 Data address must be equal to or greater than the current address limit.
- 10 Data address must be less than the current address limit.
- 11 Reserved. This combination of limit-mode bits causes an operand exception to be recognized when MODIFY SUBCHANNEL is executed.

The address-limit-checking-control bit in the ORB (bit 11 of word 1) specifies whether address-limit checking is to be used for the start function that is accepted when execution of START SUBCHANNEL causes the contents of the ORB to be passed to the subchannel. If the address-limit-checking-control bit is zero when the contents of the ORB are passed, address-limit checking is not specified for that start function. If the bit is one, address-limit checking is specified and is under the control of the current address limit and the current setting of the limit mode at the subchannel.

During the performance of the start function, an attempt to access an absolute storage location for data that is protected by an address limit (either high or low) is recognized as an address-limit violation, and the access is not allowed. A program-check condition is recognized, and channel-program execution is terminated, just as when an attempt is made to access an invalid address.

**CONFIGURATION ALERT**

The configuration-alert facility provides a detection mechanism for devices that are not associated with a subchannel in the configuration. The configuration-alert facility notifies the program by means of a channel report that a device which is not associated with a subchannel has attempted to communicate with the program.
Each device must be assigned to a subchannel during an installation procedure; otherwise, the channel subsystem is unable to generate an I/O-interruption condition for the device. This is because the I/O-interruption code contains the subchannel number which identifies the particular device causing the I/O-interruption condition. When a device that is not associated with a subchannel attempts to communicate with the channel subsystem, the configuration-alert facility generates a channel report in which the unassociated device is identified. For a description of the means by which the program is notified of a pending channel report and how the information in the channel report is retrieved, see the section "Channel Report" later in this chapter.

INCORRECT-LENGTH-INDICATION SUPPRESSION

The incorrect-length-indication-suppression facility allows the indication of incorrect length for immediate operations to be suppressed in the same manner when using format-1 CCWs as when using format-0 CCWs or CCWs in the System/370 mode. When the incorrect-length-indication-suppression facility is installed, bit 24, word 1 of the ORB specifies whether the channel subsystem is to suppress the indication of incorrect length for an immediate operation when format-1 CCWs are used or whether this indication will remain under the control of the SLI flag of the current CCW (as is the case for CCWs not executed as immediate operations). This bit provides the capability for a channel program to operate in the same manner regarding the indication of incorrect length regardless of whether format-0 or format-1 CCWs are used.

CHANNEL-SUBSYSTEM RECOVERY

The channel subsystem provides a recovery mechanism for extensive detection of malfunctions and other conditions to ensure the integrity of channel-subsystem operation and to achieve automatic recovery of some malfunctions. Various reporting methods are used by the channel-subsystem recovery mechanism to assist in program recovery, maintenance, and repair.

The method used to report a particular malfunction or other condition is dependent upon the severity of the malfunction or other condition and the degree to which the malfunction or other condition can be isolated. A malfunction or other condition in the channel subsystem may be indicated to the program by information being stored by one of the following methods:

1. Information is provided in the IRB describing a condition that has been recognized by either the channel subsystem or device that must be brought to the attention of the program. Generally, this information is made available to the program by the execution of TEST SUBCHANNEL, which is usually executed in response to the occurrence of an I/O interruption. (See Chapter 16, "I/O Interruptions," for a definition of the information stored, as well as Chapter 6, "Interruptions.")

2. Information is provided in a channel report describing a machine malfunction affecting the identified facility within the channel subsystem. This information is made available to the program by the execution of STORE CHANNEL REPORT WORD, which is usually executed in response to the occurrence of a machine-check interruption. (See Chapter 11, "Machine-Check Handling," for a description of the machine-check-interruption mechanism and the contents of the machine-check-interruption code.)

3. Information is provided in a channel report describing a malfunction or other condition affecting a collection of channel-subsystem facilities. This information is made available to the program as indicated in item 2.

4. Information is provided in the machine-check-interruption code (MCIC) describing a malfunction affecting the continued operational integrity of the channel subsystem. (See the section "Channel-Subsystem Damage" in Chapter 11, "Machine-Check Handling.")

5. Information is provided in the MCIC describing a malfunction affecting the continued operational integrity of a process or of the system. (See the sections "Instruction-Processing Damage" and "System Damage" in Chapter 11, "Machine-Check Handling.")

Channel reports are used to report malfunctions or other conditions only when the use of the I/O-interruption facility is not appropriate and in preference to reporting channel-subsystem damage, instruction-processing damage, or system damage.
When a malfunction or other condition affecting elements of the channel subsystem has been recognized, a channel report is generated. Execution recovery actions by the program or by external means may be required to gain recovery from the error condition. The channel report indicates the source of the malfunction or other condition. When a channel report is generated from an analysis of the malfunction or other condition, the inclusion of two or more channel-report words (CRWs) that have been generated from an analysis of the malfunction or other condition. If a malfunction or other condition that affects the normal operation of one or more of the channel-subsystem facilities has been recognized. If the channel report that is made pending is an initial channel report, a machine-check-interruption condition is generated that indicates one or more CRWs are pending at the channel subsystem. A channel report is initial either if it is the first channel report to be generated after the most recent I/O system reset or if no previously generated reports are pending and the last STORE CHANNEL REPORT WORD instruction that was executed resulted in the setting of condition code 1, indicating that no channel report was pending. When the machine-check interruption occurs and bit 9 of the machine-check-interruption code (channel report pending) is one, a channel report is pending. If the program clears the first CRW of a channel report before the associated machine-check interruption has occurred, some models may reset the machine-check-interruption condition, and the associated machine-check interruption does not occur. A machine-check interruption indicating that a channel report is pending occurs only if the machine-check mask (PSW bit 13) and the channel-report-pending subclass mask (bit 3 of control register 14) are both ones.

If the channel report that is made pending is not an initial channel report, a machine-check-interruption condition is not generated.

The CRW that is presented to the program in response to the first STORE CHANNEL REPORT WORD instruction that is executed after a machine-check-interruption condition occurs or may not be part of the initial channel report that caused the machine-check condition to be generated. A pending channel-report word is cleared by any CPU executing STORE CHANNEL REPORT WORD, regardless of whether a machine-check interruption has occurred in any CPU.

If a CRW is not pending and STORE CHANNEL REPORT WORD is executed, condition code 1 is set, and zeros are stored at the location designated by the second-oprand address. During execution of STORE CHANNEL REPORT WORD as a result of receiving a machine-check-interruption condition code 1 may be set, and zeros may be stored because (1) the related channel report has been cleared by another CPU or (2) a malfunction occurred during the generation of a channel report. In the latter case, if during a subsequent attempt, a valid channel report can be made pending, an additional machine-check-interruption condition is generated.

When a channel report consists of multiple chained CRWs, they are presented to the program in the same order that they are placed in the chain by the channel subsystem as the result of consecutive executions of STORE CHANNEL REPORT WORD. For example, the first CRW of a chain is presented to the program as a result of executing STORE CHANNEL REPORT WORD, then the CRW that is presented as a result of the next execution of STORE CHANNEL REPORT WORD is the second CRW of the same chain, and not a CRW that is part of another channel report.

Channel reports are not presented to the program in any special order, except for channel reports whose first or only CRW indicates the same reporting-source code and the same reporting-source ID. These channel reports are presented to the program in the same order that they are generated by the channel subsystem, but they are not necessarily presented consecutively. For example, suppose the channel subsystem generates channel reports A, B, and C, in that order. The first CRW of channel reports B and C indicates the same reporting-source code and the same reporting-source ID. Channel report B is presented to the program before channel report C is presented, but channel report A may be presented after channel report B and before channel report C.

Programming Notes

1. The information that is provided in a single CRW may be made obsolete by another CRW that is subsequently generated for the same channel-subsystem facility. Therefore, the information that is provided in one channel report should be interpreted in light of the information provided by all of the channel reports.
reports that are pending at a given instant.

2. A machine-check-interruption condition is not always generated when a channel report is made pending. The conditions that result in a machine-check-interruption condition being generated are described earlier in this section.

3. After a machine-check interruption has occurred with bit 9 of the machine-check-interruption code set to one, STORE CHANNEL REPORT WORD should be executed repeatedly until all of the pending channel reports have been cleared and condition code 1 has been set.

4. A CRW-overflow condition can occur if the program does not execute successive STORE CHANNEL REPORT WORD instructions in a timely manner after the machine-check interruption occurs.

5. The number of CRWs that can be pending at the same time is model-dependent. During the existence of an overflow condition, CRWs that would have otherwise been made pending are lost and are never presented to the program.

CHANNEL-REPORT WORD (CRW)

The channel-report word (CRW) provides information to the program that can be used to facilitate the recovery of an I/O operation, a device, or some element of the channel subsystem, such as a channel path or subchannel. The format of the CRW is as follows. Bits 0 and 8-9 are reserved and are always stored as zeros.

<table>
<thead>
<tr>
<th>0</th>
<th>SRC</th>
<th>RSC</th>
<th>00</th>
<th>ERC</th>
<th>Reporting-source ID</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>8</td>
</tr>
</tbody>
</table>

Solicited CRW ($): Bit 1, when one, indicates a solicited CRW. A CRW is considered by the channel subsystem to be solicited if it is made pending as the direct result of some action that is taken by the program. When bit 1 is zero, the CRW is unsolicited and has been made pending as the result of an action taken by the channel subsystem that is independent of the program.

Overflow (R): Bit 2, when one, indicates that a CRW-overflow condition has been recognized since this CRW became pending and that one or more CRWs have been lost. This bit is one in the CRW that has most recently been set pending when the overflow condition is recognized. When bit 2 is zero, a CRW-overflow condition has not been recognized.

A CRW that is part of a channel report is not made pending, even though the overflow condition does not exist, if an overflow condition prevented a previous CRW of that report from being made pending.

Chaining (C): Bit 3, when one, and when the overflow flag is zero, indicates chaining of associated CRWs. Chaining of CRWs is indicated whenever a malfunction or other condition is described by more than a single CRW. The chaining flag is zero if the channel report is described by a single CRW or if the CRW is the last CRW of a channel report.

The chaining flag is not meaningful if the overflow bit, bit 2, is one.

Reporting-Source Code (RSC): Bits 4-7 identify the channel-subsystem facility that has been associated with the malfunction or other condition. Some facilities are further identified in the reporting-source-identification field (see below). The following combinations of bits identify the facilities:

<table>
<thead>
<tr>
<th>Bits</th>
<th>Designation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 1 0</td>
<td>Monitoring facility</td>
</tr>
<tr>
<td>0 0 1 1</td>
<td>Subchannel</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>Channel path</td>
</tr>
<tr>
<td>1 0 0 1</td>
<td>Configuration-alert facility</td>
</tr>
</tbody>
</table>

All other bit combinations in the reporting-source-code field are reserved.

Error-Recovery Code (ERC): Bits 10-15 contain the error-recovery code which defines the recovery state of the channel-subsystem facility identified in the reporting-source code. This field, when used in conjunction with the reporting-source code, can be used by the program to determine whether the identified facility has already been recovered and is available for use or whether recovery actions are still required. The following error-recovery codes are possible:
### Bits 10 11 12 13 14 15  
<table>
<thead>
<tr>
<th>State</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 0 1</td>
<td>Available</td>
</tr>
<tr>
<td>0 0 0 0 1 0</td>
<td>Initialized</td>
</tr>
<tr>
<td>0 0 0 0 1 1</td>
<td>Temporary error</td>
</tr>
<tr>
<td>0 0 0 1 0 0</td>
<td>Installed parameters initialized</td>
</tr>
<tr>
<td>0 0 0 1 0 1</td>
<td>Terminal</td>
</tr>
<tr>
<td>0 0 0 1 1 0</td>
<td>Permanent error with facility not initialized</td>
</tr>
<tr>
<td>0 0 0 1 1 1</td>
<td>Permanent error with facility initialized</td>
</tr>
</tbody>
</table>

All other bit combinations in the error-recovery-code field are reserved.

The specific meaning of each error-recovery code depends on the particular reporting-source code that accompanies it in a CRW. The error-recovery codes are defined as follows:

**Available:** The identified facility is in the same state that the program would expect if the CRW had not been generated.

**Initialized:** The identified facility is in the same state that existed immediately following the I/O-system reset that was part of the most recent system IPL.

**Temporary:** The identified facility is not operating in a normal manner or has recognized the occurrence of an abnormal event. It is expected that subsequent actions either will restore the facility to normal operation or will record the appropriate information describing the abnormal event.

**Installed Parameters Initialized:** This state is the same as the initialized state, except that one or more parameters that are associated with the facility and that are not modifiable by the program may have been changed.

**Terminal:** The identified facility is in a state such that an operation which was in progress can neither be completed nor terminated in the normal manner.

**Permanent Error With Facility Not Initialized:** The identified facility is in a state of malfunction, and the channel subsystem has not caused a reset function to be performed for that facility.

**Permanent Error With Facility Initialized:** The identified facility is in a state of malfunction, and the channel subsystem has caused or may have caused a reset function to be performed for that facility.

**Reporting-Source ID (RSID):** Bits 16-31 contain the reporting-source ID which may, depending upon the malfunction or other condition and on the reporting-source code, either further identify the affected channel-subsystem facility or provide additional information describing the malfunction or other condition. The RSID field has the following format as a function of the bit settings of the reporting-source code.

<table>
<thead>
<tr>
<th>Reporting-Source Code</th>
<th>Reporting-Source ID</th>
</tr>
</thead>
<tbody>
<tr>
<td>4 5 6 7</td>
<td>Bits 16-31</td>
</tr>
<tr>
<td>0 0 1 0</td>
<td>0000 0000 0000 0000</td>
</tr>
<tr>
<td>0 0 1 1</td>
<td>XXXX XXXX XXXX XXXX</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>0000 0000 YYYY YYYY</td>
</tr>
<tr>
<td>1 0 0 1</td>
<td>0000 0000 YYYY YYYY</td>
</tr>
</tbody>
</table>

**Notes:**
- X = Subchannel number
- Y = Channel-path ID (CHPID)
APPENDIX I. NUMBER REPRESENTATION AND INSTRUCTION-USE EXAMPLES

Number Representation ................................................... A-2
  Binary Integers .................................................... A-2
  Signed Binary Integers ............................................. A-2
  Unsigned Binary Integers .......................................... A-2
  Decimal Integers .................................................... A-5
  Floating-Point Numbers ............................................. A-9
  Conversion Example ................................................ A-7
  Instruction-Use Examples .......................................... A-7
  Machine Format ...................................................... A-7
  Assembler-Language Format ....................................... A-7
  Addressing Mode in Examples .................................... A-8
  General Instructions .............................................. A-8
  AND (N, NC, NI, NR) .............................................. A-8
  NI Example .......................................................... A-8
  Linkage Instructions (BAL, BALR, BAS, BASR, BASSM, BSM) .... A-9
  Other BALR and BASR Examples .................................... A-10
  BRANCH ON CONDITION (BC, BCR) ................................ A-10
  BRANCH ON COUNT (BCT, BTCR) .................................. A-11
  BRANCH ON INDEX HIGH (BXH) .................................... A-11
   BXH Example 1 ....................................................... A-11
   BXH Example 2 ....................................................... A-11
  BRANCH ON INDEX LOW OR EQUAL (BXLE) ......................... A-12
  BXLE Example 1 ...................................................... A-12
  BXLE Example 2 ...................................................... A-12
  COMPARE HALFWORD (CH) .......................................... A-13
  COMPARE LOGICAL (CL, CLC, CLI, CLR) ........................ A-13
   CLC Example .......................................................... A-13
   CLI Example .......................................................... A-14
   CLR Example .......................................................... A-14
   COMPARE LOGICAL CHARACTERS UNDER MASK (CLM) ........ A-14
  COMPARE LOGICAL CHARACTERS UNDER MASK (CLM) ........ A-14
  COMPARE LOGICAL LONG (CLL) .................................... A-14
  CONVERT TO BINARY (CVB) ........................................ A-16
  CONVERT TO DECIMAL (CVD) ....................................... A-16
  DIVIDE (D, DR) ....................................................... A-16
  EXCLUSIVE OR (X, XC, XI, XR) ................................... A-17
  XC Example .......................................................... A-17
  XI Example .......................................................... A-18
  EXECUTE (EX) ........................................................ A-18
  INSERT CHARACTERS UNDER MASK (ICM) ........................ A-19
  LOAD (L, LR) .......................................................... A-20
  LOAD ADDRESS (LAD) .............................................. A-20
  LOAD HALFWORD (LH) .............................................. A-20
  MOVE (MVC, MVI) ................................................... A-21
   MVC Example ......................................................... A-21
   MVI Example ......................................................... A-21
  MOVE INVERSE (MVCIN) ............................................ A-22
  MOVE LONG (MVCL) ............................................... A-22
  MOVE NUMERICS (MVN) ............................................. A-23
  MOVE WITH OFFSET (MVO) ......................................... A-23
  MOVE ZONES (MVZ) ................................................ A-24
  MULTIPLY (M, MR) ................................................ A-24
  MULTIPLY HALFWORD (MH) ......................................... A-24
  OR (D, OC, OI, OR) ............................................... A-25
   OI Example ......................................................... A-25
   PACK (PACK) ......................................................... A-25
  SHIFT LEFT DOUBLE (SLDA) ........................................ A-26
  SHIFT LEFT SINGLE (SLA) ......................................... A-26
  STORE CHARACTERS UNDER MASK (STCM) ........................ A-26
  STORE MULTIPLE (STM) ............................................ A-27
  TEST UNDER MASK (TM) ............................................ A-27
  TRANSLATE (TR) ..................................................... A-28
  TRANSLATE AND TEST (TRT) ...................................... A-28
  UNPACK (UNPK) ...................................................... A-30
  Decimal Instructions ............................................. A-30
  ADD DECIMAL (AP) ................................................ A-30
  COMPARE DECIMAL (CP) ............................................ A-31

Appendix A. Number Representation and Instruction-Use Examples A-1
DIVIDE DECIMAL (DP) ........................................... A-31
EDIT (ED) .................................................... A-31
EDIT AND MARK (EDMK) ................................. A-33
MULTIPLY DECIMAL (MP) ................................. A-34
SHIFT AND ROUND DECIMAL (SRP) .................... A-34
Decimal Left Shift ........................................ A-34
Decimal Right Shift ...................................... A-35
Decimal Right Shift and Round ....................... A-35
Multiplying by a Variable Power of 10 ................. A-35
ZERO AND ADD (ZAP) .................................... A-36
Floating-Point Instructions .............................. A-36
ADD NORMALIZED (AD, ADR, AE, AER, AXR) .......... A-36
ADD UNNORMALIZED (AU, AUR, AW, AWR) ............ A-36
COMPARE (CD, CDR, CE, CER) .......................... A-37
DIVIDE (DD, DDR, DE, DER) ............................ A-37
HALVE (HDR, HER) ....................................... A-38
MULTIPLY (MD, MOR, ME, MER, MXD, MXDR, MXR) . A-38
Floating-Point-Number Conversion .................... A-38
Fixed Point to Floating Point .......................... A-39
Floating Point to Fixed Point ......................... A-39
Multiprogramming and Multiprocessing Examples .... A-40
Example of a Program Failure Using OR Immediate .... A-40
Conditional Swapping Instructions (CS, CDS) .......... A-40
Setting a Single Bit ..................................... A-41
Updating Counters ..................................... A-41
Bypassing POST and WAIT ............................. A-42
BYPASS POST Routine ................................ A-42
BYPASS WAIT Routine ................................ A-42
LOCK/UNLOCK .............................................. A-42
LOCK/UNLOCK with LIFO Queuing for Contentions ... A-43
LOCK/UNLOCK with FIFO Queuing for Contentions ... A-44
Free-Pool Manipulation ................................ A-45

NUMBER REPRESENTATION

BINARY INTEGERS

Signed Binary Integers

Signed binary integers are most commonly represented as halfwords (16 bits) or words (32 bits). In both lengths, the leftmost bit (bit 0) is the sign of the number. The remaining bits (bits 1-15 for halfwords and 1-31 for words) are used to specify the magnitude of the number. Binary integers are also referred to as fixed-point numbers, because the radix point (binary point) is considered to be fixed at the right, and any scaling is done by the programmer.

Positive binary integers are in true binary notation with a zero sign bit. Negative binary integers are in two's-complement notation with a one bit in the sign position. In all cases, the bits between the sign bit and the leftmost significant bit of the integer are the same as the sign bit (that is, all zeros for positive numbers, all ones for negative numbers).

Negative binary integers are formed in two's-complement notation by inverting each bit of the positive binary integer and adding one. As an example using the halfword format, the binary number with the decimal value +26 is made negative (-26) in the following manner:

+26 0 000 0000 0001 1010
Invert 1 111 1111 1110 0110
Add 1 1

-26 1 111 1111 1110 0110 (Two's complement form)

(S is the sign bit.)

This is equivalent to subtracting the number:

from 0 0000000 00011010
1 0000000 00000000

Negative binary integers are changed to positive in the same manner.

The following addition examples illustrate two's-complement arithmetic and overflow conditions. Only eight bit positions are used.

1. +57 = 0011 1001
   +35 = 0010 0111
   +92 = 0101 1100
2. \[+57 = 0011\, 1001\]
\[-35 = 1101\, 1110\]
+22 = 0001\, 0110 \text{No overflow -- carry into leftmost position and carry out}

3. \[+35 = 0010\, 0011\]
\[-57 = 1100\, 0111\]
-22 = 1110\, 1010 \text{Sign change only -- no carry into leftmost position and no carry out}

4. \[-57 = 1100\, 0111\]
\[-35 = 1101\, 1101\]
-92 = 1010\, 0100 \text{No overflow -- carry into leftmost position and carry out}

5. \[+57 = 0011\, 1001\]
\[+92 = 0101\, 1100\]
+149 = 1001\, 0101 \text{Overflow -- carry into leftmost position, no carry out}

6. \[-57 = 1100\, 0111\]
\[-92 = 1010\, 0100\]
-149 = 0110\, 1011 \text{Overflow -- no carry into leftmost position but carry out}

The presence or absence of an overflow condition may be recognized from the carries:

- There is no overflow:
  a. If there is no carry into the leftmost bit position and no carry out (examples 1 and 3).
  b. If there is a carry into the leftmost position and also a carry out (examples 2 and 4).

- There is an overflow:
  a. If there is a carry into the leftmost position but no carry out (example 5).
  b. If there is no carry into the leftmost position but there is a carry out (example 6).

The following are 16-bit signed binary integers. The first is the maximum positive 16-bit binary integer. The last is the maximum negative 16-bit binary integer (the negative 16-bit binary integer with the greatest absolute value).

\[2^{15}-1 = 32,767 = 0\, 111\, 1111\, 1111\, 1111\]
\[2^0 = 1 = 0\, 000\, 0000\, 0000\, 0001\]
\[0 = 0\, 000\, 0000\, 0000\, 0000\]
\[-2^{15} = -32,768 = 1\, 000\, 0000\, 0000\, 0000\]
\[-2^{16} = -65\, 536 = 1\, 111\, 1111\, 1111\, 1111\]
\[-2^{16}+1 = -2\, 147\, 483\, 647 = 1\, 000\, 0000\, 0000\, 0000\]
\[-2^{31} = -2\, 147\, 483\, 648 = 1\, 000\, 0000\, 0000\, 0000\]

The figure "32-Bit Signed Binary Integers" illustrates several 32-bit signed binary integers arranged in descending order. The first is the maximum positive binary integer that can be represented by 32 bits, and the last is the maximum negative binary integer that can be represented by 32 bits.

\[2^{31}-1 = 2\, 147\, 483\, 647 = 0\, 111\, 1111\, 1111\, 1111\]
\[2^{16} = 65\, 536 = 0\, 000\, 0000\, 0000\, 0001\]
\[0 = 0\, 000\, 0000\, 0000\, 0000\]
\[-2^{16} = -65\, 536 = 1\, 111\, 1111\, 1111\, 1111\]
\[-2^{16}+1 = -2\, 147\, 483\, 647 = 1\, 000\, 0000\, 0000\, 0000\]
\[-2^{31} = -2\, 147\, 483\, 648 = 1\, 000\, 0000\, 0000\, 0000\]

32-Bit Signed Binary Integers
**Unsigned Binary Integers**

Certain instructions, such as ADD LOGICAL, treat binary integers as unsigned rather than signed. Unsigned binary integers have the same format as signed binary integers, except that the leftmost bit is interpreted as another numeric bit rather than a sign bit. There is no complement notation because all unsigned binary integers are considered positive.

The following examples illustrate the addition of unsigned binary integers. Only eight bit positions are used. The examples are numbered the same as the corresponding examples for signed binary integers.

1. \(57 = 0011 1001\)
   \(35 = 0010 0011\)
   \(92 = 0101 1100\)

2. \(57 = 0011 1001\)
   \(221 = 1101 1101\)
   \(278 =\times0001 0110 \text{ Carry out of leftmost position}\)

3. \(35 = 0010 0011\)
   \(199 = 1100 0111\)
   \(234 = 1110 1010\)

4. \(199 = 1100 0111\)
   \(221 = 1101 1101\)
   \(420 =\times1010 0100 \text{ Carry out of leftmost position}\)

5. \(57 = 0011 1001\)
   \(92 = 0101 1100\)
   \(149 = 1001 0101\)

6. \(199 = 1100 0111\)
   \(164 = 1010 0100\)
   \(363 =\times0110 1011 \text{ Carry out of leftmost position}\)

A carry out of the leftmost bit position may or may not imply an overflow, depending on the application.

The figure "32-Bit Unsigned Binary Integers" illustrates several 32-bit unsigned binary integers arranged in descending order.

| \(2^{32}-1\) | 4 294 967 295 | 1111 1111 1111 1111 1111 1111 1111 1111 |
| \(2^{31}\) | 2 147 483 648 | 1000 0000 0000 0000 0000 0000 0000 0000 |
| \(2^{31}-1\) | 2 147 483 647 | 0:11 1111 1111 1111 1111 1111 1111 1111 |
| \(2^{16}\) | 65 536 | 0000 0000 0000 0000 0000 0000 0000 0000 |
| \(2^8\) | 256 | 0000 0000 0000 0000 0000 0000 0000 0000 |
| \(2^0\) | 1 | 0000 0000 0000 0000 0000 0000 0000 0000 |
| 0 | 0 | 0000 0000 0000 0000 0000 0000 0000 0000 |

32-Bit Unsigned Binary Integers
**DECIMAL INTEGERS**

Decimal integers consist of one or more decimal digits and a sign. Each digit and the sign are represented by a 4-bit code. The decimal digits are in binary-coded decimal (BCD) form, with the values 0-9 encoded as 0000-1001. The sign is usually represented as 1100 (C hex) for plus and 1101 (D hex) for minus. These are the preferred sign codes, which are generated by the machine for the results of decimal-arithmetic operations. There are also several alternate sign codes (1010, 1110, and 1111 for plus; 1011 for minus). The alternate sign codes are accepted by the machine as valid in source operands but are not generated for results.

Decimal integers may have different lengths, from one to 16 bytes. There are two decimal formats: packed and zoned. In the packed format, each byte contains two decimal digits, except for the rightmost byte, which contains the sign code in the right half. For decimal arithmetic, the number of decimal digits in the packed format can vary from one to 31. Because decimal integers must consist of whole bytes and there must be a sign code on the right, the number of decimal digits is always odd. If an even number of significant digits is desired, a leading zero must be inserted on the left.

In the zoned format, each byte consists of a decimal digit on the right and the zone code 1111 (F hex) on the left, except for the rightmost byte where the sign code replaces the zone code. Thus, a decimal integer in the zoned format can have from one to 16 digits. The zoned format may be used directly for input and output in the extended binary-coded-decimal interchange code (EBCDIC), except that the sign must be separated from the rightmost digit and handled as a separate character. For positive (unsigned) numbers, however, the sign can simply be represented by the zone code of the rightmost digit because the zone code is one of the acceptable alternate codes for plus.

In either format, negative decimal integers are represented in true notation with a separate sign. As for binary integers, the radix point (decimal point) of decimal integers is considered to be fixed at the right, and any scaling is done by the programmer.

The following are some examples of decimal integers shown in hexadecimal notation:

<table>
<thead>
<tr>
<th>Decimal Value</th>
<th>Packed Format</th>
<th>Zoned Format</th>
</tr>
</thead>
<tbody>
<tr>
<td>+123</td>
<td>12 3C</td>
<td>F1 F2 C3</td>
</tr>
<tr>
<td></td>
<td>12 3F</td>
<td>F1 F2 F3</td>
</tr>
<tr>
<td>-4321</td>
<td>04 32 1D</td>
<td>F4 F3 F2 D1</td>
</tr>
<tr>
<td>+000050</td>
<td>00 00 05 0C</td>
<td>F0 F0 F0 F0 F5 C0</td>
</tr>
<tr>
<td></td>
<td>00 00 05 0F</td>
<td>F0 F0 F0 F0 F5 F0</td>
</tr>
<tr>
<td>-7</td>
<td>00 00 0C</td>
<td>F0 F0 F0 C0</td>
</tr>
<tr>
<td></td>
<td>00 00 0F</td>
<td>F0 F0 F0 F0</td>
</tr>
</tbody>
</table>

Under some circumstances, a zero with a minus sign (negative zero) is produced. For example, the multiplicand:

00 12 3D (-123)

times the multiplier:

0C (+0)

generates the product:

00 00 0D (-0)

because the product sign follows the algebraic rule of signs even when the value is zero. A negative zero, however, is equivalent to a positive zero in that they compare equal in a decimal comparison.

**FLOATING-POINT NUMBERS**

A floating-point number is expressed as a hexadecimal fraction multiplied by a separate power of 16. The term floating point indicates that the placement, of the radix (hexadecimal) point, or scaling, is automatically maintained by the machine.

The part of a floating-point number which represents the significant digits of the number is called the fraction. A second part specifies the power (exponent) to which 16 is raised and indicates the location of the radix point of the number. The fraction and exponent may be represented by 32 bits (short format), 64 bits (long format), or 128 bits (extended format).

**Short Floating-Point Number**

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>6-Digit Fraction</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 8</td>
<td>31</td>
</tr>
</tbody>
</table>
A floating-point number has two signs: one for the fraction and one for the exponent. The fraction sign, which is also the sign of the entire number, is the leftmost bit of each format (0 for plus, 1 for minus). The numeric part of the fraction is in true notation regardless of the sign. The numeric part is contained in bits 8-31 for the short format, in bits 8-63 for the long format, and in bits 8-63 followed by bits 72-127 for the extended format.

The exponent sign is obtained by expressing the exponent in excess-64 notation; that is, the exponent is added as a signed number to 64. The resulting number is called the characteristic. It is located in bits 1-7 for all formats. The characteristic can vary from 0 to 127, permitting the exponent to vary from -64 through 0 to +63. This provides a scale multiplier in the range of $16^{-64}$ to $16^{+63}$. A nonzero fraction, if normalized, has a value less than one and greater than or equal to $1/16$, so that the range covered by the magnitude $M$ of a normalized floating-point number is:

$$16^{-65} \leq M < 16^{+63}$$

In decimal terms:

$16^{-65}$ is approximately $5.4 \times 10^{-79}$

$16^{+63}$ is approximately $7.2 \times 10^{+75}$

More precisely,

In the short format:

$$16^{-65} \leq M \leq (1 - 16^{-6}) \times 16^{+63}$$

In the long format:

$$16^{-65} \leq M \leq (1 - 16^{-14}) \times 16^{+63}$$

In the extended format:

$$16^{-65} \leq M \leq (1 - 16^{-28}) \times 16^{+63}$$

Within a given fraction length (6, 14, or 28 digits), a floating-point operation will provide the greatest precision if the fraction is normalized. A fraction is normalized when the leftmost digit (bit positions 8, 9, 10, and 11) is nonzero. It is unnormalized if the leftmost digit contains all zeros. If normalization of the operand is desired, the floating-point instructions that provide automatic normalization are used. This automatic normalization is accomplished by left-shifting the fraction (four bits per shift) until a nonzero digit occupies the leftmost digit position. The characteristic is reduced by one for each digit shifted.

The figure "Normalized Short Floating-Point Numbers" illustrates sample normalized short floating-point numbers. The last two numbers represent the smallest and the largest positive normalized numbers.

1.0 = +1/16 x 16^1 = 0 100 0001 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000
0.5 = +8/16 x 16^0 = 0 100 0000 100 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000
1/64 = +4/16 x 16^-1 = 0 011 1111 010 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000
0.0 = +0 x 16^-64 = 0 000 0000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000
-15.0 = -15/16 x 16^1 = 1 100 0001 111 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000
5.4 x 10^-79 ~ +1/16 x 16^-64 = 0 000 0000 001 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000
7.2 x 10^75 ~ (1-16^-6) x 16^3 = 0 111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111

[The symbol ~ means "approximately equal."]

Normalized Short Floating-Point Numbers
CONVERSION EXAMPLE

Convert the decimal number 59.25 to a short floating-point number. (In another appendix are tables for the conversion of hexadecimal and decimal integers and fractions.)

1. The number is separated into a decimal integer and a decimal fraction.

\[ 59.25 = 59 + 0.25 \]

2. The decimal integer is converted to its hexadecimal representation.

\[ 59_{10} = 3B_{16} \]

3. The decimal fraction is converted to its hexadecimal representation.

\[ 0.25_{10} = 0.4_{16} \]

4. The integral and fractional parts are combined and expressed as a fraction times a power of 16 (exponent).

\[ 3B.4_{16} = 0.3B4_{16} \times 16^2 \]

5. The characteristic is developed from the exponent and converted to binary.

\[ \text{base} + \text{exponent} = \text{characteristic} \]

\[ 64 + 2 = 66 = 1000010 \]

6. The fraction is converted to binary and grouped hexadecimally.

\[ .3B4_{16} = .0011 1011 0100 \]

7. The characteristic and the fraction are stored in the short format. The sign position contains the sign of the fraction.

\[ \text{Sign} \text{ Character} \text{ Fraction} \]

\[ 0 \quad 10000010 \quad 0011 1011 0100 \quad 0000 \quad 0000 \]

Examples of instruction sequences that may be used to convert between signed binary integers and floating-point numbers are shown in the section "Floating-Point-Number Conversion" later in this appendix.

INSTRUCTION-USE EXAMPLES

The following examples illustrate the use of many of the unprivileged instructions. Before studying one of these examples, the reader should consult the instruction description.

The instruction-use examples are written principally for assembler-language programmers, to be used in conjunction with the appropriate assembler-language publications.

Most examples present one particular instruction, both as it is written in an assembler-language statement and as it appears when assembled in storage (machine format).

In the instruction-use examples, the notation \( (2), (10), \) or \( (16) \) may be used, indicating that the preceding number is binary, decimal, or hexadecimal, respectively.

MACHINE FORMAT

All machine-format values are given in hexadecimal notation unless otherwise specified. Storage addresses are also given in hexadecimal. Hexadecimal operands are shown converted into binary, decimal, or both if such conversion helps to clarify the example for the reader.

ASSEMBLER-LANGUAGE FORMAT

In assembler-language statements, registers and lengths are presented in decimal. Displacements, immediate operands, and masks may be shown in decimal, hexadecimal, or binary notation; for example, 12, X'C', and B'1100' represent the same value. Whenever the value in a register or storage location is referred to as "not significant," this value is replaced during the execution of the instruction.

When SS-format instructions are written in the assembler language, lengths are given as the total number of bytes in the field. This differs from the machine definition, in which the length field specifies the number of bytes to be added to the field address to obtain the address of the last byte of the field. Thus, the machine length is one less than the assembler-language length. The assembler program automatically subtracts one from the length specified when the instruction is assembled.

In some of the examples, symbolic addresses are used in order to simplify the examples. In assembler-language statements, a symbolic address is represented as a mnemonic term written in all capitals, such as FLAGS, which may denote the address of a storage location containing data or program-control information. When symbolic addresses are used, the assembler supplies actual base and displacement values according to the programmer's specifications. Therefore, the actual
values for base and displacement are not shown in the assembler-language format or in the machine-language format. For assembler-language formats, in the labels that designate instruction fields, the letter "S" is used to indicate the combination of base and displacement fields for an operand address. (For example, S2 represents the combination of B2 and D2.) In the machine-language format, the base and displacement address components are shown as asterisks (****).

Addressing Mode in Examples

Except where otherwise specified, the examples assume the 24-bit addressing mode.

GENERAL INSTRUCTIONS

(See Chapter 7 for a complete description of the general instructions.)

ADD HALFWORD (AH)

The ADD HALFWORD instruction algebraically adds the contents of a two-byte field in storage to the contents of a register. The storage operand is expanded to 32 bits after it is fetched and before it is used in the add operation. The expansion consists in propagating the leftmost (sign) bit 16 positions to the left. For example, assume that the contents of storage locations 2000-2001 are to be added to register 5. Initially:

Register 5 contains 00 00 00 19 = 25(10).
Storage locations 2000-2001 contain FF FE = -2(10).
Register 12 contains 00 00 18 00.
Register 13 contains 00 00 01 50.

The format of the required instruction is:

Machine Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>I₂</th>
<th>B₁</th>
<th>D₁</th>
</tr>
</thead>
<tbody>
<tr>
<td>94</td>
<td>FE</td>
<td>8</td>
<td>001</td>
</tr>
</tbody>
</table>

Assembler Format

Op Code D₁(B₁),I₂

NI 1(8),X'FE'

When this instruction is executed, the byte in storage is ANDed with the immediate byte (the I₂ field of the instruction):

Location 4891: 0100 0011(2)
Immediate byte: 1111 1110(2)

Result: 0100 0010(2)

The resulting byte, with bit 7 set to zero, is stored back in location 4891. Condition code 1 is set.
LINKAGE INSTRUCTIONS (BAL, BALR, BAS, BASR, BASSM, BSM)

Four unprivileged instructions (BRANCH AND LINK, BRANCH AND SAVE, BRANCH AND SAVE AND SET MODE, and BRANCH AND SET MODE) are available, together with the unconditional branch (BRANCH ON CONDITION with a mask of 15), to provide linkage between subroutines being executed in the problem state. BRANCH AND LINK (BAL or BALR) is provided primarily for compatibility with programs written for the System/370 mode; BRANCH AND SAVE (BAS or BASR) is recommended instead for programs which are to be executed in the 370-XA mode. The instructions BRANCH AND SAVE AND SET MODE (BASSM) and BRANCH AND SET MODE (BSM) provide subroutine linkage together with switching between the 24-bit and 31-bit addressing modes. The use of these instructions is discussed in a programming note at the end of the section "Subroutine Linkage" in Chapter 5, "Program Execution."

The following example compares the operation of these instructions and of the unconditional-branch instruction BRANCH ON CONDITION (BC or BCR with a mask of 15). Assume that each instruction in turn is located at the current instruction address, ready to be executed next. For the first set of examples, the addressing-mode bit, PSW bit 32, is initially 0 (24-bit addressing in effect). For the second set, PSW bit 32 is initially 1 (31-bit addressing). Assume also that general register 5 is to receive the linkage information, and that general register 6 contains the branch address.

The format of the BALR instruction is:

Machine Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>R1</th>
<th>R2</th>
</tr>
</thead>
<tbody>
<tr>
<td>05</td>
<td>5</td>
<td>6</td>
</tr>
</tbody>
</table>

Assembler Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>R1, R2</th>
</tr>
</thead>
<tbody>
<tr>
<td>BALR</td>
<td>5,6</td>
</tr>
</tbody>
</table>

The other linkage instructions in the RR format have the same format but different op codes:

- BASR 0D
- BASSM 0C
- BSM 0B

For comparison with the RR-format instructions, the results of two RX-format instructions are also shown.

The format of the BAL instruction is:

Machine Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>R1, R2</th>
</tr>
</thead>
<tbody>
<tr>
<td>45</td>
<td>5,0(0,6)</td>
</tr>
</tbody>
</table>

Assembler Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>M1, R2</th>
</tr>
</thead>
<tbody>
<tr>
<td>BAL</td>
<td>5,0(0,6)</td>
</tr>
</tbody>
</table>

The BAS instruction has the same format, but the op code is 40.

The BCR instruction specifies only one register:

Machine Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>M1, R2</th>
</tr>
</thead>
<tbody>
<tr>
<td>BCR</td>
<td>15,6</td>
</tr>
</tbody>
</table>

Assume that:

- Register 5 contains BB BB BB BB.
- Register 6 contains 82 46 8A CE.
- PSW bits 32-63 contain 00 00 10 D6 (for 24-bit addressing).
- 80 00 10 D6 (for 31-bit addressing).
- Condition code is 01(2).
- Program mask is 1100(2).

The effect of executing each instruction in turn is as follows:

24-Bit Mode Initially

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Register 5</th>
<th>PSW (32-63) Before</th>
</tr>
</thead>
<tbody>
<tr>
<td>BCR 15,6</td>
<td>BB BB BB BB</td>
<td>00 00 10 D6</td>
</tr>
<tr>
<td>BAL 5,0(0,6)</td>
<td>9C 00 10 DA</td>
<td>00 46 8A CE</td>
</tr>
<tr>
<td>BAS 5,0(0,6)</td>
<td>00 00 10 DA</td>
<td>00 46 8A CE</td>
</tr>
<tr>
<td>BALR 5,6</td>
<td>5C 00 10 DA</td>
<td>00 46 8A CE</td>
</tr>
<tr>
<td>BASR 5,6</td>
<td>00 00 10 DB</td>
<td>00 46 8A CE</td>
</tr>
<tr>
<td>BASSM 5,6</td>
<td>00 00 10 DB</td>
<td>82 46 8A CE</td>
</tr>
<tr>
<td>BSM 5,6</td>
<td>3B BB BB BB</td>
<td>82 46 8A CE</td>
</tr>
</tbody>
</table>

Appendix A. Number Representation and Instruction-Use Examples A-9
### 31-Bit Mode Initially

**Instruction** | **Register 5** | **PSW (32-63)**
--- | --- | ---
Before | BB BB BB BB | 80 00 10 D6
BCR 15,6 | BB BB BB BB | 82 46 8A CE
BAL 5,0 (0,6) | 80 00 10 DA | 82 46 8A CE
BAS 5,0 (0,6) | 80 00 10 DA | 82 46 8A CE
BALR 5,6 | 80 00 10 DB | 82 46 8A CE
BSM 5,6 | 82 46 8A CE

Note that a value of zero in the R1 field of any of the RR-format instructions indicates that the branching function is not to be performed; it does not refer to register 0. Likewise, a value of zero in the R1 field of the BSM instruction indicates that the old value of PSW bit 32 is not to be saved and that register 0 is to be left unchanged. Register 0 can be designated by the R1 field of instructions BAL, BALR, BAS, BASR, and BASSM, however. In the RX-format branch instructions, branching occurs independent of whether there is a value of zero in the B2 field or the X2 field of the instruction. However, when the field is zero, instead of using the contents of general register 0, a value of zero is used for that component of address generation.

**Programming Note**

It should be noted that execution of BAL in the 24-bit addressing mode results in bit 0 of register 5 being set to one. This is because the ILC for an RX-format instruction is 10. This is the only case in which bit zero of the return register does not correctly reflect the addressing mode of the caller. Thus, BSM may be used to return for BALR, BAS, BASR and BASSM in both the 24-bit and the 31-bit addressing modes, but it cannot be used to return if the program was called by using BAL in the 24-bit addressing mode.

**Other BALR and BASR Examples**

The BALR or BASR instruction with the R1 field set to zero may be used to load a register for use as a base register. For example, in the assembler language, the two statements:

```
BALR 15,0 USING X,15
or
BASR 15,0 USING X,15
```

indicate that the address of the next sequential instruction following the

---

### BRANCH ON CONDITION (BC, BCR)

The BRANCH ON CONDITION instruction tests the condition code to see whether a branch should or should not occur. The branch occurs only if the current condition code corresponds to a one bit in a mask specified by the instruction.

<table>
<thead>
<tr>
<th>Condition</th>
<th>Instruction Mask</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
</tr>
<tr>
<td>1</td>
<td>9</td>
</tr>
<tr>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>3</td>
<td>11</td>
</tr>
</tbody>
</table>

For example, assume that an ADD (A or AR) operation has been performed and that a branch to address 6050 is desired if the sum is zero or less (condition code is 0 or 1). Also assume:

- Register 10 contains 00 00 50 00.
- Register 11 contains 00 00 10 00.

The RX form of the instruction performs the required test (and branch if necessary) when written as:

#### Machine Format

<table>
<thead>
<tr>
<th>Op Code M1</th>
<th>X2</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>47</td>
<td>C</td>
<td>B</td>
<td>A</td>
</tr>
<tr>
<td>050</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### Assembler Format

<table>
<thead>
<tr>
<th>Op Code M1, D2(X2,B2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>BC 12,X'50'(11,10)</td>
</tr>
</tbody>
</table>

A mask of 12(10) means that there are ones in instruction bits 8 and 9 and zeros in bits 10 and 11, so that branching takes place when the condition code is either 0 or 1.

A mask of 15 would indicate a branch on any condition (an unconditional branch). A mask of zero would indicate that no branch is to occur (a no-operation).

(See also the section on "Linkage Instructions (BAL, BALR, BAS, BASR, BASSM, BSM)" for an example of the BCR instruction.)
BRANCH ON COUNT (BCT, BCTR)

The BRANCH ON COUNT instruction is often used to execute a program loop for a specified number of times. For example, assume that the following represents some lines of coding in an assembler-language program:

```
LUPE AR 8,1
BACK BCT 6,LUPE
```

where register 6 contains 00 00 00 03 and the address of LUPE is 6826. Assume that, in order to address this location, register 10 is used as a base register and contains 00 00 68 00.

The format of the BCT instruction is:

**Machine Format**

<table>
<thead>
<tr>
<th>Op Code</th>
<th>R_1</th>
<th>X_2</th>
<th>B_2</th>
<th>D_2</th>
</tr>
</thead>
<tbody>
<tr>
<td>46</td>
<td>6</td>
<td>0</td>
<td>A</td>
<td>026</td>
</tr>
</tbody>
</table>

**Assembler Format**

```
BCT 6,'X'26'(0,10)
```

The effect of the coding is to execute three times the loop defined by the instructions labeled LUPE through BACK, while register 6 is decremented from three to zero.

BRANCH ON INDEX HIGH (BXH)

**BXH Example 1**

The BRANCH ON INDEX HIGH instruction is an index-incrementing and loop-controlling instruction that causes a branch whenever the sum of an index value and an increment value is greater than some compare value. For example, assume that:

- Register 4 contains 00 00 00 8A = 138(10) = the index.
- Register 6 contains 00 00 00 02 = 2(10) = the increment.
- Register 7 contains 00 00 00 AA = 170(10) = the compare value.

Register 10 contains 00 00 71 03 = the branch address.

The format of the BXH instruction is:

**Machine Format**

```
Op Code   R_1   R_2   B_2   D_2
00 00 00 02
```

**Assembler Format**

```
BXH 4,0(10)
```

When the instruction is executed, first the contents of register 6 are added to register 4, second the sum is compared with the contents of register 7, and third the decision whether to branch is made. After execution:

- Register 4 contains 00 00 00 8C = 140(10).
- Registers 6 and 7 are unchanged.

Since the new value in register 4 is not yet greater than the value in register 7, the branch to address 7130 is not taken. Repeated use of the instruction will eventually cause the branch to be taken when the value in register 4 reaches 172(10).

**BXH Example 2**

When the register used to contain the increment is odd, that register also becomes the compare-value register. The following assembler-language subroutine illustrates how this may be used to search a table.

```
ARG1   FUNCT1
ARG2   FUNCT2
ARG3   FUNCT3
ARG4   FUNCT4
ARG5   FUNCT5
ARG6   FUNCT6
```

Assume that:

- Register 8 contains the search argument.
- Register 9 contains the width of the table in bytes (00 00 00 04).
- Register 10 contains the length of the table in bytes (00 00 00 18).
Register 11 contains the starting address of the table. 
Register 14 contains the return address to the main program.

As the following subroutine is executed, the argument in register 8 is successively compared with the arguments in the table, starting with argument 6 and working backward to argument 1. If an equality is found, the corresponding function replaces the argument in register 8. If an equality is not found, zero replaces the argument in register 8.

SEARCH LNR 9,9
NOTEQUAL BXH 10,9,LOOP
NOTFOUND SR 8,8
BCR 15,14
LOOP CH 8.0(10,11)
BC 7,NOTEQUAL
LH 8.2(10,11)
BCR 15,14

The first instruction (LNR) causes the value in register 9 to be made negative. After execution of this instruction, register 9 contains FF FF FF FC = -4(10). Considering the case when no equality is found, the BXH instruction will be executed seven times. Each time BXH is executed, a value of -4 is added to register 10, thus reducing the value in register 10 by 4. The new value in register 10 is compared with the -4 value in register 9. The branch is taken each time until the value in register 10 is -4. Then the branch is not taken, and the SR instruction sets register 8 to zero.

BRANCH ON INDEX LOW OR EQUAL (BXLE)

The BRANCH ON INDEX LOW OR EQUAL instruction performs the same operation as BRANCH ON INDEX HIGH, except that branching occurs when the sum is lower than or equal to (instead of higher than) the compare value. As the instruction which increments and tests an index value in a program loop, BXLE is useful at the end of the loop and BXH at the beginning. The following assembler-language routines illustrate loops with BXLE.

BXLE Example 1

Assume that a group of ten 32-bit signed binary integers are stored at consecutive locations, starting at location GROUP. The integers are to be added together, and the sum is to be stored at location SUM.

SR 5,5 Set sum to zero
LA 6,GROUP Load first address

The two-instruction loop contains an ADD (A) instruction which adds each integer to the contents of general register 5. The ADD instruction uses the contents of general register 7 as an index to modify the starting address obtained from register 6. Next, BXLE increments the index value by 4, the increment previously loaded into register 8, and compares it with the compare value in register 9, the odd register of this even-odd pair. The compare value was previously set to 39, which is one less than the number of bytes in the data area; this is also the address, relative to the starting address, of the rightmost byte of the last integer to be added. When the last integer has been added, BXLE increments the index value to the next relative address (40), which is found to be greater than the compare value (39) so that no branching takes place.

BXLE Example 2

The technique illustrated in Example 1 is restricted to loops containing instructions in the RX instruction format. That format allows both a base register and an index register to be specified (double indexing).

For instructions in other formats, where an index register cannot be specified, the previous technique may be modified by having the address itself serve as the index value in a BXLE instruction and by using as the compare value the address of the last byte rather than its relative address. The base register then provides the address directly at each iteration of the loop, and it is not necessary to specify a second register to hold the index value (single indexing).

In the following example, an AND (NI) instruction in the SI instruction format sets to zero the rightmost bit of each of the same group of integers as in Example 1, thus making all of them even. The I field of the NI instruction contains the byte X'FE', which consists of seven ones and a zero. That byte is ANDed into byte 3, the rightmost byte, of each of the integers in turn.

SR 7,7 Set index to zero
LA 8,4 Load increment 4
LA 9,39 Load compare value
LOOP A 5,0(7,6) Add integer to sum
BXLE 7,8,LOOP Test end of loop
ST 5,5UM Store sum
The technique shown in Example 2 does not work, however, on a system in the 370-XA mode when it is in the 31-bit addressing mode and the data is located at the rightmost end of a 31-bit address space. In this case, the compare value would be set to \(2^{31}-1\), which is the largest possible 32-bit signed binary value. The reason the technique does not work is that the BXLE and BXH instructions treat their operands as 32-bit signed binary integers. When the address in general register 6 reaches the value \(2^{31}-4\), BXLE increments it to a value that is interpreted as \(-2^{31}\), rather than \(2^{31}\), and the comparison remains low, which causes looping to continue indefinitely.

This situation can be avoided by not allowing data areas to extend to the rightmost location in a 31-bit address space or by using other techniques; these may include double indexing when possible, as in Example 1, or starting at the end and stepping downward through the data area with a negative increment.

**COMPARE HALFWORD (CH)**

The COMPARE HALFWORD instruction compares a 16-bit signed binary integer in storage with the contents of a register. For example, assume that:

- Register 4 contains FF FF 80 00, which represents \(-32,768\).
- Register 13 contains 00 01 60 50.
- Storage locations 16080-16081 contain 8000, which represents \(-32,768\).

When the instruction:

```
Machine Format
Op Code
49 4 0 D 030
```

`CH 4,X'30'(0,13)`

is executed, the contents of locations 16080-16081 are fetched, expanded to 32 bits (the sign bit is propagated to the left), and compared with the contents of register 4. Because the two numbers are equal, condition code 0 is set.

**COMPARE LOGICAL (CL, CLC, CLI, CLR)**

The COMPARE LOGICAL instruction differs from the signed-binary comparison instructions (C, CH, CR) in that all quantities are handled as unsigned binary integers or as unstructured data.

**CLC Example**

The COMPARE LOGICAL (CLC) instruction can be used to perform the byte-by-byte comparison of storage fields up to 256 bytes in length. For example, assume that the following two fields of data are in storage:

Field 1

<table>
<thead>
<tr>
<th>1886</th>
</tr>
</thead>
<tbody>
<tr>
<td>D1</td>
</tr>
<tr>
<td>D6</td>
</tr>
<tr>
<td>C8</td>
</tr>
<tr>
<td>D5</td>
</tr>
<tr>
<td>E2</td>
</tr>
<tr>
<td>D6</td>
</tr>
<tr>
<td>D5</td>
</tr>
<tr>
<td>6B</td>
</tr>
<tr>
<td>C1</td>
</tr>
<tr>
<td>4B</td>
</tr>
<tr>
<td>C2</td>
</tr>
<tr>
<td>4B</td>
</tr>
</tbody>
</table>

Field 2

<table>
<thead>
<tr>
<th>1891</th>
</tr>
</thead>
<tbody>
<tr>
<td>D1</td>
</tr>
<tr>
<td>D6</td>
</tr>
<tr>
<td>C8</td>
</tr>
<tr>
<td>D5</td>
</tr>
<tr>
<td>E2</td>
</tr>
<tr>
<td>D6</td>
</tr>
<tr>
<td>D5</td>
</tr>
<tr>
<td>6B</td>
</tr>
<tr>
<td>C1</td>
</tr>
<tr>
<td>4B</td>
</tr>
<tr>
<td>C3</td>
</tr>
<tr>
<td>4B</td>
</tr>
</tbody>
</table>

Also assume:

- Register 9 contains 00 00 18 80.
- Register 7 contains 00 00 19 00.

Execution of the instruction:

```
Machine Format
Op Code L B1 D1 B2 D2
D5 0B 9 006 7 000
```

```
Assembler Format
Op Code D1(L,B1),D2(B2)
CLC 6(12,9),0(7)
```

sets condition code 1, indicating that the contents of field 1 are lower in value than the contents of field 2.

Because the collating sequence of the EBCDIC code is determined simply by a logical comparison of the bits in the code, the CLC instruction can be used to collate EBCDIC-coded fields. For example, in EBCDIC, the above two data fields are:

Field 1: JOHNSON,A.B.
Field 2: JOHNSON,A.C.

Condition code 1 indicates that JOHNSON,A.B. should precede JOHNSON,A.C.
for the fields to be in alphabetic sequence.

**CLI Example**

The COMPARE LOGICAL (CLI) instruction compares a byte from the instruction stream with a byte from storage. For example, assume that:

- Register 10 contains 00 00 17 00.
- Storage location 1703 contains 7E.

Execution of the instruction:

**Machine Format**

<table>
<thead>
<tr>
<th>Op Code</th>
<th>I₂</th>
<th>B₁</th>
<th>D₁</th>
</tr>
</thead>
<tbody>
<tr>
<td>95</td>
<td>AF</td>
<td>A</td>
<td>003</td>
</tr>
</tbody>
</table>

**Assembler Format**

- CLI 3(10), X'AF'
- sets condition code 1, indicating that the first operand (the quantity in main storage) is lower than the second (immediate) operand.

**CLR Example**

Assume that:

- Register 4 contains 00 00 00 01 = 1.
- Register 7 contains FF FF FF FF = \(2^{32} - 1\).

Execution of the instruction:

**Machine Format**

<table>
<thead>
<tr>
<th>Op Code</th>
<th>R₁</th>
<th>R₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>4</td>
<td>7</td>
</tr>
</tbody>
</table>

**Assembler Format**

- CLR 4, 7
- sets condition code 1. Condition code 1 indicates that the first operand is lower than the second.

If, instead, the signed-binary comparison instruction COMPARE (CR) had been executed, the contents of register 4 would have been interpreted as +1 and the contents of register 7 as -1. Thus, the first operand would have been higher, so that condition code 2 would have been set.

**COMPARE LOGICAL CHARACTERS UNDER MASK (CLM)**

The COMPARE LOGICAL CHARACTERS UNDER MASK (CLM) instruction provides a means of comparing bytes selected from a general register to a contiguous field of bytes in storage. The M₃ field of the CLM instruction is a four-bit mask that selects zero to four bytes from a general register, each mask bit corresponding, left to right, to a register byte. In the comparison, the register bytes corresponding to ones in the mask are treated as a contiguous field. The operation proceeds left to right. For example, assume that:

- Storage locations 10200-10202 contain F0 BC 7B.
- Register 12 contains 00 01 00 00.
- Register 6 contains F0 BC 5C 7B.

Execution of the instruction:

**Machine Format**

<table>
<thead>
<tr>
<th>Op Code</th>
<th>R₁</th>
<th>M₂</th>
<th>B₂</th>
<th>D₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>BD</td>
<td>6</td>
<td>D</td>
<td>C</td>
<td>200</td>
</tr>
</tbody>
</table>

**Assembler Format**

- CLM 6, B'1101', X'200'(12)
- causes the following comparison:

| Register 6: | F0 | BC | 5C | 7B |
| Mask M₃:    | 1  | 1  | 0  | 1  |
| Storage locations 10200-10202: | F0 | BC | 7B |

Because the selected bytes are equal, condition code 0 is set.

**COMPARE LOGICAL LONG (CLCL)**

The COMPARE LOGICAL LONG (CLCL) instruction is used to compare two operands in
storage, byte by byte. Each operand can be of any length. Two even-odd pairs of general registers (four registers in all) are used to locate the operands and to control the execution of the CLCL instruction, as illustrated in the following diagram. The first register of each pair must be an even register, and it contains the storage address of an operand. The odd register of each pair contains the length of the operand it covers, and the leftmost byte of the second-operand odd register contains a padding byte which is used to extend the shorter operand, if any, to the same length as the longer operand.

The following illustrates the assignment of registers:

<table>
<thead>
<tr>
<th>Register</th>
<th>Description</th>
<th>Address</th>
<th>Length</th>
</tr>
</thead>
<tbody>
<tr>
<td>R1</td>
<td>First-Operand Address</td>
<td>0 8 31</td>
<td></td>
</tr>
<tr>
<td>R1+1</td>
<td>First-Operand Length</td>
<td>0 8 31</td>
<td></td>
</tr>
<tr>
<td>R2</td>
<td>Second-Operand Address</td>
<td>0 8 31</td>
<td></td>
</tr>
<tr>
<td>R2+1</td>
<td>Pad Byte, Second-Operand Length</td>
<td>0 8 31</td>
<td></td>
</tr>
</tbody>
</table>

Since the CLCL instruction may be interrupted during execution, the interrupting program must preserve the contents of the four registers for use when the instruction is resumed.

The following instructions set up two register pairs to control a text-string comparison. For example, assume:

Operand 1
Address: 20800{16}
Length: 100{10}

Operand 2
Address: 20A00{16}
Length: 132{10}

Padding Byte
Address: 20003{16}
Length: 1
Value: 40{16}

Register 12 contains 00 02 00 00.

The setup instructions are:

| LA 4,X'800'{12} | Set register 4 to start of first operand |
| LA 5,100 | Set register 5 to length of first operand |
| LA 8,X'A00'{12} | Set register 8 to start of second operand |
| LA 9,132 | Set register 9 to length of second operand |
| ICM 9,B'1000',3(12) | Insert padding byte in leftmost byte position of register 9 |

Register pair 4,5 defines the first operand. Bits 8-31 of register 4 contain the storage address of the start of an EBCDIC text string, and bits 8-31 of register 5 contain the length of the string, in this case 100 bytes.

Register pair 8,9 defines the second operand, with bits 8-31 of register 8 containing the starting location of the second operand and bits 8-31 of register 9 containing the length of the second operand, in this case 132 bytes. Bits 0-7 of register 9 contain an EBCDIC blank character (X'40') to pad the shorter operand. In this example, the padding byte is used in the first operand, after the 100th byte, to compare with the remaining bytes in the second operand.

With the register pairs thus set up, the format of the CLCL instruction is:

Machine Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>R1</th>
<th>R2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F</td>
<td>4</td>
<td>8</td>
</tr>
</tbody>
</table>

Assembler Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>R1, R2</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLCL</td>
<td>4,8</td>
</tr>
</tbody>
</table>

When this instruction is executed, the comparison starts at the left end of each operand and proceeds to the right. The operation ends as soon as an inequality is detected or the end of the longer operand is reached.

If this CLCL instruction is interrupted after 60 bytes have compared equal, the operand lengths in registers 5 and 9 will have been decremented to 40 and 72, respectively. The operand addresses in registers 4 and 8 will have been incremented to X'2083C' and X'20A3C'; the leftmost byte of registers 4 and 8 will
have been set to zero. The padding byte X'40' remains in register 9. When the CLCL instruction is reexecuted with these register contents, the comparison resumes at the point of interruption.

Now, assume that the instruction is interrupted after 110 bytes. That is, the first 100 bytes of the second operand have compared equal to the first operand, and the next 10 bytes of the second operand have compared equal to the padding byte (blank). The residual operand lengths in registers 5 and 9 are 0 and 22, respectively, and the operand addresses in registers 4 and 8 are X'20864' (the value when the first operand was exhausted) and X'20A6E' (the current value for the second operand).

When the comparison ends, the condition code is set to 0, 1, or 2, depending on whether the first operand is equal to, less than, or greater than the second operand, respectively.

When the operands are unequal, the addresses in registers 4 and 8 indicate the bytes that caused the mismatch.

CONVERT TO BINARY (CVB)

The CONVERT TO BINARY instruction converts an eight-byte, packed-decimal number into a signed binary integer and loads the result into a general register. After the conversion operation is completed, the number is in the proper form for use as an operand in signed binary arithmetic. For example, assume:

Storage locations 7608-760F contain a decimal number in the packed format: 00 00 00 00 00 25 59 4C (+25,594).

The contents of register 7 are not significant.

Register 13 contains 00 00 76 00.

The plus sign generated is the preferred plus sign, 1100{2}.

Machine Format

\[
\begin{array}{cccc}
\text{Op Code} & R_1 & X_2 & B_2 \\
\text{4F} & 7 & 0 & D 008
\end{array}
\]

Assembler Format

\[
\begin{array}{cccc}
\text{Op Code} & R_1, D_2( X_2, B_2 ) \\
\text{CVD} & 1,8(0,13)
\end{array}
\]

After the instruction is executed, storage locations 7608-760F contain 00 00 00 00 00 00 03 85 5C (+3855).

DIVIDE (D, DR)

The DIVIDE instruction divides the dividend in an even-odd register pair by the divisor in a register or in storage. Since the instruction assumes the dividend to be 64 bits long, it is important first to extend a 32-bit dividend on the left with bits equal to the sign bit. For example, assume that:

Storage locations 3550-3553 contain 00 00 08 DE = 2270{10} (the dividend).

Storage locations 3554-3557 contain 00 00 00 32 = 50{10} (the divisor).

The initial contents of registers 6 and 7 are not significant.

Register 8 contains 00 00 35 50.

The following assembler-language statements load the registers properly and perform the divide operation:
<table>
<thead>
<tr>
<th>Statement</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>L 6,0(0,8)</td>
<td>Places 00 00 08 DE into register 6.</td>
</tr>
<tr>
<td>SRDA 6,32(0)</td>
<td>Shifts 00 00 08 DE into register 7. Register 6 is filled with zeros (sign bits).</td>
</tr>
<tr>
<td>D 6,4(0,8)</td>
<td>Performs the division.</td>
</tr>
</tbody>
</table>

The machine format of the above DIVIDE instruction is:

Machine Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>R</th>
<th>X</th>
<th>B</th>
<th>D</th>
</tr>
</thead>
<tbody>
<tr>
<td>5D</td>
<td>6</td>
<td>0</td>
<td>8</td>
<td>004</td>
</tr>
</tbody>
</table>

After the instructions listed above are executed:

- Register 6 contains 00 00 00 14 = 20₁₀ is the remainder.  
- Register 7 contains 00 00 00 2D = 45₁₀ is the quotient.

Note that if the dividend had not been first placed in register 6 and shifted into register 7, register 6 might not have been filled with the proper dividend-sign bits (zeros in this example), and the DIVIDE instruction might not have given the expected results.

EXCLUSIVE OR (X, XC, XI, XR)

When the Boolean operator EXCLUSIVE OR is applied to two bits, the result is one when either, but not both, of the two bits is one; otherwise, the result is zero. When two bytes are EXCLUSIVE ORed, each pair of bits is handled separately; there is no connection from one bit position to another. The following is an example of the EXCLUSIVE OR of two bytes:

- First-operand byte: 0011 0101₂
- Second-operand byte: 0101 1100₂
- Result byte: 0110 1001₂

XC Example

The EXCLUSIVE OR (XC) instruction can be used to exchange the contents of two areas in storage without the use of an intermediate storage area. For example, assume two three-byte fields in storage:

| Execution of the instruction (assume that register 7 contains 00 00 03 58): |
| Field 1 | 00 17 90 |
| Field 2 | 00 14 01 |

<table>
<thead>
<tr>
<th>Machine Format</th>
</tr>
</thead>
<tbody>
<tr>
<td>Op Code</td>
</tr>
<tr>
<td>---------</td>
</tr>
<tr>
<td>D7</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Assembler Format</th>
</tr>
</thead>
<tbody>
<tr>
<td>Op Code</td>
</tr>
<tr>
<td>XC</td>
</tr>
</tbody>
</table>

Field 1 is EXCLUSIVE ORed with field 2 as follows:

- Field 1: 00000000 00010111 10010000(2) = 00 17 90₁₆
- Field 2: 00000000 00010100 00000001(2) = 00 14 01₁₆

Result: 00000000 00000011 10010001(2) = 00 03 91₁₆

The result replaces the former contents of field 1. Condition code 1 is set to indicate a nonzero result.

Now, execution of the instruction:

<table>
<thead>
<tr>
<th>Machine Format</th>
</tr>
</thead>
<tbody>
<tr>
<td>Op Code</td>
</tr>
<tr>
<td>---------</td>
</tr>
<tr>
<td>D7</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Assembler Format</th>
</tr>
</thead>
<tbody>
<tr>
<td>Op Code</td>
</tr>
<tr>
<td>XC</td>
</tr>
</tbody>
</table>

produces the following result:

- Field 1: 00000000 00010111 10010000₁₆
- Field 2: 00000000 00001000 00000001₁₆

Result: 00000000 00010111 10010000₁₆ = 00 17 90₁₆

The result of this operation replaces the former contents of field 2.
now contains the original value of field 1. Condition code 1 is set to indicate a nonzero result.

Lastly, execution of the instruction:

Machine Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>L</th>
<th>B₁</th>
<th>D₁</th>
<th>B₂</th>
<th>D₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td>02</td>
<td>7</td>
<td>001</td>
<td>7</td>
<td>008</td>
</tr>
</tbody>
</table>

Assembler Format

Op Code D₁,(L,B₁),D₂(B₂)

XC 1(3,7),8(7)

produces the following result:

Field 1: 00000000 00000111 10010001{2}

Field 2: 00000000 00010111 10010000{2}

Result: 00000000 00101000 00000011{2}

The result of this operation replaces the former contents of field 1. Field 1 now contains the original value of field 2. Condition code 1 is set to indicate a nonzero result.

XI Example

A frequent use of the EXCLUSIVE OR (XI) instruction is to invert a bit (change a zero bit to a one or a one bit to a zero). For example, assume that storage location 8082 contains 0110 1001{2}. To invert the leftmost and rightmost bits without affecting any of the other bits, the following instruction can be used (assume that register 9 contains 00 00 89 80):

Machine Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>I₂</th>
<th>B₁</th>
<th>D₁</th>
</tr>
</thead>
<tbody>
<tr>
<td>97</td>
<td>81</td>
<td>9</td>
<td>002</td>
</tr>
</tbody>
</table>

Assembler Format

Op Code D₁(B₁),I₂

XI 2(9),X'81'

When the instruction is executed, the byte in storage is EXCLUSIVE ORed with the immediate byte (the I₂ field of the instruction):

Location 8082: 0110 1001{2}
Immediate byte: 1000 0001{2}
Result: 1110 1000{2}

The resulting byte is stored back in location 8082. Condition code 1 is set to indicate a nonzero result.

Notes:

1. With the XC instruction, fields up to 256 bytes in length can be exchanged.
2. With the XR instruction, the contents of two registers can be exchanged.
3. Because the X instruction operates storage to register only, an exchange cannot be made solely by the use of X.
4. A field EXCLUSIVE ORed with itself is cleared to zeros.
5. For additional examples of the use of EXCLUSIVE OR, see the section "Floating-Point-Number Conversion" later in this appendix.

EXECUTE (EX)

The EXECUTE instruction causes one target instruction in main storage to be executed out of sequence without actually branching to the target instruction. Unless the R₉ field of the EXECUTE instruction is zero, bits 8-15 of the target instruction are ORed with bits 24-31 of the R₉ register before the target instruction is executed. Thus, EXECUTE may be used to supply the length field for an SS instruction without modifying the SS instruction in storage. For example, assume that a MOVE (MVC) instruction is the target that is located at address 3820, with a format as follows:

Machine Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>L</th>
<th>B₁</th>
<th>D₁</th>
<th>B₂</th>
<th>D₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>D2</td>
<td>00</td>
<td>C</td>
<td>003</td>
<td>D</td>
<td>000</td>
</tr>
</tbody>
</table>

Assembler Format

Op Code D₁,(L,B₁),D₂(B₂)

MVC 3(1,12),0(13)

where register 12 contains 00 00 89 13 and register 13 contains 00 00 90 A0.
Further assume that at storage address 5000, the following EXECUTE instruction is located:

**Machine Format**

<table>
<thead>
<tr>
<th>Op Code</th>
<th>R₁</th>
<th>X₂</th>
<th>D₂</th>
<th>D₄</th>
</tr>
</thead>
<tbody>
<tr>
<td>44</td>
<td>1</td>
<td>0</td>
<td>A</td>
<td>00</td>
</tr>
</tbody>
</table>

**Assembler Format**

<table>
<thead>
<tr>
<th>Op Code</th>
<th>R₁, D₂(X₂, B₂)</th>
</tr>
</thead>
<tbody>
<tr>
<td>EX</td>
<td>1,0(0,10)</td>
</tr>
</tbody>
</table>

where register 10 contains 00 00 38 20 and register 1 contains 00 OF FO 03.

When the instruction at 5000 is executed, the rightmost byte of register 1 is ORed with the second byte of the target instruction:

Instruction byte: 0000 0000
Register byte: 0000 0011

Result: 0000 0011
causing the instruction at 3820 to be executed as if it originally were:

**Machine Format**

<table>
<thead>
<tr>
<th>Op Code</th>
<th>L</th>
<th>B₁</th>
<th>D₁</th>
<th>B₂</th>
<th>D₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>D₂</td>
<td>03</td>
<td>C</td>
<td>003</td>
<td>D</td>
<td>00</td>
</tr>
</tbody>
</table>

**Assembler Format**

<table>
<thead>
<tr>
<th>Op Code</th>
<th>D₁(L,B₁),D₂(B₂)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MVC</td>
<td>3(4,12),0(13)</td>
</tr>
</tbody>
</table>

However, after execution:

Register 1 is unchanged.
The instruction at 3820 is unchanged.
The contents of the four bytes starting at location 90A0 have been moved to the four bytes starting at location 8916.
The CPU next executes the instruction at address 5004 (PSW bits 40-63 contain 00 50 04).

**INSERT CHARACTERS UNDER MASK (ICM)**

The INSERT CHARACTERS UNDER MASK (ICM) instruction may be used to replace all or selected bytes in a general register with bytes from storage and to set the condition code to indicate the value of the inserted field.

For example, if it is desired to insert a three-byte address from FIELDA into register 5 and leave the leftmost byte of the register unchanged, assume:

**Machine Format**

<table>
<thead>
<tr>
<th>Op Code</th>
<th>R₁</th>
<th>M₂</th>
<th>S₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>BF</td>
<td>5</td>
<td>7</td>
<td>X</td>
</tr>
</tbody>
</table>

**Assembler Format**

<table>
<thead>
<tr>
<th>Op Code</th>
<th>R₁,M₂,S₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICM</td>
<td>5,B'0111',FIELDA</td>
</tr>
</tbody>
</table>

FIELDA:
Register 5 (before): 12 34 56 78
Register 5 (after): 12 FE DC BA
Condition code (after): 1 (leftmost bit of inserted field is one)
As another example:

**Machine Format**

<table>
<thead>
<tr>
<th>Op Code</th>
<th>R₁</th>
<th>M₂</th>
<th>S₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>BF</td>
<td>6</td>
<td>9</td>
<td>X</td>
</tr>
</tbody>
</table>

**Assembler Format**

<table>
<thead>
<tr>
<th>Op Code</th>
<th>R₁,M₂,S₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICM</td>
<td>6,B'1001',FIELDB</td>
</tr>
</tbody>
</table>

FIELDB:
Register 6 (before): 00 00 00 00
Register 6 (after): 12 00 00 34
Condition code (after): 2 (inserted field is nonzero with leftmost zero bit)

When the mask field contains 1111, the ICM instruction produces the same result as LOAD (L) (provided that the indexing capability of the RX format is not needed), except that ICM also sets the condition code. The condition-code setting is useful when an all-zero field (condition code 0) or a leftmost one bit (condition code 1) is used as a flag.
LOAD (L, LR)

The LOAD instruction takes four bytes from storage or from a general register and place them unchanged into a general register. For example, assume that the four bytes starting with location 21003 are to be loaded into register 10. Initially:

- Register 5 contains 00 02 00 00.
- Register 6 contains 00 00 10 03.
- The contents of register 10 are not significant.
- Storage locations 21003-21006 contain 00 00 00 00.

To load register 10, the RX form of the instruction can be used:

Machine Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>R₁</th>
<th>X₂</th>
<th>B₂</th>
<th>D₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>58</td>
<td>A</td>
<td>5</td>
<td>6</td>
<td>000</td>
</tr>
</tbody>
</table>

Assembler Format

Op Code R₁,D₂(X₂,B₂)

L 10,0(5,6)

After the instruction is executed, register 10 contains 00 00 AB CD.

LOAD ADDRESS (LA)

The LOAD ADDRESS instruction provides a convenient way to place a nonnegative binary integer up to $4095_{10}$ in a register without first defining a constant and then using it as an operand. For example, the following instruction places the number 2048$ _{10}$ in register 1:

Machine Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>R₁</th>
<th>X₂</th>
<th>B₂</th>
<th>D₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>41</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>800</td>
</tr>
</tbody>
</table>

Assembler Format

Op Code R₁,D₂(X₂,B₂)

LA 1,2048(0,0)

The LOAD ADDRESS instruction can also be used to increment a register by an amount up to $4095_{10}$ specified in the D₂ field. Depending on the addressing mode, only the rightmost 24 or 31 bits of the sum are retained, however. The leftmost bits of the 32-bit result are set to zeros. For example, assume that register 5 contains 00 12 34 56.

The instruction:

Machine Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>R₁</th>
<th>X₂</th>
<th>B₂</th>
<th>D₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>41</td>
<td>5</td>
<td>0</td>
<td>5</td>
<td>00A</td>
</tr>
</tbody>
</table>

Assembler Format

Op Code R₁,D₂(X₂,B₂)

LA 5,10(0,5)

adds 10 (decimal) to the contents of register 5 as follows:

- Register 5 (old): 00 12 34 56
- D₂ field: 00 00 00 0A
- Register 5 (new): 00 12 34 60

The register may be specified as either B₂ or X₂. Thus, the instruction LA 5,10(5,0) produces the same result.

As the most general example, the instruction LA 6,10(5,4) forms the sum of three values: the contents of register 4, the contents of register 5, and a displacement of 10 and places the 24-bit or 31-bit sum with zeros appended on the left in register 6.

LOAD HALFWORD (LH)

The LOAD HALFWORD instruction places unchanged a halfword from storage into the right half of a register. The left half of the register is loaded with zeros or ones according to the sign (leftmost bit) of the halfword.

For example, assume that the two bytes in storage locations 1803-1804 are to be loaded into register 6. Also assume:

- The contents of register 6 are not significant.
- Register 14 contains 00 00 00 00.
- Locations 1803-1804 contain 00 20.

The instruction required to load the register is:

Machine Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>R₁</th>
<th>X₂</th>
<th>B₂</th>
<th>D₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>41</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>800</td>
</tr>
</tbody>
</table>

Assembler Format

Op Code R₁,D₂(X₂,B₂)

LA 1,2048(0,0)
Machine Format
Op Code  R  X  B  D
48  6  0  E  000

Assembler Format
Op Code  R,X,D(X,B)
LH  6,0(0,14)

After the instruction is executed, register 6 contains 00 00 00 20. If locations 1803-1804 had contained a negative number, for example, A7 B6, a minus sign would have been propagated to the left, giving FF FF A7 B6 as the final result in register 6.

MOVE (MVC, MVI)

MVC Example

The MOVE (MVC) instruction can be used to move data from one storage location to another. For example, assume that the following two fields are in storage:

Field 1
2048
2052
F1 F2 F3 F4 F5 F6 F7 F8 C9 CA CB

Field 2
3840
3848
F1 F2 F3 F4 F5 F6 F7 F8 F9

Also assume:

Register 1 contains 00 00 20 48.
Register 2 contains 00 00 38 40.

With the following instruction, the first eight bytes of field 2 replace the first eight bytes of field 1:

Machine Format
Op Code  L  B  D  B  D
D2  07  1  000  2  000

Assembler Format
Op Code  D,(L,B),D(B)
MVC  0(8,1),0(2)

After the instruction is executed, field 1 becomes:

Field 1
2048
2052
F1 F2 F3 F4 F5 F6 F7 F8 C9 CA CB

Field 2 is unchanged.

MVC can also be used to propagate a byte through a field by starting the first-operand field one byte location to the right of the second-operand field. For example, suppose that an area in storage starting with address 358 contains the following data:

358
360
00 F1 F2 F3 F4 F5 F6 F7 F8

With the following MVC instruction, the zeros in location 358 can be propagated throughout the entire field (assume that register 11 contains 00 00 03 58):

Machine Format
Op Code  L  B  D  B  D
D2  07  1  001  0  000

Assembler Format
Op Code  D,(L,B),D(B)
MVC  1(8,11),0(11)

Because MVC is executed as if one byte were processed at a time, the above instruction, in effect, takes the byte at address 358 and stores it at 359 (359 now contains 00), takes the byte at 359 and stores it at 35A, and so on, until the entire field is filled with zeros. Note that an MVI instruction could have been used originally to place the byte of zeros in location 358.

Notes:

1. Although the field occupying locations 358-360 contains nine bytes, the length coded in the assembler format is equal to the number of moves (one less than the field length).

2. The order of operands is important even though only one field is involved.

MVI Example

The MOVE (MVI) instruction places one byte of information from the instruction
stream into storage. For example, the
instruction:

Machine Format
Op Code  I₁  B₁  D₁
         92  5B  1  000

Assembler Format
Op Code  D₁(B₁),I₁
MVI  0(1),C'$'

may be used, in conjunction with the
instruction EDIT AND MARK, to insert the
EBCDIC code for a dollar symbol at the
storage address contained in general
register 1 (see also the example for
EDIT AND MARK).

MOVE INVERSE (MVCIN)

The MOVE INVERSE (MVCIN) instruction can
be used to move data from one storage
location to another while reversing the
order of the bytes within the field.
For example, assume that the following
two fields are in storage:

<table>
<thead>
<tr>
<th>2048</th>
<th>2052</th>
</tr>
</thead>
<tbody>
<tr>
<td>Field 1</td>
<td>Field 2</td>
</tr>
<tr>
<td>C₁ C₂ C₃ C₄ C₅ C₆ C₇ C₈ C₉ CA CB</td>
<td></td>
</tr>
<tr>
<td>3840</td>
<td>3848</td>
</tr>
<tr>
<td>Field 2</td>
<td>Field 2</td>
</tr>
<tr>
<td>F₁ F₂ F₃ F₄ F₅ F₆ F₇ F₈ F₉</td>
<td></td>
</tr>
</tbody>
</table>

Also assume:
Register 1 contains 00 00 20 48.
Register 2 contains 00 00 38 40.

With the following instruction, the first eight bytes of field 2 replace the first eight bytes of field 1:

Machine Format
Op Code  L  B₁  D₁  B₂  D₂
         E8  07  1  000  2  007

Assembler Format
Op Code  D₁(L,B₁),D₂(B₂)
MVCIN  0(8,1),7(2)

After the instruction is executed, field 1 becomes:

<table>
<thead>
<tr>
<th>2048</th>
<th>2052</th>
</tr>
</thead>
<tbody>
<tr>
<td>Field 1</td>
<td>Field 2</td>
</tr>
<tr>
<td>F₈ F₇ F₆ F₅ F₄ F₃ F₂ F₁ C₉ CA CB</td>
<td></td>
</tr>
</tbody>
</table>

Field 2 is unchanged.

Note: This example uses the same gener­
al registers, storage locations, and
original values as the first example for
MVC. For MVCIN, the second-operand
address must designate the rightmost
byte of the field to be moved, in this
case location 3847. This is accom­
plished by means of the 7 in the D₁
field of the instruction.

MOVE LONG (MVCL)

The MOVE LONG (MVCL) instruction can be
used for moving data in storage as in
the first example of the MVC
instruction, provided that the two oper­
ands do not overlap. MVCL differs from
MVC in that the address and length of
each operand are specified in an even­
odd pair of general registers.
Consequently, MVCL can be used to move
more than 256 bytes of data with one
instruction. As an example, assume:

Register 2 contains 00 0A 00 00.
Register 3 contains 00 00 06 00.
Register 8 contains 00 06 00 00.
Register 9 contains 00 00 08 00.

Execution of the instruction:

Machine Format
Op Code  R₁  R₂
         0E  8  2

Assembler Format
Op Code  R₁,R₂
MVCL  8,2

moves 2,048(10) bytes from locations
A0000-A07FF to locations 60000-607FF.
Bits 8-31 of registers 2 and 8 are
incremented by 800(16), and bits 0-7 of
registers 2 and 8 are set to zeros.
Bits 8-31 of registers 3 and 9 are
decremented to zero. Condition code 0
is set to indicate that the operand
lengths are equal.

If register 3 had contained 00 00 04 00,
only the 1,024(10) bytes from locations
A0000-A03FF would have been moved to
locations 60000-603FF. The remaining
locations 60000-607FF of the first operand would have been filled with 1,024 copies of the padding byte X'FO', as specified by the leftmost byte of register 3. Bits 8-31 of registers 2 and 8 would have been incremented by 400(16), and bits 0-7 of registers 2 and 8 set to zeros. Bits 8-31 of registers 3 and 9 would still have been decremented to zero. Condition code 2 would have been set to indicate that the first operand was longer than the second.

The technique for setting a field to zeros that is illustrated in the second example of MVC cannot be used with MVCL. If the registers were set up to attempt such an operation with MVCL, no data movement would take place and condition code 3 would indicate destructive overlap.

Instead, MVCL may be used to clear a storage area to zeros as follows. Assume register 8 and 9 are set up as before. Register 3 contains only zeros, specifying zero length for the second operand and a zero padding byte. Register 2 is not used to access storage, and its contents are not significant. Executing the instruction MVCL 8,2 causes locations 60000-607FF to be filled with zeros. Bits 8-31 of register 8 are incremented by 800(16), and bits 0-7 of registers 2 and 8 are set to zeros. Bits 8-31 of register 9 are decremented to zero, and condition code 2 is set to indicate that the first operand is longer than the second.

MOVE NUMERIC (MVN)

Two related instructions, MOVE NUMERIC and MOVE ZONES, may be used with decimal data in the zoned format to operate separately on the rightmost four bits (the numeric bits) and the leftmost four bits (the zone bits) of each byte. Both are similar to MOVE (MVC), except that MOVE NUMERIC moves only the numeric bits and MOVE ZONES moves only the zone bits.

To illustrate the operation of the MOVE NUMERIC instruction, assume that the following two fields are in storage:

Field A

<table>
<thead>
<tr>
<th>C6</th>
<th>C7</th>
<th>C8</th>
<th>C9</th>
</tr>
</thead>
<tbody>
<tr>
<td>7090</td>
<td>7093</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Field B

<table>
<thead>
<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
</tr>
</thead>
<tbody>
<tr>
<td>7041</td>
<td>7046</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Also assume:

Register 14 contains 00 00 70 90.
Register 15 contains 00 00 70 40.

After the instruction:

**Machine Format**

<table>
<thead>
<tr>
<th>Op Code</th>
<th>L</th>
<th>B1</th>
<th>D1</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>D1</td>
<td>03</td>
<td>F</td>
<td>001</td>
<td>E</td>
<td>000</td>
</tr>
</tbody>
</table>

**Assembler Format**

<table>
<thead>
<tr>
<th>Op Code</th>
<th>D1(L,B1),D2(B2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MVN</td>
<td>0(4,15),0(14)</td>
</tr>
</tbody>
</table>

is executed, field B becomes:

<table>
<thead>
<tr>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F4</th>
<th>F5</th>
</tr>
</thead>
<tbody>
<tr>
<td>7041</td>
<td>7046</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The numeric bits of the bytes at locations 7090-7093 have been stored in the numeric bits of the bytes at locations 7041-7044. The contents of locations 7090-7093 and 7045-7046 are unchanged.

MOVE WITH OFFSET (MVO)

MOVE WITH OFFSET may be used to shift a packed-decimal number an odd number of digit positions or to concatenate a sign to an unsigned packed-decimal number.

Assume that the three-byte unsigned packed-decimal number in storage locations 4500-4502 is to be moved to locations 5600-5603 and given the sign of the packed-decimal number ending at location 5603. Also assume:

Register 12 contains 00 00 56 00.
Register 15 contains 00 00 45 00.
Storage locations 5600-5603 contain 77 88 99 0C.
Storage locations 4500-4502 contain 12 34 56.

After the instruction:

**Machine Format**

<table>
<thead>
<tr>
<th>Op Code</th>
<th>L1</th>
<th>L2</th>
<th>B1</th>
<th>D1</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>F1</td>
<td>3</td>
<td>2</td>
<td>C</td>
<td>000</td>
<td>F</td>
<td>000</td>
</tr>
</tbody>
</table>

**Assembler Format**

<table>
<thead>
<tr>
<th>Op Code</th>
<th>D1(L1,B1),D2(L2,B2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MVO</td>
<td>0(4,12),0(3,15)</td>
</tr>
</tbody>
</table>
is executed, the storage locations 5600-5603 contain 01 23 45 6C. Note that the second operand is extended on the left with one zero to fill out the first-operand field.

MOVE ZONES (MVZ)

The MOVE ZONES instruction can operate on overlapping or nonoverlapping fields, as can the instructions MOVE (MVC) and MOVE NUMERICS. When operating on nonoverlapping fields, MOVE ZONES works like the MOVE NUMERICS instruction (see its example), except that MOVE ZONES moves only the zone bits of each byte. To illustrate the use of MOVE ZONES with overlapping fields, assume that the following data field is in storage:

800 805
F1 F2 F3 F4 F5 F6

Also assume that register 15 contains 00 00 08 00. The instruction:

Machine Format
Op Code L B1 D1 B2 D2
D3 04 F 001 F 000

Assembler Format
Op Code D1(L,B1),D2(B2)
MVZ 1(5,15),0(15)

propagates the zone bits from the byte at address 800 through the entire field, so that the field becomes:

800 805
F1 F2 F3 F4 F5 F6

MULTIPLY (M, MR)

Assume that a number in register 5 is to be multiplied by the contents of a four-byte field at address 3750. Initially:

The contents of register 4 are not significant.
Register 5 contains 00 00 00 9A = 154(10) = the multiplicand.
Register 11 contains 00 00 06 00.
Register 12 contains 00 00 30 00.

Storage locations 3750-3753 contain 00 00 00 83 = 131(10) = the multiplier.

The instruction required for performing the multiplication is:

Machine Format
Op Code R1 X2 B2 D2
5C 4 B C 150

Assembler Format
Op Code R1,D2(X2,B2)
M 4,X'150'(11,12)

After the instruction is executed, the product is in the register pair 4 and 5:

Register 4 contains 00 00 00 00.
Register 5 contains 00 00 4E CE = 20,174(10).
Storage locations 3750-3753 are unchanged.

The RR format of the instruction can be used to square the number in a register. Assume that register 7 contains 00 01 00 05. The contents of register 6 are not significant. The instruction:

Machine Format
Op Code R1 R2
1C 6 7

Assembler Format
Op Code R1,R2
MR 6,7

multiplies the number in register 7 by itself and places the result in the pair of registers 6 and 7:

Register 6 contains 00 00 00 01.
Register 7 contains 00 0A 00 19.

MULTIPLY HALFWORD (MH)

The MULTIPLY HALFWORD instruction is used to multiply the contents of a register by a two-byte field in storage. For example, assume that:

Register 11 contains 00 00 00 15 = 21(10) = the multiplicand.
Register 14 contains 00 00 01 00.
Register 15 contains 00 00 20 00. Storage locations 2102-2103 contain FF D9 = -39[10] = the multiplier.

The instruction:

Machine Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>R₁</th>
<th>X₂</th>
<th>B₂</th>
<th>D₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>4C</td>
<td>B</td>
<td>E</td>
<td>F</td>
<td>002</td>
</tr>
</tbody>
</table>

Assembler Format

Op Code $R₁,D₂(X₂,B₂)$

OR MH 11,2(14,15)

multiplies the two numbers. The product, FF FF FC CD = -819[10], replaces the original contents of register 11.

Only the rightmost 32 bits of a product are stored in a register; any significant bits on the left are lost. No program interruption occurs on overflow.

OR (O, OC, OI, OR)

When the Boolean operator OR is applied to two bits, the result is one when either bit is one; otherwise, the result is zero. When two bytes are ORed, each pair of bits is handled separately; there is no connection from one bit position to another. The following is an example of ORing two bytes:

First-operand byte: 0011 0101[2]
Second-operand byte: 0101 1100[2]

Result byte: 0111 1101[2]

OI Example

A frequent use of the OR instruction is to set a particular bit to one. For example, assume that storage location 4891 contains 0100 0010[2]. To set the rightmost bit of this byte to one without affecting the other bits, the following instruction can be used (assume that register 8 contains 00 00 48 90):

Machine Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>I₂</th>
<th>B₁</th>
<th>D₁</th>
</tr>
</thead>
<tbody>
<tr>
<td>96</td>
<td>01</td>
<td>8</td>
<td>001</td>
</tr>
</tbody>
</table>

Assembler Format

Op Code $D₁(B₁),I₂$

OR 1(8),X’01’

When this instruction is executed, the byte in storage is ORed with the immediate byte (the I₂ field of the instruction):

Location 4891: 0100 0010[2]
Immediate byte: 0000 0001[2]
Result: 0100 0011[2]

The resulting byte with bit 7 set to one is stored back in location 4891. Condition code 1 is set.

PACK (PACK)

Assume that storage locations 1000-1003 contain the following zoned-decimal number that is to be converted to a packed-decimal number and left in the same location:

<table>
<thead>
<tr>
<th>Zoned number</th>
</tr>
</thead>
<tbody>
<tr>
<td>F1 F2 F3 C4</td>
</tr>
</tbody>
</table>

Also assume that register 12 contains 00 00 10 00. After the instruction:

Machine Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>L₁</th>
<th>L₂</th>
<th>B₁</th>
<th>D₁</th>
<th>B₂</th>
<th>D₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>F2</td>
<td>3</td>
<td>3</td>
<td>C</td>
<td>000</td>
<td>C</td>
<td>000</td>
</tr>
</tbody>
</table>

Assembler Format

Op Code $D₁(L₁,B₁),D₂(L₂,B₂)$

PACK 0(4,12),0(4,12)

is executed, the result in locations 1000-1003 is in the packed-decimal format:

<table>
<thead>
<tr>
<th>Packed number</th>
</tr>
</thead>
<tbody>
<tr>
<td>00 01 23 4C</td>
</tr>
</tbody>
</table>
Notes:

1. This example illustrates the operation of PACK when the first- and second-operand fields overlap completely.

2. During the operation, the second operand was extended on the left with zeros.

SHIFT LEFT DOUBLE (SLDA)

The SHIFT LEFT DOUBLE instruction shifts the 63 numeric bits of an even-odd register pair to the left, leaving the sign bit unchanged. Thus, the instruction performs an algebraic left shift of a 64-bit signed binary integer.

For example, if the contents of registers 2 and 3 are:

\[
\begin{array}{c}
00 7F 0A 72 = 00000000 01111111 00010101 01110010 \\
01110110 11011100 10111010 10011000 \{2\}
\end{array}
\]

The instruction:

Machine Format

```
Op Code R_i
8F
```

Assembler Format

```
SLA R_i,D_{2}(B_2)
```

results in register 2 being shifted left eight bit positions so that its new contents are:

\[
7F 6E 5D 4C = 01111111 01101110 01011101 01001100 \\
00000000 00000000 00000000 00000000 \{2\}
\]

Condition code 2 is set to indicate that the result is greater than zero.

If a left shift of nine places had been specified, a significant bit would have been shifted out of bit position 1. Condition code 3 would have been set to indicate this overflow and, if the fixed-point-overflow mask bit in the PSW were one, a fixed-point overflow interruption would have occurred.

STORE CHARACTERS UNDER MASK (STCM)

STORE CHARACTERS UNDER MASK (STCM) may be used to place selected bytes from a register into storage. For example, if it is desired to store a three-byte address from general register 8 into location FIELD3, assume:

Machine Format

```
Op Code R_i M_{3} S_{2}
BE 8 7
```

Register Format

```
STCM R_i,M_{3},S_{2}
```

A-26 370-XA Principles of Operation
Register 8:  12 34 56 78  
FIELD3 (before): not significant  
FIELD3 (after):  34 56 78  

As another example:

Machine Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>R1</th>
<th>M3</th>
<th>S2</th>
</tr>
</thead>
<tbody>
<tr>
<td>BE</td>
<td>9</td>
<td>5</td>
<td>* * * *</td>
</tr>
</tbody>
</table>

Register Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>R1,M3,S2</th>
</tr>
</thead>
<tbody>
<tr>
<td>STCM</td>
<td>9,B'0101','FIELD2</td>
</tr>
</tbody>
</table>

Register 9:  01 23 45 67  
FIELD2 (before): not significant  
FIELD2 (after):  23 67  

STORE MULTIPLE (STM)

Assume that the contents of general registers 14, 15, 0, and 1 are to be stored in consecutive four-byte fields starting with location 4050 and that:

Register 14 contains 00 00 25 63.  
Register 15 contains 00 01 27 36.  
Register 0 contains 12 43 00 62.  
Register 1 contains 73 26 12 57.  
Register 6 contains 00 00 40 00.  
The initial contents of locations 4050-405F are not significant.

The STORE MULTIPLE instruction allows the use of just one instruction to store the contents of the four registers:

Machine Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>R1</th>
<th>R3</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>90</td>
<td>E</td>
<td>1</td>
<td>6</td>
</tr>
</tbody>
</table>

Assembler Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>R1,R3,D2(B2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>STM</td>
<td>14,1,X'50'(6)</td>
</tr>
</tbody>
</table>

After the instruction is executed:

Locations 4050-4053 contain 00 00 25 63.  
Locations 4054-4057 contain 00 01 27 36.  

Locations 4058-405B contain 12 43 00 62.  
Locations 405C-405F contain 73 26 12 57.  

TEST UNDER MASK (TM)

The TEST UNDER MASK instruction examines selected bits of a byte and sets the condition code accordingly. For example, assume that:

Storage location 9999 contains FB.  
Register 7 contains 00 00 99 90.  

Assume the instruction to be:

Machine Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>I1</th>
<th>B1</th>
<th>D1</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>91</td>
<td>C3</td>
<td>7</td>
</tr>
</tbody>
</table>

Assembler Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>D1(B1),I2</th>
</tr>
</thead>
<tbody>
<tr>
<td>TM</td>
<td>9(7),B'11000011'</td>
</tr>
</tbody>
</table>

The machine tests only those bits of the byte in storage for which the mask bits are ones:

FB = 1111 1011(2)  
Mask = 1100 0011(2)  
Test = 11xx xx11(2)

Condition code 3 is set: all selected bits in the test result are ones. (The bits marked "x" are ignored.)

If location 9999 had contained B9, the test would have been:

B9 = 1011 1001(2)  
Mask = 1100 0011(2)  
Test = 10xx xx01(2)  
Condition code 1 is set: the selected bits are both zeros and ones.

If location 9999 had contained 3C, the test would have been:

3C = 0011 1100(2)  
Mask = 1100 0011(2)  
Test = 00xx xx00(2)  
Condition code 0 is set: all selected bits are zeros.

Note: Storage location 9999 remains unchanged.
TRANSLATE (TR)

The TRANSLATE instruction can be used to translate data from any character code to any other desired code, provided that each character code consists of eight bits or fewer. An appropriate translation table is required in storage.

In the following example, EBCDIC code is translated to ASCII code. The first step is to create a 256-byte table in storage locations 1000-10FF. This table contains the characters of the ASCII code in the sequence of the binary representation of the EBCDIC code; that is, the ASCII representation of a character is placed in storage at the starting address of the table plus the binary value of the EBCDIC representation of the same character.

For simplicity, the example shows only the part of the table containing the decimal digits:

```
10F0 10F9
30 31 32 33 34 35 36 37 38 39
```

Assume that the four-byte field at storage location 2100 contains the EBCDIC code for the digits 1984:

- Locations 2100-2103 contain F1 F9 F8 F4.
- Register 12 contains 00 00 21 00.
- Register 15 contains 00 00 10 00.

As the instruction:

Machine Format
```
Op Code  L  B1  D1  B2  D2
DC       03  C   000  F  000
```

Assembler Format
```
Op Code  D1(L,B1),D2(B2)
TR     0(4,12),0(15)
```

is executed, the binary value of each EBCDIC byte is added to the starting address of the table, and the resulting address is used to fetch an ASCII byte:

Table starting address: 1000
First EBCDIC byte: F1
Address of ASCII byte: 10F1

After execution of the instruction:

- Locations 2100-2103 contain 31 39 38 34.

Thus, the ASCII code for the digits 1984 has replaced the EBCDIC code in the four-byte field at storage location 2100.

TRANSLATE AND TEST (TRT)

The TRANSLATE AND TEST instruction can be used to scan a data field for characters with a special meaning. To indicate which characters have a special meaning, a table similar to the one used for the TRANSLATE instruction is set up, except that zeros in the table indicate characters without any special meaning and nonzero values indicate characters with a special meaning.

The figure "Translate-and-Test Table" that follows has been set up to distinguish alphameric characters (A to Z and 0 to 9) from blanks, certain special symbols, and all other characters which are considered invalid. EBCDIC coding is assumed. The 256-byte table is assumed stored at locations 2000-20FF.
Note: If the character codes in the statement being translated occupy a range smaller than 00 through FF(16), a table of fewer than 256 bytes can be used.

Translate and Test Table

The table entries for the alphabetic characters in EBCDIC are 00; thus, the letter A (code C1) corresponds to byte location 20C1, which contains 00.

The 15 special symbols have nonzero entries from 04(16) to 3C(16) in increments of 4. Thus, the blank (code 40) has the entry 04(16), the period (code 4B) has the entry 08(16), and so on.

All other table positions have the entry 40(16) to indicate an invalid character.

The table entries are chosen so that they may be used to select one of a list of 16 words containing addresses of different routines to be entered for each special symbol or invalid character encountered during the scan.

Assume that this list of 16 branch addresses is stored at locations 3004–3043.

Starting at storage location CA80, there is the following sequence of 21(10) EBCDIC characters, where "b" stands for a blank.

Locations CA80–CA94:

UNPKbPROUT(9),WORD(5)

Also assume:

Register 1 contains 00 00 CA 7F.
Register 2 contains 00 00 30 00.
Register 15 contains 00 00 20 00.

As the instruction:

Machine Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>L</th>
<th>B₁</th>
<th>D₁</th>
<th>B₂</th>
<th>D₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>DD</td>
<td>14</td>
<td>1</td>
<td>001</td>
<td>F</td>
<td>000</td>
</tr>
</tbody>
</table>

Assembler Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>D₁(L,B₁),D₂(B₂)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TRT</td>
<td>1(21,1),0(15)</td>
</tr>
</tbody>
</table>

is executed, the value of the first source byte, the EBCDIC code for the letter U, is added to the starting address of the table to produce the address of the table entry to be examined.
Because zeros were placed in storage location 20E4, no special action occurs. The operation continues with the second and subsequent source bytes until it reaches the blank in location CA84. When this symbol is reached, its value is added to the starting address of the table, as usual:

Table starting address 2000
First source byte (U) E4
Address of table entry 2064

Because location 2064 contains a nonzero value, the following actions occur:

1. The address of the source byte, 000CA84, is placed in the rightmost 24 bits of register 1.
2. The table entry, 04, is placed in the rightmost eight bits of register 2, which now contains 00 00 30 04.
3. Condition code 1 is set (scan not completed).

The TRANSLATE AND TEST instruction may be followed by instructions to branch to the routine at the address found at location 3004, which corresponds to the blank character encountered in the scan. When this routine is completed, program control may return to the TRANSLATE AND TEST instruction to continue the scan, except that the length must first be adjusted for the characters already scanned.

For this purpose, the TRANSLATE AND TEST instruction may be executed by the use of an EXECUTE instruction, which supplies the length specification from a general register. In this way, a complete statement scan can be performed with a single TRANSLATE AND TEST instruction used repeatedly by means of EXECUTE, and without modifying any instructions in storage. In the example, after the first execution of TRANSLATE AND TEST, register 1 contains the address of the last source byte translated. It is then a simple matter to subtract this address from the address of the last source byte (CA94) to produce a length specification. This length minus one is placed in the register that is referenced as the RI field of the EXECUTE instruction. (Note that the length code in the machine format is one less than the total number of bytes in the field.) The second-operand address of the EXECUTE instruction points to the TRANSLATE AND TEST instruction, which is the same as illustrated above, except for the length (L) which is set to zero.

UNPACK (UNPK)

Assume that storage locations 2501-2502 contain a signed, packed-decimal number that is to be unpacked and placed in storage locations 1000-1004. Also assume:

Register 12 contains 00 00 10 00.
Register 13 contains 00 00 25 00.
Storage locations 2501-2502 contain 12 3D.
The initial contents of storage locations 1000-1004 are not significant.

After the instruction:

Machine Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>L1</th>
<th>L2</th>
<th>B1</th>
<th>D1</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3</td>
<td>4</td>
<td>1</td>
<td>C</td>
<td>000</td>
<td>D</td>
<td>001</td>
</tr>
</tbody>
</table>

Assembler Format

Op Code D1(L1,B1),D2(L2,B2)

UNPK 0(5,12),1(2,13)

is executed, the storage locations 1000-1004 contain F0 F0 F1 F2 D3.

DECIMAL INSTRUCTIONS

(See Chapter 8 for a complete description of the decimal instructions.)

ADD DECIMAL (AP)

Assume that the signed, packed-decimal number at storage locations 500-503 is to be added to the signed, packed-decimal number at locations 2000-2002. Also assume:

Register 12 contains 00 00 20 00.
Register 13 contains 00 00 05 00.
Storage locations 2000-2002 contain 38 46 OD (a negative number).
Storage locations 500-503 contain 01 12 34 5C (a positive number).

After the instruction:
Machine Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>L₁</th>
<th>L₂</th>
<th>B₁</th>
<th>D₁</th>
<th>B₂</th>
<th>D₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>FA</td>
<td>2</td>
<td>3</td>
<td>C</td>
<td>000</td>
<td>D</td>
<td>000</td>
</tr>
</tbody>
</table>

Assembler Format

Op Code \(D₁(L₁,B₁),D₂(L₂,B₂)\)

AP \(0(3,12),0(4,13)\)

is executed, the storage locations 2000-2002 contain 73 88 5C; condition code 2 is set to indicate that the result is greater than zero. Note that:

1. Because the two numbers had different signs, they were in effect subtracted.

2. Although the second operand is longer than the first operand, no overflow interruption occurs because the result can be entirely contained within the first operand.

COMPARE DECIMAL (CP)

Assume that the signed, packed-decimal contents of storage locations 700-703 are to be algebraically compared with the signed, packed-decimal contents of locations 500-502. Also assume:

Register 12 contains 00 00 06 00.
Register 13 contains 00 00 03 00.
Storage locations 700-703 contain 17 25 35 6D.
Storage locations 500-502 contain 72 14 2D.

After the instruction:

Machine Format

Op Code \(L₁ \ L₂ \ B₁ \ D₁ \ B₂ \ D₂\)

FD | 3 | 2 | C | 100 | D | 200

Assembler Format

Op Code \(D₁(L₁,B₁),D₂(L₂,B₂)\)

CP \(X'100'(4,12),X'200'(3,13)\)

is executed, condition code 1 is set, indicating that the first operand (the contents of locations 700-703) is less than the second.

DIVIDE DECIMAL (DP)

Assume that the signed, packed-decimal number at storage locations 2000-2004 (the dividend) is to be divided by the signed, packed-decimal number at locations 3000-3001 (the divisor). Also assume:

Register 12 contains 00 00 20 00.
Register 13 contains 00 00 30 00.
Storage locations 2000-2004 contain 01 23 45 67 8C.
Storage locations 3000-3001 contain 32 1D.

After the instruction:

Machine Format

Op Code \(L₁ \ L₂ \ B₁ \ D₁ \ B₂ \ D₂\)

FD | 4 | 1 | C | 000 | D | 000

Assembler Format

Op Code \(D₁(L₁,B₁),D₂(L₂,B₂)\)

DP \(0(5,12),0(2,13)\)

is executed, the dividend is entirely replaced by the signed quotient and remainder, as follows:

<table>
<thead>
<tr>
<th>Location</th>
<th>Quotient</th>
<th>Remainder</th>
</tr>
</thead>
<tbody>
<tr>
<td>2000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2004</td>
<td>38 46 0D</td>
<td>01 8C</td>
</tr>
</tbody>
</table>

Notes:

1. Because the dividend and divisor have different signs, the quotient receives a negative sign.

2. The remainder receives the sign of the dividend and the length of the divisor.

3. If an attempt were made to divide the dividend by the one-byte field at location 3001, the quotient would be too long to fit within the four bytes allotted to it. A decimal-divide exception would exist, causing a program interruption.

EDIT (ED)

Before decimal data in the packed format can be used in a printed report, digits and signs must be converted to printable characters. Moreover, punctuation marks, such as commas and decimal
points, may have to be inserted in appropriate places. The highly flexible EDIT instruction performs these functions in a single instruction execution.

This example shows step-by-step one way that the EDIT instruction can be used. The field to be edited (the source) is four bytes long; it is edited against a pattern 13 bytes long. The following symbols are used:

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>b (Hexadecimal 40)</td>
<td>Blank character</td>
</tr>
<tr>
<td>( (Hexadecimal 21)</td>
<td>Significance starter</td>
</tr>
<tr>
<td>d (Hexadecimal 20)</td>
<td>Digit selector</td>
</tr>
</tbody>
</table>

Assume that register 12 contains:

00 00 10 00

and that the source and pattern fields are:

Source

1200 1203

02 57 42 6C

Pattern

1000

40 20 20 6B 20 21 20 4B 20 20 40 C3 D9

b d d d ( d d d b C R

Execution of the instruction:

Machine Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>L</th>
<th>B1</th>
<th>D1</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>DE</td>
<td>0C</td>
<td>C</td>
<td>000</td>
<td>C</td>
<td>200</td>
</tr>
</tbody>
</table>

Assembler Format

Ed (L,B1),D2(B2)

alters the pattern field as follows:
## Significance Indicator Location

### Pattern Digit (Before/After) Rule

<table>
<thead>
<tr>
<th>Pattern</th>
<th>Digit</th>
<th>Significance Indicator (Before/After)</th>
<th>Rule</th>
<th>Location 1000-100C</th>
</tr>
</thead>
<tbody>
<tr>
<td>b</td>
<td>0</td>
<td>off/off</td>
<td>leave(1)</td>
<td>bdd,d(d.ddbCR</td>
</tr>
<tr>
<td>d</td>
<td>2</td>
<td>off/on(2)</td>
<td>fill</td>
<td>bbd,d(d.ddbCR</td>
</tr>
<tr>
<td>,</td>
<td>5</td>
<td>on/on</td>
<td>digit</td>
<td>bb2,d(d.ddbCR</td>
</tr>
<tr>
<td>(</td>
<td>7</td>
<td>on/on</td>
<td>leave</td>
<td>same</td>
</tr>
<tr>
<td>d</td>
<td>4</td>
<td>on/on</td>
<td>digit</td>
<td>bb2,574.ddbCR</td>
</tr>
<tr>
<td>,</td>
<td>2</td>
<td>on/on</td>
<td>leave</td>
<td>same</td>
</tr>
<tr>
<td>d</td>
<td>6+</td>
<td>on/off(3)</td>
<td>digit</td>
<td>bb2,574.2dbCR</td>
</tr>
<tr>
<td>b</td>
<td>off/off</td>
<td>fill</td>
<td>same</td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>off/off</td>
<td>fill</td>
<td>bb2,574.26bbR</td>
<td></td>
</tr>
<tr>
<td>R</td>
<td>off/off</td>
<td>fill</td>
<td>bb2,574.26bbb</td>
<td></td>
</tr>
</tbody>
</table>

### Notes:
1. This character is the fill byte.
2. First nonzero decimal source digit turns on significance indicator.
3. Plus sign in the four rightmost bits of the byte turns off significance indicator.

Thus, after the instruction is executed, the pattern field contains the result as follows:

**Pattern**

1000 100C

<table>
<thead>
<tr>
<th>40</th>
<th>40</th>
<th>F2</th>
<th>6B</th>
<th>F5</th>
<th>F7</th>
<th>F4</th>
<th>4B</th>
<th>F2</th>
<th>F6</th>
<th>40</th>
<th>40</th>
<th>40</th>
</tr>
</thead>
<tbody>
<tr>
<td>b</td>
<td>b</td>
<td>2</td>
<td>,</td>
<td>5</td>
<td>7</td>
<td>4</td>
<td>,</td>
<td>2</td>
<td>6</td>
<td>b</td>
<td>b</td>
<td>b</td>
</tr>
</tbody>
</table>

This pattern field prints as:

2,574.26

The source field remains unchanged. Condition code 2 is set because the number was greater than zero.

If the number in the source field is changed to the negative number 00 00 02 6D and the original pattern is used, the edited result this time is:

**Pattern**

1000 100C

<table>
<thead>
<tr>
<th>40</th>
<th>40</th>
<th>40</th>
<th>40</th>
<th>40</th>
<th>F0</th>
<th>4B</th>
<th>F2</th>
<th>F6</th>
<th>40</th>
<th>C3</th>
<th>D9</th>
</tr>
</thead>
<tbody>
<tr>
<td>b</td>
<td>b</td>
<td>b</td>
<td>b</td>
<td>b</td>
<td>b</td>
<td>0</td>
<td>.</td>
<td>2</td>
<td>6</td>
<td>b</td>
<td>C</td>
</tr>
</tbody>
</table>

This pattern field prints as:

0.26 CR

The significance starter forces the significance indicator to the on state and hence causes a leading zero and the decimal point to be preserved. Because the minus-sign code has no effect on the significance indicator, the characters CR are printed to show a negative (credit) amount.

Condition code 1 is set (number less than zero).

### EDIT AND MARK (EDMK)

The EDIT AND MARK instruction may be used, in addition to the functions of EDIT, to insert a currency symbol, such as a dollar sign, at the appropriate position in the edited result. Assume the same source in storage locations 1200-1203, the same pattern in locations 1000-100C, and the same contents of general register 12 as for the EDIT instruction above. The previous contents of general register 1 (GR1) are not significant; a LOAD ADDRESS instruction is used to set up the first digit position that is forced to print if no significant digits occur to the left.

The instructions:

**LA** 1,6(0,12)

Load address of forced significant digit into GR1

**EDMK** 0(13,12),X'200'(12)

Leave address of first significant digit in GR1

**BCTR** 1,0

Subtract 1 from address in GR1

**MVI** 0(1),C'$'

Store dollar sign at address in GR1

produce the following results for the two examples under EDIT:
This pattern field prints as:

$2,574.26

Condition code 2 is set to indicate that the number edited was greater than zero.

This pattern field prints as:

$0.26 CR

Condition code 1 is set because the number is less than zero.

MULTIPLY DECIMAL (MP)

Assume that the signed, packed-decimal number in storage locations 1202-1204 (the multiplicand) is to be multiplied by the signed, packed-decimal number in locations 500-501 (the multiplier).

1202 1204
Multicand 38 46 0D
500 501
Multiplier 32 1D

The multiplicand must first be extended to have at least two bytes of leftmost zeros, corresponding to the multiplier length, so as to avoid a data exception during the multiplication. ZERO AND ADD can be used to move the multiplicand into a longer field. Assume:

Register 4 contains 00 00 12 00.
Register 6 contains 00 00 05 00.

Then execution of the instruction:

ZAP X'100'(5,4),2(3,4)

sets up a new multiplicand in storage locations 1300-1304:

1300 1304
Multicand (new) 00 00 38 46 0D

Now, after the instruction:

Machine Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>L1</th>
<th>L2</th>
<th>B1</th>
<th>D1</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>FC</td>
<td>4</td>
<td>1</td>
<td>4</td>
<td>100</td>
<td>6</td>
<td>000</td>
</tr>
</tbody>
</table>

Assembler Format

Op Code D1(L1,B1),D2(L2,B2)

MP X'100'(5,4),0(2,6)

is executed, storage locations 1300-1304 contain the product: 01 23 45 66 0C.

SHIFT AND ROUND DECIMAL (SRP)

The SHIFT AND ROUND DECIMAL (SRP) instruction can be used for shifting decimal numbers in storage to the left or right. When a number is shifted right, rounding can also be done.

Decimal Left Shift

In this example, the contents of storage location FIELD1 are shifted three places to the left, effectively multiplying the contents of FIELD1 by 1000. FIELD1 is six bytes long. The following instruction performs the operation:

Machine Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>L1</th>
<th>I1</th>
<th>S1</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>F0</td>
<td>5</td>
<td>0</td>
<td>***</td>
<td>0</td>
<td>003</td>
</tr>
</tbody>
</table>

Assembler Format

Op Code S1(L1),S2,I1

SRP FIELD1(6),3,0

FIELD1 (before): 00 01 23 45 67 8C
FIELD1 (after): 12 34 56 78 00 0C

The second-operand address in this instruction specifies the shift amount (three places). The rounding digit, I1, is not used in a left shift, but it must be a valid decimal digit. After execution, condition code 2 is set to show that the result is greater than zero.
Decimal Right Shift

In this example, the contents of storage location FIELD2 are shifted one place to the right, effectively dividing the contents of FIELD2 by 10 and discarding the remainder. FIELD2 is five bytes in length. The following instruction performs this operation:

Machine Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>L₁</th>
<th>I₁</th>
<th>S₁</th>
<th>B₂</th>
<th>D₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>F0</td>
<td>4</td>
<td>0</td>
<td>5</td>
<td>0</td>
<td>03</td>
</tr>
</tbody>
</table>

FIELD 2 (before): 01 23 45 67 8C
FIELD 2 (after): 00 12 34 56 7C

The six-bit two's complement of a number, n, can be specified as 64 - n. In this example, a right shift of one is represented as 64 - 1.

Condition code 2 is set.

Decimal Right Shift and Round

In this example, the contents of storage location FIELD3 are shifted three places to the right and rounded, in effect dividing by 1000 and rounding up. FIELD3 is four bytes in length.

Machine Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>L₁</th>
<th>I₁</th>
<th>S₁</th>
<th>B₂</th>
<th>D₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>F0</td>
<td>3</td>
<td>5</td>
<td>0</td>
<td>0</td>
<td>03</td>
</tr>
</tbody>
</table>

FIELD 3 (before): 12 39 60 0D
FIELD 3 (after): 00 01 24 0D

The shift amount (three places) is specified in the D₂ field. The I₁ field specifies a rounding digit of 5. The rounding digit is added to the last digit shifted out (which is a 6), and the carry is propagated to the left. The sign is ignored during the addition.

Condition code 1 is set because the result is less than zero.

Multiplying by a Variable Power of 10

Since the shift value specified by the SRP instruction specifies both the direction and amount of the shift, the operation is equivalent to multiplying the decimal first operand by 10 raised to the power specified by the shift value.

If the shift value is to be variable, it may be specified by the B₂ field instead of the displacement D₂ of the SRP instruction. The general register designated by B₂ should contain the shift value (power of 10) as a signed binary integer.

A fixed scale factor modifying the variable power of 10 may be specified by using both the B₂ field (variable part in a general register) and the D₂ field (fixed part in the displacement).

The SRP instruction uses only the right-most six bits of the effective address D₂(B₂) and interprets them as a six-bit signed binary integer to control the left or right shift as in the preceding shift examples.
Assume that the signed, packed-decimal number at storage locations 4500-4502 is to be moved to locations 4000-4004 with four leading zeros in the result field. Also assume:

- Register 9 contains 00 00 40 00.
- Storage locations 4000-4004 contain 12 34 56 78 90.
- Storage locations 4500-4502 contain 38 46 OD.

After the instruction:

**Machine Format**

<table>
<thead>
<tr>
<th>Op Code</th>
<th>L₁</th>
<th>L₂</th>
<th>B₁</th>
<th>D₁</th>
<th>B₂</th>
<th>D₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>F8</td>
<td>4</td>
<td>2</td>
<td>9</td>
<td>000</td>
<td>9</td>
<td>500</td>
</tr>
</tbody>
</table>

**Assembler Format**

<table>
<thead>
<tr>
<th>Op Code</th>
<th>D₁(L₁,B₁),D₂(L₂,B₂)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ZAP</td>
<td>(5,9),X'500'(3,9)</td>
</tr>
</tbody>
</table>

is executed, the storage locations 4000-4004 contain 00 00 38 46 OD; condition code 1 is set to indicate a negative result without overflow.

Note that, because the first operand is not checked for valid sign and digit codes, it may contain any combination of hexadecimal digits before the operation.

**FLOATING-POINT INSTRUCTIONS**

(See Chapter 9 for a complete description of the floating-point instructions.)

In this section, the abbreviations FPRO, FPR2, FPR4, and FPR6 stand for floating-point registers 0, 2, 4, and 6 respectively.

**ADD NORMALIZED (AD, ADR, AE, AER, AXR)**

The ADD NORMALIZED instruction performs the addition of two floating-point numbers and places the normalized result in a floating-point register. Neither of the two numbers to be added must necessarily be in normalized form before addition occurs. For example, assume that:

- FPR6 contains the unnormalized number C3 08 21 00 00 00 00 00 = -82.1f(16) = -130.06(10) approximately.
- Storage locations 2000-2007 contain the normalized number 41 12 34 56 00 00.

After the instruction:

**Machine Format**

<table>
<thead>
<tr>
<th>Op Code</th>
<th>R₁, X₂</th>
<th>B₂</th>
<th>D₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>7A</td>
<td>6 0</td>
<td>D 000</td>
<td></td>
</tr>
</tbody>
</table>

**Assembler Format**

<table>
<thead>
<tr>
<th>Op Code</th>
<th>R₁,D₂(X₂,B₂)</th>
</tr>
</thead>
<tbody>
<tr>
<td>AE</td>
<td>6 0(0,13)</td>
</tr>
</tbody>
</table>

performs the short-precision addition of the two operands, as follows.

The characteristics of the two numbers (43 and 41) are compared. Since the number in storage has a characteristic that is smaller by 2, it is right-shifted two hexadecimal digit positions. One guard digit is retained on the right. The fractions of the two numbers are then added algebraically:

<table>
<thead>
<tr>
<th>Fraction GD¹</th>
<th>FPR6</th>
<th>Shifted number from storage</th>
<th>Intermediate sum</th>
<th>Left-shifted sum</th>
<th>Guard digit</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>-43 08 21 00</td>
<td>+43 00 12 34 5</td>
<td>-43 08 0E CB B</td>
<td>-42 80 EC BB</td>
<td></td>
</tr>
</tbody>
</table>

Because the intermediate sum is unnormalized, it is left-shifted to form the normalized floating-point number -80.ECBB(16) = -128.92(10) approximately. Combining the sign with the characteristic, the result is C2 80 EC BB, which replaces the left half of FPR6. The right half of FPR6 and the contents of storage locations 2000-2007 are unchanged. Condition code 1 is set to indicate a result less than zero.

If the long-precision instruction AD were used, the result in FPR6 would be C2 80 EC BA A0 00 00 00. Note that use of the long-precision instruction would avoid a loss of precision in this example.

**ADD UNNORMALIZED (AU, AUR, AW, AWL)**

The ADD UNNORMALIZED instruction operates the same as the ADD NORMALIZED instruction, except that the final result is not normalized. For example, using the same operands as in the example for ADD NORMALIZED, when the short-precision instruction:
is executed, the two numbers are added as follows:

<table>
<thead>
<tr>
<th>Machine Format</th>
<th>Assembler Format</th>
</tr>
</thead>
<tbody>
<tr>
<td>Op Code</td>
<td></td>
</tr>
<tr>
<td>R_1, D_2(X_2,B_2)</td>
<td></td>
</tr>
<tr>
<td>AU</td>
<td></td>
</tr>
</tbody>
</table>

FPR6
-43 08 21 00
Shifted number from +43 00 12 34 5
storage

Intermediate sum -43 08 OE CB B

Guard digit

The guard digit participates in the addition but is discarded. The unnormalized sum replaces the left half of FPR6. Condition code 1 is set because the result is less than zero.

The truncated result in FPR6 (C3 08 0E CB 00 00 00 00) shows a loss of a significant digit when compared to the result of short-precision normalized addition.

As another example of comparing unnormalized floating-point numbers, 41 00 12 34 56 78 9A BC 0X (X represents any hexadecimal digit). When the COMPARE instruction is executed, the two rightmost digits are shifted right two places, the 0 becomes the guard digit, and the X does not participate in the comparison.

However, when two normalized floating-point numbers are compared, the relationship between numbers that compare equal is unique: each digit in one number must be the same as the corresponding digit in the other number.

DIVIDE (DD, DDR, DE, DER)

Assume that the first operand (the dividend) is in FPR2 and the second operand (the divisor) in FPR0. If the operands are in the short-precision format, the resulting quotient is returned to FPR2 by the instruction:

Machine Format

Op Code R_1, R_2
29 4 6

Assembler Format

Op Code R_1, R_2
CDR 4, 6

The number with the smaller characteristic, which is in register FPR6, is right-shifted 43 - 35 hex (67 - 53 decimal) or 14 digit positions, so that the two characteristics agree. The shifted number is 43 00 00 00 00 00 00 00 00 00 00 00 00 00, with a guard digit of one. Therefore, when the two numbers are compared, condition code 1 is set, indicating that operand 1 in FPR4 is less than operand 2 in FPR6.

If the example is changed to a second operand with a characteristic of 34 instead of 35, so that FPR6 contains 34 12 34 56 78 9A BC DE, the operand is right-shifted 15 positions, leaving all fraction digits and the guard digit as zeros. Condition code 0 is set, indicating equality. This example shows that two floating-point numbers with different characteristics or fractions may compare equal if the numbers are unnormalized or zero.

As another example of comparing unnormalized floating-point numbers, 41 00 12 34 56 78 9A BC 0X (X represents any hexadecimal digit). When the COMPARE instruction is executed, the two rightmost digits are shifted right two places, the 0 becomes the guard digit, and the X does not participate in the comparison.

However, when two normalized floating-point numbers are compared, the relationship between numbers that compare equal is unique: each digit in one number must be the same as the corresponding digit in the other number.
Case | FPR2 Before (Dividend) | FPR2 After (Quotient) | Case | FPR2 Before (Dividend) | FPR2 After (Quotient)
--- | --- | --- | --- | --- | ---
A | -43 082100 | +43 001234 | A | -43 082100 | +43 001234 | -42 72522F
B | +42 101010 | +45 111111 | +30 F0F0F0
C | +48 30000F | +41 400000 | +47 C0003C
D | +48 30000F | +41 200000 | +47 180007
E | +48 30000F | +41 200000 | +47 C00038

Case C shows a number being divided by 4.0. Case D divides the same number by 2.0, and case E divides the result of case D again by 2.0. The results of cases C and E differ in the rightmost hexadecimal digit position, which illustrates an effect of result truncation.

HALVE (HDR, HER)

HALVE produces the same result as floating-point DIVIDE with a divisor of 2.0. Assume FPR2 contains the long-precision number +48 30 00 00 00 00 00 0F. The following HALVE instruction produces the result +48 18 00 00 00 00 00 07 in FPR2:

Machine Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>R₁</th>
<th>R₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>24</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>

Assembler Format

<table>
<thead>
<tr>
<th>Op Code</th>
<th>R₁, R₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>HDR</td>
<td>2,2</td>
</tr>
</tbody>
</table>

MULTIPLY (MD, MDR, ME, MER, MXD, MXDR, MXR)

For this example, the following long-precision operands are in FPR0 and FPR2:

FPR0: -33 606060 60606060
FPR2: -5A 200000 20000020

A long-precision product is generated by the instruction:

Machine Format

<table>
<thead>
<tr>
<th>Op Code R₁, R₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>2C</td>
</tr>
</tbody>
</table>

Assembler Format

<table>
<thead>
<tr>
<th>Op Code R₁, R₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>MDR</td>
</tr>
</tbody>
</table>

If the operands were not already normalized, the instruction would first normalize them. It then generates an intermediate result consisting of the full 28-digit hexadecimal product fraction obtained by multiplying the 14-digit hexadecimal operand fractions, together with the appropriate sign and a characteristic that is the sum of the operand characteristics less 64 (40 hex):

The fraction multiplication is performed as follows:

| .6060606060606060 |
| 200000000000 |
| C0C0C0C0C0C0C0 |
| C0C0C0C0C0C0C0 |
| C0C0C0C0C0C0C0 |
| C0C0C0C181818241818180C0C0C0 |

Attaching the sign and characteristic to the fraction gives:

| +4D C0C0C0C181818241818180C0C0C0 |

Because this intermediate product has a leading zero, it is then normalized. The truncated final result placed in FPR0 is:

| +4C C0C0C181818241 |

FLOATING-POINT-NUMBER CONVERSION

The following examples illustrate one method of converting between binary fixed-point numbers (32-bit signed binary integers) and normalized floating-point numbers. Conversion must provide for the different representations used
with negative numbers: the two's-complement form for signed binary integers, and the signed-absolute-value form for the fractions of floating-point numbers.

Fixed Point to Floating Point

The method used here inverts the leftmost bit of the 32-bit signed binary integer, which is equivalent to adding $2^{31}$ to the number and considering the result to be positive. This changes the number from a signed integer in the range $2^{31} - 1$ through $-2^{31}$ to an unsigned integer in the range $2^{32} - 1$ through 0. After conversion to the long floating-point format, the value $2^{31}$ is subtracted again.

Assume that general register 9 (GR9) contains the integer -59 in two's-complement form:

GR9: FF FF FF C5

Further, assume two eight-byte fields in storage: TEMP, for use as temporary storage, and T0031, which contains the floating-point constant $2^{31}$ in the following format:

T0031: 4E 00 00 00 80 00 00 00

This is an unnormalized long floating-point number with the characteristic 4E, which corresponds to a radix point (hexadecimal point) to the right of the number.

The following instruction sequence performs the conversion:

```
Result
X 9,T0031+4 GR9: 7FFF FFC5
ST 9,TEMP+4 TEMP: 4E 00 00 00 80 00 00 00
MVC TEMP(4),T0031 TEMP: 4E00 0000 7FFF FFC5
LD 2,TEMP FPR2: 4E00 0000 7FFF FFC5
SD 2,T0031 FPR2: C23B 0000 0000 0000
```

The EXCLUSIVE OR (X) instruction inverts the leftmost bit in general register 9, using the right half of the constant as the source for a leftmost one bit. The next two instructions assemble the modified number in an unnormalized long floating-point format, using the left half of the constant as the plus sign, the characteristic, and the leading zeros of the fraction. LOAD (LD) places the number unchanged in floating-point register 2. The SUBTRACT NORMALIZED (SD) instruction performs the final two steps by subtracting $2^{31}$ in floating-point form and normalizing the result.

Floating Point to Fixed Point

The procedure described here consists basically in reversing the steps of the previous procedure. Two additional considerations must be taken into account. First: the floating-point number may not be an exact integer. Truncating the excess hexadecimal digits on the right requires shifting the number one digit position farther to the right than desired for the final result, so that the units digit occupies the position of the guard digit. Second: the floating-point number may have to be tested as to whether it is outside the range of numbers representable as a 32-bit signed binary integer.

Assume that floating-point register 6 contains the number $59.25_{10} = 3B.4_{16}$ in normalized form:

FPR6: 42 3B 00 00 00 00 00 00

Further, assume three eight-byte fields in storage: TEMP, for use as temporary storage, and the constants $2^{32}$ (T0032) and $2^{31}$ (T0031R) in the following formats:

T0032: 4E 00 00 01 00 00 00 00
T0031R: 4F 00 00 00 00 00 00 00

The constant T0031R is shifted right one more position than the constant T0031 of the previous example, so as to force the units digit into the guard-digit position.

The following instruction sequence performs the integer truncation, range tests, and conversion to a signed binary integer in general register 8 (GR8):

```
Result
SD 6,T0031R FPR6: C87F FFFF C500 0000
BC 11,OVERFLOW Branch to overflow routine if result is greater than or equal to zero
AW 6,T0032 FPR6: 4E00 0000 8000 003B
BC 4,OVERFLOW Branch to overflow routine if result is less than zero
STD 6,TEMP TEMP: 4E00 0000 8000 003B
XI TEMP+4,X'80' TEMP: 4E00 0000 0000 003B
L 8,TEMP+4 GR8: 0000 003B
```

Appendix A. Number Representation and Instruction-Use Examples A-39
The SUBTRACT NORMALIZED (SD) instruction shifts the fraction of the number to the right until it lines up with TWO31R, which causes the fraction digit 4 to fall to the right of the guard digit and be lost; the result of subtracting 2^31 from the remaining digits is renormalized. The result should be less than zero; if not, the original number was too large in the positive direction. The first BRANCH ON CONDITION (BC) performs this test.

The ADD UNNORMALIZED (AW) instruction adds 2^32: 2^31 to correct for the previous subtraction and another 2^31 to change to an all-positive range. The unnormalized result is placed in temporary storage by the STORE (STD) instruction. There the leftmost bit of the binary integer is inverted by the EXCLUSIVE OR (XI) instruction to subtract 2^31 and thus convert the unsigned number to the signed format. The result should be what the program expects, then the final result is loaded into GR8.

MULTIPROGRAMMING AND MULTIPROCESSING EXAMPLES

When two or more programs sharing common storage locations are being executed concurrently in a multiprogramming or multiprocessing environment, one program may, for example, set a flag bit in the common-storage area for testing by another program. It should be noted that the instructions AND (NI or NC), EXCLUSIVE OR (XI or XC), and OR (OI or OC) could be used to set flag bits in a multiprocessing environment; but the same instructions may cause program logic errors in a multiprocessing configuration where two or more CPUs can fetch, modify, and store data in the same location simultaneously.

EXAMPLE OF A PROGRAM FAILURE USING OR IMMEDIATE

Assume that two independent programs try to set different bits to one in a common byte in storage. The following example shows how the use of the instruction OR IMMEDIATE (OI) can fail to accomplish this, if the programs are executed simultaneously on two different CPUs. One of the possible error situations is depicted.

<table>
<thead>
<tr>
<th>Execution of instruction</th>
<th>FLAGS</th>
<th>Execution of instruction</th>
<th>FLAGS</th>
</tr>
</thead>
<tbody>
<tr>
<td>OI FLAGS,X'01' on CPU A</td>
<td>X'00'</td>
<td>Fetch</td>
<td>X'O0'</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FLAGS X'O0'</td>
<td></td>
</tr>
<tr>
<td>Fetch</td>
<td>X'O0'</td>
<td>OR X'S0' into X'O0'</td>
<td></td>
</tr>
<tr>
<td>OR X'O1' into X'O0'</td>
<td>X'O0'</td>
<td>Store X'S0' into FLAGS</td>
<td></td>
</tr>
<tr>
<td>Store X'O1' into FLAGS</td>
<td>X'O1'</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

FLAGS should have value of X'S1' following both updates.

The problem shown here is that the value stored by the OI instruction executed on CPU A overlays the value that was stored by CPU B. The X'S0' flag bit was erroneously turned off, and the data is now invalid.

The COMPARE AND SWAP instruction has been provided to overcome this and similar problems.

CONDITIONAL SWAPPING INSTRUCTIONS (CS, CDS)

The COMPARE AND SWAP (CS) and COMPARE DOUBLE AND SWAP (CDS) instructions can be used in multiprogramming or multiprocessing environments to serialize access to counters, flags, control words, and other common storage areas.

The following examples of the use of the COMPARE AND SWAP and COMPARE DOUBLE AND SWAP instructions illustrate the applications for which the instructions are intended. It is important to note that these are examples of functions that can be performed by programs while the CPU is enabled for interruption (multiprogramming) or by programs that are being executed in a multiprocessing configuration. That is, the routine allows a program to modify the contents of a storage location while the CPU is enabled, even though the routine may be interrupted by another program on the same CPU that will update the location, and even though the possibility exists that another CPU may simultaneously update the same location.

The COMPARE AND SWAP instruction first checks the value of a storage location and then modifies it only if the value is what the program expects; normally this would be a previously fetched value. If the value in storage is not what the program expects, then the
location is not modified; instead, the current value of the location is loaded into a general register, in preparation for the program to loop back and try again. During the execution of COMPARE AND SWAP, no other CPU can perform a store access or interlocked-update access at the specified location.

Setting a Single Bit

The following instruction sequence shows how the COMPARE AND SWAP instruction can be used to set a single bit in storage to one. Assume that the first byte of a word in storage called "WORD" contains eight flag bits.

```
LA 6,X'80'     Put bit to be ORed into GR6
SLL 6,24       Shift left 24 places to align the byte to be ORed with the location of the flag bits within WORD
L 7,WORD       Fetch current flag values
RETRY LR 8,7   Load flags into GR8
OR 8,6         Set bit to one
CS 7,8,WORD    Store new flags if current flags unchanged, or re-fetch current flag values if changed
BC 4,RETRY     If new flags are not stored, try again
```

The format of the COMPARE AND SWAP instruction is:

Machine Format

```
Op Code   R1  R2  S2
BA    7    8  ****
```

Assembler Format

```
CS 7,8,WORD
```

The COMPARE AND SWAP instruction compares the first operand (general register 7 containing the current flag values) to the second operand in storage (WORD) while no CPU other than the one executing the COMPARE AND SWAP instruction is permitted to perform a store access or interlocked-update access at the specified storage location.

If the comparison is successful, indicating that the flag bits have not been changed since they were fetched, the modified copy in general register 8 is stored into WORD. If the flags have been changed, the compare will not be successful, and their new values are loaded into general register 7.

The conditional branch (BC) instruction tests the condition code and reexecutes the flag-modifying instructions if the COMPARE AND SWAP instruction indicated an unsuccessful comparison (condition code 1). When the COMPARE AND SWAP instruction is successful (condition code 0), the flags contain valid data, and the program exits from the loop.

The branch to RETRY will be taken only if some other program modifies the contents of WORD. This type of a loop differs from the typical "bit-spin" loop. In a bit-spin loop, the program continues to loop until the bit changes. In this example, the program continues to loop only if the value does change during each iteration. If a number of CPUs simultaneously attempt to modify a single location by using the sample instruction sequence, one CPU will fall through on the first try, another will loop once, and so on until all CPUs have succeeded.

Updating Counters

In this example, a 32-bit counter is updated by a program using the COMPARE AND SWAP instruction to ensure that the counter will be correctly updated. The original value of the counter is obtained by loading the word containing the counter into general register 7. This value is moved into general register 8 to provide a modifiable copy, and general register 6 (containing an increment to the counter) is added to the modifiable copy to provide the updated counter value. The COMPARE AND SWAP instruction is used to ensure valid storing of the counter.

The program updating the counter checks the result by examining the condition code. The condition code 0 indicates a successful update, and the program can proceed. If the counter had been changed between the time that the program loaded its original value and the time that it executed the COMPARE AND SWAP instruction, it would have loaded the new counter value into general register 7 and set the condition code to 1, indicating an unsuccessful update. The program must then repeat the update sequence until the execution of the COMPARE AND SWAP instruction results in a successful update.

The following instruction sequence performs the above procedure:
The following shows two CPUs, A and B, executing this instruction sequence simultaneously: both CPUs attempt to add one to CNTR.

<table>
<thead>
<tr>
<th>CPU A</th>
<th>CPU B</th>
</tr>
</thead>
<tbody>
<tr>
<td>GR7</td>
<td>GR8</td>
</tr>
<tr>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>17</td>
<td>17</td>
</tr>
<tr>
<td>17</td>
<td>17</td>
</tr>
<tr>
<td>18</td>
<td>17</td>
</tr>
<tr>
<td>18</td>
<td>18</td>
</tr>
</tbody>
</table>

The following routine may be used in place of the previous HSPORT routine if it is assumed that bit 1 of the contents of GR0 is already set to one and if the ECB is assumed to contain zeros when it is not marked "WAITING."

```
HSPOST OR 0,5
L 3,0(1)
LTR 3,3
ECB marked 'waiting'? Yes, execute post SVC
BC 4,PSVC
CS 3,0,0(1)
No, store post code
BC 8,EXITHP
PSVC POST (1),(0)
ECB address is in GR1, post code in GR0
EXITHP [Any instruction]
```

**BYPASS WAIT Routine**

A BYPASS WAIT function, corresponding to the BYPASS POST, does not use the CS instruction, but the FIFO LOCK/UNLOCK routines which follow assume its use.

```
HSWAIT TM 0(1),X'40'
BC 1,EXITHW If bit 1 is one, then ECB is already posted; branch to exit
WAIT ECB=(1)
EXITHW [Any instruction]
```

**LOCK/UNLOCK**

When a common storage area larger than a doubleword is to be updated, it is usually necessary to provide special interlocks to ensure that a single program at a time updates the common area. Such an area is called a serially reusable resource (SRR).

In general, updating a list, or even scanning a list, cannot be safely accomplished without first "freezing" the list. However, the COMPARE AND SWAP and COMPARE DOUBLE AND SWAP instructions can be used in certain restricted situations to perform queuing and list manipulation. Of prime importance is the capability to perform the lock/unlock functions and to provide sufficient queuing to resolve...
contentions, either in a LIFO or FIFO manner. The lock/unlock functions can then be used as the interlock mechanism for updating an SRR of any complexity.

The lock/unlock functions are based on the use of a "header" associated with the SRR. The header is the common starting point for determining the states of the SRR, either free or in use, and also is used for queuing requests when contentions occur. Contentions are resolved using WAIT and POST. The general programming technique requires that the program that encounters a "locked" SRR must "leave a mark on the wall" indicating the address of an ECB on which it will WAIT. The "unlocking" program sees the mark and posts the ECB, thus permitting the waiting program to continue. In the two examples given, all programs using a particular SRR must use either the LIFO queuing scheme or the FIFO scheme; the two cannot be mixed. When more complex queuing is required, it is suggested that the queue for the SRR be locked using one of the two methods shown.

LOCK/UNLOCK with LIFO Queuing for Contentions

The header consists of a word, that is, a four-byte field aligned on a word boundary. The word can contain zero, a positive value, or a negative value.

<table>
<thead>
<tr>
<th>Function</th>
<th>Header Contains</th>
<th>Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>LIFO LOCK</td>
<td>Zero</td>
<td>SRR is free. Set the header to a negative value. Use the SRR.</td>
</tr>
<tr>
<td>(the incoming</td>
<td>Positive Value</td>
<td>SRR is in use. Store the contents of the header into location A+4.</td>
</tr>
<tr>
<td>element is at</td>
<td>Negative Value</td>
<td>Store address A into the header. WAIT; the ECB is at location A.</td>
</tr>
<tr>
<td>location A)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LIFO UNLOCK</td>
<td>Error</td>
<td>Some program is waiting for the SRR. Move the pointer from the &quot;last in&quot; element into the header. POST; the ECB is in the &quot;last in&quot; element.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The list is empty. Store zeros into the header. The SRR is free.</td>
</tr>
</tbody>
</table>

- A zero value indicates that the serially reusable resource (SRR) is free.
- A negative value indicates that the SRR is in use but no additional programs are waiting for the SRR.
- A positive value indicates that the SRR is in use and that one or more additional programs are waiting for the SRR. Each waiting program is identified by an element in a chained list. The positive value in the header is the address of the element most recently added to the list.

Each element consists of two words. The first word is used as an ECB; the second word is used as a pointer to the next element in the list. A negative value in a pointer indicates that the element is the last element in the list. The element is required only if the program finds the SRR locked and desires to be placed in the list.

The following chart describes the action taken for LIFO LOCK and LIFO UNLOCK routines. The routines following the chart allow enabled code to perform the actions described in the chart.
LIFO LOCK Routine:
Initial Conditions:

GR1 contains the address of the incoming element.
GR2 contains the address of the header.

LLOCK SR 3,3 GR3 = 0
ST 3,0(1) Initialize the ECB
LNR 0,1 GR0 = a negative value

TRYAGN CS 3,0,0(2) Set the header to a negative value if the header contains zeros
BC 8,USE Did the header contain zeros?
ST 3,4(1) No, store the value of the header into the pointer in the incoming element
CS 3,1,0(2) Store the address of the incoming element into the header
LA 3,0(0) GR3 = 0
BC 7,TRYAGN Did the header get updated?
WAIT ECB=(1) Yes, wait for the resource; the ECB is in the incoming element

USE [Any instruction]

LIFO UNLOCK Routine:
Initial Conditions:

GR2 contains the address of the header.

LUNLK L 1,0(2) GR1 = the contents of the header
A LTR 1,1 Does the header contain a negative value?
BC 4,B No, load the pointer from the "last in" element and store it in the header
CS 1,0,0(2)
BC 7,A Did the header get updated?
POST (1) Yes, post the "last in" element
BC 15,EXIT Continue
B SR 0,0 The header contains a negative value; free the header
CS 1,0,0(2) and continue
BC 7,A
EXIT [Any instruction]

Note that the LOAD instruction L 1,0(2) at location LUNLK would have to be CS 1,1,0(2) if it were not for the rule concerning storage-operand consistency. This rule requires the LOAD instruction to fetch a four-byte operand aligned on a word boundary such that, if another CPU changes the word being fetched by an operation which is also at least word-consistent, either the entire new or the entire old value of the word is obtained, and not a combination of the two. (See the section "Storage-Operand Consistency" in Chapter 5, "Program Execution.")
to the next, the elements cannot be allocated from storage that would be freed and reused when the program ends. It is expected that a program would obtain its first element and release its last element by means of the routines described in the section "Free-Pool Manipulation" in this appendix.

The following chart describes the action taken for FIFO LOCK and FIFO UNLOCK.

<table>
<thead>
<tr>
<th>Function</th>
<th>Action</th>
</tr>
</thead>
</table>
| FIFO LOCK (the incoming element is at location A) | Store address A into the header.  
WAIT; the ECB is at the location addressed by the old contents of the header. |
| FIFO UNLOCK      | POST; the ECB is at location A.                                        |

The following routines allow enabled code to perform the actions described in the previous chart.

**FIFO LOCK Routine:**

Initial conditions:

- GR3 contains the address of the header.
- GR4 contains the address, A, of the element currently owned by this program. This element becomes the entered element.

**FLOCK**

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LR 2,4</td>
<td>GR2 now contains address of element to be entered</td>
</tr>
<tr>
<td>SR 1,1</td>
<td>GRI = 0</td>
</tr>
<tr>
<td>ST 1,0(2)</td>
<td>Initialize the ECB</td>
</tr>
<tr>
<td>L 1,0(3)</td>
<td>GRI = contents of the header</td>
</tr>
<tr>
<td>TRYAGN CS</td>
<td>Enter address A into header</td>
</tr>
<tr>
<td>BC 7,TRYAGN</td>
<td>while remembering old contents of header into GRI; GRI now contains address of removed element</td>
</tr>
<tr>
<td>LR 4,1</td>
<td>Removed element becomes new currently owned element</td>
</tr>
<tr>
<td>HSWAIT</td>
<td>Perform bypass-wait routine; if ECB already posted, continue; if not, wait; GRI contains the address of the ECB</td>
</tr>
</tbody>
</table>

**FIFO UNLOCK Routine:**

Initial conditions:

- GR2 contains the address of the removed element, obtained during the FLOCK routine.
- GR5 contains 40 00 00 00(16)

**FUNLK**

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LR 1,2</td>
<td>Place address of entered element in GRI; GRI = address of ECB to be posted</td>
</tr>
<tr>
<td>SR 0,0</td>
<td>GRO = 0; GRO has a post code of zero</td>
</tr>
<tr>
<td>OR 0,5</td>
<td>Set bit 1 of GRO to one</td>
</tr>
<tr>
<td>HPOST</td>
<td>Perform bypass-post routine; if ECB has not been waited on, then mark posted and continue; if it has been waited on, then post</td>
</tr>
</tbody>
</table>

**FREE-POOL MANIPULATION**

It is anticipated that a program will need to add and delete items from a free list without using the lock/unlock routines. This is especially likely since the lock/unlock routines require storage elements for queuing and may require working storage. The lock/unlock routines discussed previously allow simultaneous lock routines but permit only one unlock routine at a time. In such a situation, multiple additions and a single deletion to the list may all occur simultaneously, but multiple deletions cannot occur at the same time. In the case of a chain of pointers containing free storage buffers, multiple deletions along with additions can occur simultaneously. In this case, the removal cannot be done using the COMPARE AND SWAP instruction without a certain degree of exposure.

Consider a chained list of the type used in the LIFO lock/unlock example. Assume that the first two elements are at locations A and B, respectively. If one program attempted to remove the first element and was interrupted between the fourth and fifth instructions of the LUNLK routine, the list could be changed so that elements A and C are the first two elements when the interrupted program resumes execution. The COMPARE AND SWAP instruction would then succeed in storing the value B into the header, thereby destroying the list.

The probability of the occurrence of such list destruction can be reduced to near zero by appending to the header a counter that indicates the number of times elements have been added to the
list. The use of a 32-bit counter guarantees that the list will not be destroyed unless the following events occur, in the exact sequence:

1. An unlock routine is interrupted between the fetch of the pointer from the first element and the update of the header.

2. The list is manipulated, including the deletion of the element referenced in 1, and exactly \(2^{32}-1\) additions to the list are performed. Note that this takes on the order of days to perform in any practical situation.

3. The element referenced in 1 is added to the list.

4. The unlock routine interrupted in 1 resumes execution.

The following routines use such a counter in order to allow multiple, simultaneous additions and removals at the head of a chain of pointers.

The list consists of a doubleword header and a chain of elements. The first word of the header contains a pointer to the first element in the list. The second word of the header contains a 32-bit counter indicating the number of additions that have been made to the list. Each element contains a pointer to the next element in the list. A zero value indicates the end of the list.

The following chart describes the free-pool-list manipulation.

<table>
<thead>
<tr>
<th>Function</th>
<th>Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD TO LIST</td>
<td>Header = 0, Count&lt;br&gt;Store the first word of the header into location A.&lt;br&gt;Store the address A into the first word of the header. Decrement the second word of the header by one.</td>
</tr>
<tr>
<td>DELETE FROM LIST</td>
<td>The list is empty. Set the first word of the header to the value of the contents of location A. Use element A.</td>
</tr>
</tbody>
</table>
The following routines allow enabled code to perform the free-pool-list manipulation described in the above chart.

**ADD TO FREE LIST Routine:**

Initial Conditions:

- GR2 contains the address of the element to be added.
- GR4 contains the address of the header.

```
ADDQ LM 0,1,0(4) GR0,GR1 = contents of the header
TRYAGN ST 0,0(2) Point the new element to the top of the list
LR 3,1 Move the count to GR3
BCTR 3,0 Decrement the count
CDS 0,2,0(4) Update the header
BC 7,TRYAGN
```

**DELETE FROM FREE LIST Routine:**

Initial Conditions:

- GR4 contains the address of the header.

```
DELETQ LM 2,3,0(4) GR2,GR3 = contents of the header
TRYAGN LTR 2,2 Is the list empty?
BC 8,EMPTY Yes, get help
L 0,0(2) No, GR0 = the pointer from the first element
LR 1,3 Move the count to GR1
CDS 2,0,0(4) Update the header
BC 7,TRYAGN
```

Note that the LM (LOAD MULTIPLE) instructions at locations ADDQ and DELETQ would have to be CDS (COMPARE DOUBLE AND SWAP) instructions if it were not for the rule concerning storage-operand consistency. This rule requires the LOAD MULTIPLE instructions to fetch an eight-byte operand aligned on a doubleword boundary such that, if another CPU changes the doubleword being fetched by an operation which is also at least doubleword-consistent, either the entire new or the entire old value of the doubleword is obtained, and not a combination of the two. (See the section "Storage-Operand Consistency" in Chapter 5, "Program Execution.")
The following figures list instructions by name, mnemonic, and operation code. Some models may offer instructions that do not appear in the figures, such as those provided for assists or as part of special or custom features.

The operation codes for the vector facility and for interpretive execution are not included in this appendix. See the publications IBM System/370 Vector Operations, SA22-7125, and IBM System/370 Extended Architecture Interpretive Execution, SA22-7095, for operation codes associated with these facilities.

The operation code 00 hex with a two-byte instruction format is allocated for use by the program when an indication of an invalid operation is required. It is improbable that this operation code will ever be assigned to an instruction implemented in the CPU.

Explanation of Symbols in "Characteristics" and "Page" Columns

- Causes serialization and check-point synchronization.
- Causes serialization and check-point synchronization when the M1 and R2 fields contain all ones and all zeros, respectively.
- Causes serialization.
- Access exceptions for logical addresses.
- Access exceptions; not all access exceptions may occur; see instruction description for details.
- Access exceptions for instruction address.
- Access exceptions and ASN-translation-specification exception for details.
- ASN-translation exceptions (which include addressing, ASN-translation specification, AFX translation, and ASX translation).
- PER branch event.
- Condition code is set.
- Data exception.
- Decimal-overflow exception.
- Decimal-divide exception.
- Depending on the model, DIAGNOSE may generate various program exceptions and may change the condition code.
- E instruction format.
- Exponent-overflow exception.
- Exponent-underflow exception.
- Execute exception.
- Floating-point-divide exception.
- Instruction execution includes the implied use of general register 0.
- Instruction execution includes the implied use of general register 1.
- Instruction execution includes the implied use of general register 2.
- Instruction execution includes the implied use of multiple general registers.
- Instruction execution includes the implied use of general register 1 as the subsystem-identification word.
- Fixed-point-overflow exception.
- Interruptible instruction.
- Fixed-point-divide exception.
- New condition code is loaded.
- Significance exception.
- Move-inverse facility.
- Monitor event.
- Operand exception.
- Privileged-operation exception.
- Privileged-operation exception for semiprivileged instructions.
- PER general-register alteration event.
- RR instruction format.
- RRE instruction format.
- RS instruction format.
- RX instruction format.
- S instruction format.
- SI instruction format.
- Special-operation exception.
- Specification exception.
- SSE instruction format.
- PER storage-alteration event.
- Trace exceptions (which include trace table, addressing, and low-address protection).
- Additional exceptions and events for PROGRAM CALL (which include addressing, EX translation, LX translation, PC-translation specification, and special-operation exceptions).
- Additional exceptions and events for PROGRAM TRANSFER (which include addressing, primary-authority, and special-operation exceptions).
- Additional exceptions and events for SET SECONDARY ASN (which include addressing, secondary authority, and special operation).

Appendix B. Lists of Instructions B-1
<table>
<thead>
<tr>
<th>Name</th>
<th>Mnemonic</th>
<th>Characteristics</th>
<th>Op Code</th>
<th>Page No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD</td>
<td>R RR C</td>
<td>IF</td>
<td>R</td>
<td>1A 7-8</td>
</tr>
<tr>
<td>ADD</td>
<td>A RX C</td>
<td>A IF</td>
<td>R</td>
<td>5A 7-8</td>
</tr>
<tr>
<td>ADD DECIMAL</td>
<td>AP SS C</td>
<td>A D DF</td>
<td>ST</td>
<td>FA 8-5</td>
</tr>
<tr>
<td>ADD HALFWORD</td>
<td>AH RX C</td>
<td>A IF</td>
<td>R</td>
<td>4A 7-8</td>
</tr>
<tr>
<td>ADD LOGICAL</td>
<td>A LR RR</td>
<td>A IF</td>
<td>R</td>
<td>1E 7-9</td>
</tr>
<tr>
<td>ADD LOGICAL</td>
<td>A LR RR</td>
<td>A IF</td>
<td>R</td>
<td>1E 7-9</td>
</tr>
<tr>
<td>ADD NORMALIZED (extended)</td>
<td>AL RX C</td>
<td>A SP</td>
<td>EU EO LS</td>
<td>R 7-9</td>
</tr>
<tr>
<td>ADD NORMALIZED (long)</td>
<td>A XR RR</td>
<td>A SP</td>
<td>EU EO LS</td>
<td>2A 9-6</td>
</tr>
<tr>
<td>ADD NORMALIZED (long)</td>
<td>A XR RR</td>
<td>A SP</td>
<td>EU EO LS</td>
<td>2A 9-6</td>
</tr>
<tr>
<td>ADD NORMALIZED (short)</td>
<td>A ER RR</td>
<td>A SP</td>
<td>EU EO LS</td>
<td>3A 9-6</td>
</tr>
<tr>
<td>ADD NORMALIZED (short)</td>
<td>A ER RR</td>
<td>A SP</td>
<td>EU EO LS</td>
<td>3A 9-6</td>
</tr>
<tr>
<td>ADD UNNORMALIZED (long)</td>
<td>A WR RX</td>
<td>A SP</td>
<td>EO LS</td>
<td>2E 9-7</td>
</tr>
<tr>
<td>ADD UNNORMALIZED (long)</td>
<td>A WR RX</td>
<td>A SP</td>
<td>EO LS</td>
<td>2E 9-7</td>
</tr>
<tr>
<td>ADD UNNORMALIZED (short)</td>
<td>A UR RX</td>
<td>A SP</td>
<td>EO LS</td>
<td>3E 9-7</td>
</tr>
<tr>
<td>ADD UNNORMALIZED (short)</td>
<td>A UR RX</td>
<td>A SP</td>
<td>EO LS</td>
<td>3E 9-7</td>
</tr>
<tr>
<td>AND</td>
<td>N RR C</td>
<td>A</td>
<td>R</td>
<td>14 7-9</td>
</tr>
<tr>
<td>AND (character)</td>
<td>N RR C</td>
<td>A</td>
<td>R</td>
<td>14 7-9</td>
</tr>
<tr>
<td>AND (immediate)</td>
<td>N SI C</td>
<td>A</td>
<td>ST</td>
<td>D4 7-9</td>
</tr>
<tr>
<td>BRANCH AND LINK</td>
<td>BALR RR</td>
<td>T</td>
<td>B R</td>
<td>05 7-10</td>
</tr>
<tr>
<td>BRANCH AND SAVE</td>
<td>BASR RX</td>
<td>T</td>
<td>B R</td>
<td>0D 7-11</td>
</tr>
<tr>
<td>BRANCH AND SAVE</td>
<td>BAS RX</td>
<td>T</td>
<td>B R</td>
<td>0D 7-11</td>
</tr>
<tr>
<td>BRANCH AND SAVE AND SET MODE</td>
<td>BASSM RR</td>
<td>T</td>
<td>B R</td>
<td>0C 7-11</td>
</tr>
<tr>
<td>BRANCH AND SET MODE</td>
<td>BSM RR</td>
<td>T</td>
<td>B R</td>
<td>0B 7-12</td>
</tr>
<tr>
<td>BRANCH ON CONDITION</td>
<td>BCR RR</td>
<td>φ</td>
<td>B</td>
<td>07 7-12</td>
</tr>
<tr>
<td>BRANCH ON CONDITION</td>
<td>BC RX</td>
<td></td>
<td>B</td>
<td>07 7-12</td>
</tr>
<tr>
<td>BRANCH ON COUNT</td>
<td>BCTR RR</td>
<td>φ</td>
<td>B</td>
<td>06 7-13</td>
</tr>
<tr>
<td>BRANCH ON COUNT</td>
<td>BCT RX</td>
<td>φ</td>
<td>B</td>
<td>06 7-13</td>
</tr>
<tr>
<td>BRANCH ON INDEX HIGH</td>
<td>BXH RS</td>
<td>φ</td>
<td>B</td>
<td>06 7-13</td>
</tr>
<tr>
<td>BRANCH ON INDEX LOW OR EQUAL</td>
<td>BXLE RS</td>
<td>φ</td>
<td>B</td>
<td>06 7-13</td>
</tr>
<tr>
<td>CLEAR SUBCHANNEL</td>
<td>CSCH S C</td>
<td>P</td>
<td>OP φ GS</td>
<td>B R 7-14</td>
</tr>
<tr>
<td>COMPARE</td>
<td>CR RR C</td>
<td>A</td>
<td>R</td>
<td>19 7-14</td>
</tr>
<tr>
<td>COMPARE</td>
<td>C RX C</td>
<td>A</td>
<td>R</td>
<td>59 7-14</td>
</tr>
<tr>
<td>COMPARE (long)</td>
<td>CDR RR C</td>
<td>A SP</td>
<td>R</td>
<td>29 9-8</td>
</tr>
<tr>
<td>COMPARE (long)</td>
<td>CD RX C</td>
<td>A SP</td>
<td>R</td>
<td>69 9-8</td>
</tr>
<tr>
<td>COMPARE (short)</td>
<td>CER RX C</td>
<td>A SP</td>
<td>R</td>
<td>39 9-8</td>
</tr>
<tr>
<td>COMPARE (short)</td>
<td>CE RX C</td>
<td>A SP</td>
<td>R</td>
<td>79 9-8</td>
</tr>
<tr>
<td>COMPARE AND FORM CODEWORD</td>
<td>CFC S C</td>
<td>A SP</td>
<td>R</td>
<td>7-15</td>
</tr>
<tr>
<td>COMPARE AND SWAP</td>
<td>CS RS C</td>
<td>A SP</td>
<td>R</td>
<td>7-19</td>
</tr>
<tr>
<td>COMPARE DECIMAL</td>
<td>CP RS C</td>
<td>A SP</td>
<td>R</td>
<td>7-19</td>
</tr>
<tr>
<td>COMPARE DOUBLE AND SWAP</td>
<td>CDS RS C</td>
<td>A SP</td>
<td>R</td>
<td>7-19</td>
</tr>
<tr>
<td>COMPARE HALFWORD</td>
<td>CH RX C</td>
<td>A</td>
<td>R</td>
<td>55 7-21</td>
</tr>
<tr>
<td>COMPARE LOGICAL</td>
<td>CLR RR C</td>
<td>A</td>
<td>R</td>
<td>55 7-21</td>
</tr>
<tr>
<td>COMPARE LOGICAL</td>
<td>CL RX C</td>
<td>A</td>
<td>R</td>
<td>55 7-21</td>
</tr>
<tr>
<td>COMPARE LOGICAL (character)</td>
<td>CLC SS C</td>
<td>A</td>
<td>R</td>
<td>65 7-21</td>
</tr>
<tr>
<td>COMPARE LOGICAL (immediate)</td>
<td>CLI SI C</td>
<td>A</td>
<td>R</td>
<td>95 7-21</td>
</tr>
<tr>
<td>COMPARE LOGICAL, UNDER MASK</td>
<td>CLM RS C</td>
<td>A</td>
<td>R</td>
<td>7-22</td>
</tr>
<tr>
<td>COMPARE LOGICAL LONG</td>
<td>CLCL RR C</td>
<td>A SP</td>
<td>R</td>
<td>7-22</td>
</tr>
<tr>
<td>CONVERT TO BINARY</td>
<td>CVB RX</td>
<td>A D</td>
<td>D</td>
<td>4F 7-23</td>
</tr>
<tr>
<td>CONVERT TO DECIMAL</td>
<td>CVD RX</td>
<td>A</td>
<td>D</td>
<td>4F 7-23</td>
</tr>
<tr>
<td>DIAGNOSE</td>
<td>DRR Rx</td>
<td>P</td>
<td>D</td>
<td>83 10-4</td>
</tr>
<tr>
<td>DIVIDE</td>
<td>DR RX C</td>
<td>A SP</td>
<td>IK</td>
<td>R 7-24</td>
</tr>
<tr>
<td>DIVIDE</td>
<td>DX RX C</td>
<td>A SP</td>
<td>IK</td>
<td>R 7-24</td>
</tr>
<tr>
<td>DIVIDE (extended)</td>
<td>DXR RS C</td>
<td>A SP</td>
<td>EU EO FK</td>
<td>B22D 9-8</td>
</tr>
</tbody>
</table>

Instructions Arranged by Name (Part 1 of 4)
<table>
<thead>
<tr>
<th>Name</th>
<th>Mnemonic</th>
<th>Characteristics</th>
<th>Op Code</th>
<th>Page No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>DIVIDE (long)</td>
<td>DDR</td>
<td>RR</td>
<td>SP</td>
<td>EU ED FK</td>
</tr>
<tr>
<td>DIVIDE (long)</td>
<td>DR</td>
<td>RX</td>
<td>A</td>
<td>SP</td>
</tr>
<tr>
<td>DIVIDE (short)</td>
<td>DER</td>
<td>RR</td>
<td>SP</td>
<td>EU ED FK</td>
</tr>
<tr>
<td>DIVIDE (short)</td>
<td>DE</td>
<td>RX</td>
<td>A</td>
<td>SP</td>
</tr>
<tr>
<td>DIVIDE DECIMAL</td>
<td>DP</td>
<td>SS</td>
<td>A</td>
<td>SP</td>
</tr>
<tr>
<td>EDIT</td>
<td>ED</td>
<td>SS C</td>
<td>A</td>
<td>D</td>
</tr>
<tr>
<td>EDIT AND MARK</td>
<td>EDMK</td>
<td>SS C</td>
<td>A</td>
<td>D</td>
</tr>
<tr>
<td>EXCLUSIVE OR</td>
<td>XR</td>
<td>RR</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>EXCLUSIVE OR (character)</td>
<td>XC</td>
<td>SS</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>EXCLUSIVE OR (immediate)</td>
<td>XI</td>
<td>SI C</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>EXECUTE</td>
<td>EX</td>
<td>RX</td>
<td>C</td>
<td>A</td>
</tr>
<tr>
<td>EXTRACT PRIMARY ASN</td>
<td>EPAR</td>
<td>RRE</td>
<td>Q</td>
<td></td>
</tr>
<tr>
<td>EXTRACT SECONDARY ASN</td>
<td>ESAR</td>
<td>RRE</td>
<td>Q</td>
<td></td>
</tr>
<tr>
<td>HALT SUBCHANNEL</td>
<td>HSCH</td>
<td>S</td>
<td>C</td>
<td>P</td>
</tr>
<tr>
<td>HALVE (long)</td>
<td>HDR</td>
<td>RR</td>
<td>SP</td>
<td>EU</td>
</tr>
<tr>
<td>HALVE (short)</td>
<td>HER</td>
<td>RR</td>
<td>SP</td>
<td>EU</td>
</tr>
<tr>
<td>INSERT ADDRESS SPACE CONTROL</td>
<td>IAC</td>
<td>RRE</td>
<td>Q</td>
<td></td>
</tr>
<tr>
<td>INSERT CHARACTER</td>
<td>IC</td>
<td>RX</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>INSERT CHARACTERS UNDER MASK</td>
<td>ICM</td>
<td>RS</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>INSERT PROGRAM MASK</td>
<td>IPM</td>
<td>RRE</td>
<td>Q</td>
<td></td>
</tr>
<tr>
<td>INSERT PSW KEY</td>
<td>IPK</td>
<td>S</td>
<td>Q</td>
<td></td>
</tr>
<tr>
<td>INSERT STORAGE KEY EXTENDED</td>
<td>ISKE</td>
<td>RRE</td>
<td>Q</td>
<td>A$</td>
</tr>
<tr>
<td>INSERT VIRTUAL STORAGE KEY</td>
<td>IVSK</td>
<td>RRE</td>
<td>Q</td>
<td>A$</td>
</tr>
<tr>
<td>INVALIDATE PAGE TABLE ENTRY</td>
<td>IPTE</td>
<td>RRE</td>
<td>P</td>
<td>A$</td>
</tr>
<tr>
<td>LOAD</td>
<td>LR</td>
<td>RR</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>LOAD</td>
<td>L</td>
<td>RX</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>LOAD (long)</td>
<td>LDR</td>
<td>RR</td>
<td>A</td>
<td>SP</td>
</tr>
<tr>
<td>LOAD (long)</td>
<td>LR</td>
<td>RX</td>
<td>A</td>
<td>SP</td>
</tr>
<tr>
<td>LOAD (short)</td>
<td>LER</td>
<td>RR</td>
<td>SP</td>
<td></td>
</tr>
<tr>
<td>LOAD (short)</td>
<td>LE</td>
<td>RX</td>
<td>A</td>
<td>SP</td>
</tr>
<tr>
<td>LOAD ADDRESS</td>
<td>LA</td>
<td>RX</td>
<td>A</td>
<td>SP</td>
</tr>
<tr>
<td>LOAD ADDRESS SPACE PARAMETERS</td>
<td>LASP</td>
<td>SSE</td>
<td>P AS</td>
<td>SP</td>
</tr>
<tr>
<td>LOAD AND TEST (long)</td>
<td>LTR</td>
<td>RR</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>LOAD AND TEST (long)</td>
<td>LTD</td>
<td>RR</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>LOAD AND TEST (short)</td>
<td>LTER</td>
<td>RR</td>
<td>C</td>
<td>SP</td>
</tr>
<tr>
<td>LOAD COMPLEMENT</td>
<td>LCR</td>
<td>RR</td>
<td>C</td>
<td>SP</td>
</tr>
<tr>
<td>LOAD COMPLEMENT (long)</td>
<td>LCDR</td>
<td>RR</td>
<td>C</td>
<td>SP</td>
</tr>
<tr>
<td>LOAD COMPLEMENT (short)</td>
<td>LCER</td>
<td>RR</td>
<td>C</td>
<td>SP</td>
</tr>
<tr>
<td>LOAD CONTROL</td>
<td>LCTL</td>
<td>RS</td>
<td>P A SP</td>
<td></td>
</tr>
<tr>
<td>LOAD HALFWORD</td>
<td>LH</td>
<td>RX</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>LOAD MULTIPLE</td>
<td>LM</td>
<td>RS</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>LOAD NEGATIVE</td>
<td>LNR</td>
<td>RR</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>LOAD NEGATIVE (long)</td>
<td>LNDR</td>
<td>RR</td>
<td>C</td>
<td>SP</td>
</tr>
<tr>
<td>LOAD NEGATIVE (short)</td>
<td>LNER</td>
<td>RR</td>
<td>C</td>
<td>SP</td>
</tr>
<tr>
<td>LOAD POSITIVE</td>
<td>LPR</td>
<td>RR</td>
<td>C</td>
<td>SP</td>
</tr>
<tr>
<td>LOAD POSITIVE (long)</td>
<td>LPDR</td>
<td>RR</td>
<td>C</td>
<td>SP</td>
</tr>
<tr>
<td>LOAD POSITIVE (short)</td>
<td>LPER</td>
<td>RR</td>
<td>C</td>
<td>SP</td>
</tr>
<tr>
<td>LOAD PSW</td>
<td>LPSW</td>
<td>SL</td>
<td>P A SP</td>
<td></td>
</tr>
<tr>
<td>LOAD REAL ADDRESS</td>
<td>LRA</td>
<td>RX</td>
<td>C</td>
<td>P A SP</td>
</tr>
<tr>
<td>LOAD ROUNDED (ext. to long)</td>
<td>LRRD</td>
<td>RR</td>
<td>SP</td>
<td></td>
</tr>
<tr>
<td>LOAD ROUNDED (long to short)</td>
<td>LRR</td>
<td>RR</td>
<td>SP</td>
<td></td>
</tr>
<tr>
<td>MODIFY SUBCHANNEL</td>
<td>MSCH</td>
<td>S</td>
<td>C</td>
<td>P A SP</td>
</tr>
<tr>
<td>MONITOR CALL</td>
<td>MC</td>
<td>SI</td>
<td>SP</td>
<td></td>
</tr>
<tr>
<td>MOVE (character)</td>
<td>MVC</td>
<td>SS</td>
<td>A</td>
<td></td>
</tr>
</tbody>
</table>

Instructions Arranged by Name (Part 2 of 4)
<table>
<thead>
<tr>
<th>Name</th>
<th>Mnemonic</th>
<th>Characteristics</th>
<th>Op Code</th>
<th>Page No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOVE (immediate)</td>
<td>MVI</td>
<td>SI A</td>
<td>ST</td>
<td>92</td>
</tr>
<tr>
<td>MOVE INVERSE</td>
<td>MVCIN</td>
<td>SS MI A SP II</td>
<td>ST</td>
<td>E8</td>
</tr>
<tr>
<td>MOVE LONG</td>
<td>MVCL</td>
<td>RR C A SP</td>
<td>ST</td>
<td>D8</td>
</tr>
<tr>
<td>MOVE NUMERICS</td>
<td>MVI</td>
<td>SS C A</td>
<td>ST</td>
<td>D1</td>
</tr>
<tr>
<td>MOVE TO PRIMARY</td>
<td>MVCP</td>
<td>SS C A</td>
<td>ST</td>
<td>DA</td>
</tr>
<tr>
<td>MOVE TO SECONDARY</td>
<td>MVCPS</td>
<td>SS C A</td>
<td>ST</td>
<td>D1</td>
</tr>
<tr>
<td>MOVE WITH KEY</td>
<td>MVCK</td>
<td>SS C A</td>
<td>ST</td>
<td>D9</td>
</tr>
<tr>
<td>MOVE WITH OFFSET</td>
<td>MVO</td>
<td>SS C A</td>
<td>ST</td>
<td>F1</td>
</tr>
<tr>
<td>MOVE ZONES</td>
<td>MVZ</td>
<td>SS C A</td>
<td>ST</td>
<td>D3</td>
</tr>
<tr>
<td>MULTIPLY</td>
<td>MR</td>
<td>RR SP</td>
<td>R</td>
<td>5C</td>
</tr>
<tr>
<td>MULTIPLY (extended)</td>
<td>MXR</td>
<td>RR SP EU ED</td>
<td>R</td>
<td>9-13</td>
</tr>
<tr>
<td>MULTIPLY (long to extended)</td>
<td>MXDR</td>
<td>RX A SP EU ED</td>
<td>R</td>
<td>9-13</td>
</tr>
<tr>
<td>MULTIPLY (long)</td>
<td>MDR</td>
<td>RR SP EU ED</td>
<td>R</td>
<td>9-13</td>
</tr>
<tr>
<td>MULTIPLY (long)</td>
<td>MD</td>
<td>RX A SP EU ED</td>
<td>R</td>
<td>9-13</td>
</tr>
<tr>
<td>MULTIPLY (short to long)</td>
<td>ME</td>
<td>RX A SP EU ED</td>
<td>ST</td>
<td>FC</td>
</tr>
<tr>
<td>MULTIPLY DECIMAL</td>
<td>MP</td>
<td>SS A SP D</td>
<td>ST</td>
<td>D6</td>
</tr>
<tr>
<td>MULTIPLY HALFWORD</td>
<td>MH</td>
<td>RX A</td>
<td>R</td>
<td>4C</td>
</tr>
<tr>
<td>OR</td>
<td>OR</td>
<td>RR C A</td>
<td>ST</td>
<td>16</td>
</tr>
<tr>
<td>OR (character)</td>
<td>OC</td>
<td>RR C A</td>
<td>ST</td>
<td>6</td>
</tr>
<tr>
<td>OR (immediate)</td>
<td>OI</td>
<td>SI C A</td>
<td>ST</td>
<td>96</td>
</tr>
<tr>
<td>PACK</td>
<td>PACK</td>
<td>SS A</td>
<td>ST</td>
<td>F2</td>
</tr>
<tr>
<td>PROGRAM CALL</td>
<td>PC</td>
<td>Q AT Z1 T GM</td>
<td>B R</td>
<td>9-13</td>
</tr>
<tr>
<td>PROGRAM TRANSFER</td>
<td>PT</td>
<td>Q AT Z2 T GM</td>
<td>B R</td>
<td>9-13</td>
</tr>
<tr>
<td>PURGE TLB</td>
<td>PTLB</td>
<td>S P $</td>
<td>B R</td>
<td>9-13</td>
</tr>
<tr>
<td>RESET CHANNEL PATH</td>
<td>RCHP</td>
<td>S C P OP G1</td>
<td>B R</td>
<td>9-13</td>
</tr>
<tr>
<td>RESET REFERENCE BIT EXTENDED</td>
<td>RRBE</td>
<td>RRE C P A</td>
<td>B R</td>
<td>9-13</td>
</tr>
<tr>
<td>RESUME SUBCHANNEL</td>
<td>RSCH</td>
<td>S C P OP GS</td>
<td>B R</td>
<td>9-13</td>
</tr>
<tr>
<td>SET ADDRESS LIMIT</td>
<td>SAL</td>
<td>S P OP SO GM</td>
<td>B R</td>
<td>9-13</td>
</tr>
<tr>
<td>SET ADDRESS SPACE CONTROL</td>
<td>SAC</td>
<td>S P OP SO GM</td>
<td>B R</td>
<td>9-13</td>
</tr>
<tr>
<td>SET CHANNEL MONITOR</td>
<td>SCHM</td>
<td>S P P A SP</td>
<td>B R</td>
<td>9-13</td>
</tr>
<tr>
<td>SET CLOCK</td>
<td>SCK</td>
<td>S C P A SP</td>
<td>B R</td>
<td>9-13</td>
</tr>
<tr>
<td>SET CLOCK COMPARATOR</td>
<td>SCP</td>
<td>S P A SP</td>
<td>B R</td>
<td>9-13</td>
</tr>
<tr>
<td>SET CPU TIMER</td>
<td>SPT</td>
<td>S P A SP</td>
<td>B R</td>
<td>9-13</td>
</tr>
<tr>
<td>SET PREFIX</td>
<td>SPX</td>
<td>S P A SP</td>
<td>B R</td>
<td>9-13</td>
</tr>
<tr>
<td>SET PROGRAM MASK</td>
<td>SPMA</td>
<td>RR L Q</td>
<td>B R</td>
<td>9-13</td>
</tr>
<tr>
<td>SET SECONDARY ASN</td>
<td>SSAR</td>
<td>RRE P AT Z2 T G1</td>
<td>B R</td>
<td>9-13</td>
</tr>
<tr>
<td>SET STORAGE KEY EXTENDED</td>
<td>SSSKE</td>
<td>S P A SP</td>
<td>B R</td>
<td>9-13</td>
</tr>
<tr>
<td>SET SYSTEM MASK</td>
<td>SSM</td>
<td>S P A SP</td>
<td>B R</td>
<td>9-13</td>
</tr>
<tr>
<td>SHIFT AND ROUND DECIMAL</td>
<td>SRR</td>
<td>SS C P A SP</td>
<td>B R</td>
<td>9-13</td>
</tr>
<tr>
<td>SHIFT LEFT DOUBLE</td>
<td>SLDRA</td>
<td>RS C P A SP</td>
<td>R</td>
<td>8D</td>
</tr>
<tr>
<td>SHIFT LEFT DOUBLE LOGICAL</td>
<td>SLDLB</td>
<td>RS C P A SP</td>
<td>R</td>
<td>8B</td>
</tr>
<tr>
<td>SHIFT LEFT SINGLE</td>
<td>SLRA</td>
<td>RS C P A SP</td>
<td>R</td>
<td>89</td>
</tr>
<tr>
<td>SHIFT LEFT SINGLE LOGICAL</td>
<td>SLRB</td>
<td>RS C P A SP</td>
<td>R</td>
<td>87</td>
</tr>
<tr>
<td>SHIFT RIGHT DOUBLE</td>
<td>SRDA</td>
<td>RS C P A SP</td>
<td>R</td>
<td>8E</td>
</tr>
<tr>
<td>SHIFT RIGHT DOUBLE LOGICAL</td>
<td>SRDL</td>
<td>RS C P A SP</td>
<td>R</td>
<td>8C</td>
</tr>
<tr>
<td>SHIFT RIGHT SINGLE</td>
<td>SRA</td>
<td>RS C P A SP</td>
<td>R</td>
<td>8A</td>
</tr>
<tr>
<td>SHIFT RIGHT SINGLE LOGICAL</td>
<td>SRL</td>
<td>RS C P A SP</td>
<td>R</td>
<td>88</td>
</tr>
<tr>
<td>SIGNAL PROCESSOR</td>
<td>SIGP</td>
<td>S C P A SP</td>
<td>R</td>
<td>AE</td>
</tr>
<tr>
<td>START SUBCHANNEL</td>
<td>SSCH</td>
<td>S C P A SP</td>
<td>ST</td>
<td>B233</td>
</tr>
<tr>
<td>STORE</td>
<td>ST</td>
<td>RX A</td>
<td>ST</td>
<td>50</td>
</tr>
</tbody>
</table>

Instructions Arranged by Name (Part 3 of 4)

B-4 370-XA Principles of Operation
<table>
<thead>
<tr>
<th>Name</th>
<th>Mnemonic</th>
<th>Characteristics</th>
<th>Op Code</th>
<th>Page No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>STORE (long)</td>
<td>STD</td>
<td>RX A SP</td>
<td>ST</td>
<td>60</td>
</tr>
<tr>
<td>STORE (short)</td>
<td>STE</td>
<td>RX A SP</td>
<td>ST</td>
<td>70</td>
</tr>
<tr>
<td>STORE CHANNEL PATH STATUS</td>
<td>STCP S</td>
<td>P A SP</td>
<td>ST</td>
<td>23A</td>
</tr>
<tr>
<td>STORE CHANNEL REPORT WORD</td>
<td>STCRW S C</td>
<td>P A SP</td>
<td>ST</td>
<td>239</td>
</tr>
<tr>
<td>STORE CHARACTER</td>
<td>STC RX</td>
<td>A</td>
<td>ST</td>
<td>42</td>
</tr>
<tr>
<td>STORE CHARACTERS UNDER MASK</td>
<td>STCM RS</td>
<td>A</td>
<td>ST</td>
<td>8E</td>
</tr>
<tr>
<td>STORE CLOCK</td>
<td>STCK S C</td>
<td>A</td>
<td>ST</td>
<td>8E</td>
</tr>
<tr>
<td>STORE CLOCK COMPARATOR</td>
<td>STCKC S P A</td>
<td>SP ST B23A 14-13</td>
<td>ST</td>
<td>8E</td>
</tr>
<tr>
<td>STORE CONTROL</td>
<td>STCTL RS P A</td>
<td>SP ST B23A 14-13</td>
<td>ST</td>
<td>8E</td>
</tr>
<tr>
<td>STORE CPU ADDRESS</td>
<td>STAP S P A</td>
<td>SP ST B23A 14-13</td>
<td>ST</td>
<td>90</td>
</tr>
<tr>
<td>STORE CPU ID</td>
<td>STIDP S P A</td>
<td>SP ST B23A 14-13</td>
<td>ST</td>
<td>90</td>
</tr>
<tr>
<td>STORE CPU TIMER</td>
<td>STPT S P A</td>
<td>SP ST B23A 14-13</td>
<td>ST</td>
<td>90</td>
</tr>
<tr>
<td>STORE HALFWORD</td>
<td>STH RX A</td>
<td>A</td>
<td>ST</td>
<td>90</td>
</tr>
<tr>
<td>STORE MULTIPLE</td>
<td>STM RS A</td>
<td>A</td>
<td>ST</td>
<td>90</td>
</tr>
<tr>
<td>STORE PREFIX</td>
<td>STPX S P A</td>
<td>SP ST B23A 14-13</td>
<td>ST</td>
<td>90</td>
</tr>
<tr>
<td>STORE SUBCHANNEL</td>
<td>STSCH S C P A</td>
<td>OP $ GS ST</td>
<td>ST</td>
<td>90</td>
</tr>
<tr>
<td>STORE THEN AND SYSTEM MASK</td>
<td>STNSM S C P A</td>
<td>GS ST</td>
<td>ST</td>
<td>90</td>
</tr>
<tr>
<td>STORE THEN OR SYSTEM MASK</td>
<td>STOSM S C P A</td>
<td>GS ST</td>
<td>ST</td>
<td>90</td>
</tr>
<tr>
<td>SUBTRACT</td>
<td>SR RR C</td>
<td>IF R 1B 7-44</td>
<td>ST</td>
<td>90</td>
</tr>
<tr>
<td>SUBTRACT</td>
<td>S RX C A</td>
<td>IF R 1B 7-44</td>
<td>ST</td>
<td>90</td>
</tr>
<tr>
<td>SUBTRACT DECIMAL</td>
<td>SP SS A</td>
<td>D DF ST FB 8-11</td>
<td>ST</td>
<td>90</td>
</tr>
<tr>
<td>SUBTRACT HALFWORD</td>
<td>SH RX C A</td>
<td>IF R 1F 7-45</td>
<td>ST</td>
<td>90</td>
</tr>
<tr>
<td>SUBTRACT LOGICAL</td>
<td>SLR RR C</td>
<td>IF R 1F 7-45</td>
<td>ST</td>
<td>90</td>
</tr>
<tr>
<td>SUBTRACT LOGICAL</td>
<td>SL RX C A</td>
<td>IF R 1F 7-45</td>
<td>ST</td>
<td>90</td>
</tr>
<tr>
<td>SUBTRACT NORMALIZED (ext.)</td>
<td>SXR RR C SP</td>
<td>EU EO LS 37</td>
<td>ST</td>
<td>90</td>
</tr>
<tr>
<td>SUBTRACT NORMALIZED (long)</td>
<td>SDR RR C SP</td>
<td>EU EO LS 28</td>
<td>ST</td>
<td>90</td>
</tr>
<tr>
<td>SUBTRACT NORMALIZED (long)</td>
<td>SD RX C A SP</td>
<td>EU EO LS 6B</td>
<td>ST</td>
<td>90</td>
</tr>
<tr>
<td>SUBTRACT NORMALIZED (short)</td>
<td>SER RR C SP</td>
<td>EU EO LS 3B</td>
<td>ST</td>
<td>90</td>
</tr>
<tr>
<td>SUBTRACT NORMALIZED (short)</td>
<td>SE RX C A SP</td>
<td>EU EO LS 3B</td>
<td>ST</td>
<td>90</td>
</tr>
<tr>
<td>SUBTRACT UNNORMALIZED (long)</td>
<td>SWR RR C SP</td>
<td>EU EO LS 2F</td>
<td>ST</td>
<td>90</td>
</tr>
<tr>
<td>SUBTRACT UNNORMALIZED (long)</td>
<td>SW RX C A SP</td>
<td>EU EO LS 6F</td>
<td>ST</td>
<td>90</td>
</tr>
<tr>
<td>SUBTRACT UNNORMALIZED (short)</td>
<td>SU RX C A SP</td>
<td>EU EO LS 6F</td>
<td>ST</td>
<td>90</td>
</tr>
<tr>
<td>SUPERVISOR CALL</td>
<td>SVC RR C</td>
<td>SP EU EO</td>
<td>ST</td>
<td>90</td>
</tr>
<tr>
<td>TEST AND SET</td>
<td>TS S C A</td>
<td>$ ST</td>
<td>ST</td>
<td>93</td>
</tr>
<tr>
<td>TEST BLOCK</td>
<td>TB RRE C P A</td>
<td>$ II $ 99</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TEST PENDING INTERRUPTION</td>
<td>TPI S C P A</td>
<td>$ ST</td>
<td>ST</td>
<td>99</td>
</tr>
<tr>
<td>TEST PROTECTION</td>
<td>TPROT SSE C P A</td>
<td>$ ST</td>
<td>ST</td>
<td>99</td>
</tr>
<tr>
<td>TEST SUBCHANNEL</td>
<td>TSCH S C P A</td>
<td>OP $ GS ST</td>
<td>ST</td>
<td>99</td>
</tr>
<tr>
<td>TEST UNDER MASK</td>
<td>TM SI C P A</td>
<td>$ ST</td>
<td>ST</td>
<td>99</td>
</tr>
<tr>
<td>TRACE</td>
<td>TRACE RS</td>
<td>P A SP T</td>
<td>ST</td>
<td>99</td>
</tr>
<tr>
<td>TRANSLATE</td>
<td>TR SS A</td>
<td>A</td>
<td>ST</td>
<td>99</td>
</tr>
<tr>
<td>TRANSLATE AND TEST</td>
<td>TRT SS A GM R</td>
<td>$ ST</td>
<td>ST</td>
<td>99</td>
</tr>
<tr>
<td>UNPACK</td>
<td>UNPK SS A</td>
<td>A</td>
<td>ST</td>
<td>99</td>
</tr>
<tr>
<td>UPDATE TREE</td>
<td>UPT E A SP II</td>
<td>GM R ST 0102</td>
<td>ST</td>
<td>99</td>
</tr>
<tr>
<td>ZERO AND ADD</td>
<td>ZAP SS C A</td>
<td>D DF ST F8 8-12</td>
<td>ST</td>
<td>99</td>
</tr>
</tbody>
</table>

Instructions Arranged by Name (Part 4 of 4)
<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Name</th>
<th>Characteristics</th>
<th>Op Code</th>
<th>Page No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>DIAGNOSE</td>
<td>DM P DM IF R</td>
<td>83</td>
<td>10-4</td>
</tr>
<tr>
<td>AD</td>
<td>ADD</td>
<td>RX A SP EU EO LS</td>
<td>5A</td>
<td>7-8</td>
</tr>
<tr>
<td>ADR</td>
<td>ADD NORMALIZED (long)</td>
<td>RX C A SP EU EO LS</td>
<td>6A</td>
<td>9-6</td>
</tr>
<tr>
<td>AE</td>
<td>ADD NORMALIZED (short)</td>
<td>RX C A SP EU EO LS</td>
<td>2A</td>
<td>9-6</td>
</tr>
<tr>
<td>AER</td>
<td>ADD NORMALIZED (short)</td>
<td>RX C A SP EU EO LS</td>
<td>3A</td>
<td>9-6</td>
</tr>
<tr>
<td>AH</td>
<td>ADD HALFWORD</td>
<td>RX C A IF R</td>
<td>4A</td>
<td>7-8</td>
</tr>
<tr>
<td>AL</td>
<td>ADD LOGICAL</td>
<td>RX C A IF R</td>
<td>5A</td>
<td>7-9</td>
</tr>
<tr>
<td>ALR</td>
<td>ADD LOGICAL</td>
<td>RX C A IF R</td>
<td>R1E</td>
<td>7-9</td>
</tr>
<tr>
<td>AP</td>
<td>ADD DECIMAL</td>
<td>SS C A D DF ST</td>
<td>FA</td>
<td>8-5</td>
</tr>
<tr>
<td>AR</td>
<td>ADD</td>
<td>RX C A IF R</td>
<td>1A</td>
<td>7-8</td>
</tr>
<tr>
<td>AU</td>
<td>ADD UNNORMALIZED (short)</td>
<td>RX C A SP EU EO LS</td>
<td>7E</td>
<td>9-5</td>
</tr>
<tr>
<td>AUR</td>
<td>ADD UNNORMALIZED (short)</td>
<td>RX C A SP EU EO LS</td>
<td>3E</td>
<td>9-7</td>
</tr>
<tr>
<td>AW</td>
<td>ADD UNNORMALIZED (long)</td>
<td>RX C A SP EU EO LS</td>
<td>6E</td>
<td>9-7</td>
</tr>
<tr>
<td>AWR</td>
<td>ADD UNNORMALIZED (long)</td>
<td>RX C A SP EU EO LS</td>
<td>2E</td>
<td>9-7</td>
</tr>
<tr>
<td>AXR</td>
<td>ADD NORMALIZED (extended)</td>
<td>RX C A SP EU EO LS</td>
<td>36</td>
<td>9-6</td>
</tr>
<tr>
<td>BAL</td>
<td>BRANCH AND LINK</td>
<td>RX T B R 45</td>
<td>45</td>
<td>7-10</td>
</tr>
<tr>
<td>BALR</td>
<td>BRANCH AND LINK</td>
<td>RX T B R 45</td>
<td>45</td>
<td>7-10</td>
</tr>
<tr>
<td>BAS</td>
<td>BRANCH AND SAVE</td>
<td>RX T B R 45</td>
<td>45</td>
<td>7-11</td>
</tr>
<tr>
<td>BASR</td>
<td>BRANCH AND SAVE</td>
<td>RX T B R 45</td>
<td>45</td>
<td>7-11</td>
</tr>
<tr>
<td>BASSM</td>
<td>BRANCH AND SAVE AND SET MODE</td>
<td>RX T B R 45</td>
<td>45</td>
<td>7-11</td>
</tr>
<tr>
<td>BC</td>
<td>BRANCH ON CONDITION</td>
<td>RX T B R 45</td>
<td>45</td>
<td>7-11</td>
</tr>
<tr>
<td>BCR</td>
<td>BRANCH ON CONDITION</td>
<td>RX T B R 45</td>
<td>45</td>
<td>7-11</td>
</tr>
<tr>
<td>BCT</td>
<td>BRANCH ON COUNT</td>
<td>RX T B R 45</td>
<td>45</td>
<td>7-11</td>
</tr>
<tr>
<td>BCTR</td>
<td>BRANCH ON COUNT</td>
<td>RX T B R 45</td>
<td>45</td>
<td>7-11</td>
</tr>
<tr>
<td>BSM</td>
<td>BRANCH AND SET MODE</td>
<td>RX T B R 45</td>
<td>45</td>
<td>7-11</td>
</tr>
<tr>
<td>BXH</td>
<td>BRANCH ON INDEX HIGH</td>
<td>RX T B R 45</td>
<td>45</td>
<td>7-11</td>
</tr>
<tr>
<td>BXLE</td>
<td>BRANCH ON INDEX LOW OR EQUAL</td>
<td>RX T B R 45</td>
<td>45</td>
<td>7-11</td>
</tr>
<tr>
<td>C</td>
<td>COMPARE</td>
<td>RX C A SP</td>
<td>59</td>
<td>9-8</td>
</tr>
<tr>
<td>CD</td>
<td>COMPARE (long)</td>
<td>RX C A SP</td>
<td>59</td>
<td>9-8</td>
</tr>
<tr>
<td>CDR</td>
<td>COMPARE (long)</td>
<td>RX C A SP</td>
<td>59</td>
<td>9-8</td>
</tr>
<tr>
<td>CDS</td>
<td>COMPARE DOUBLE AND SWAP</td>
<td>RX C A SP</td>
<td>$</td>
<td>R ST 8B</td>
</tr>
<tr>
<td>CE</td>
<td>COMPARE (short)</td>
<td>RX C A SP</td>
<td>39</td>
<td>9-8</td>
</tr>
<tr>
<td>CER</td>
<td>COMPARE (short)</td>
<td>RX C A SP</td>
<td>39</td>
<td>9-8</td>
</tr>
<tr>
<td>CFC</td>
<td>COMPARE AND FORM CODEWORD</td>
<td>RX C A SP II GM</td>
<td>R B21A</td>
<td>7-15</td>
</tr>
<tr>
<td>CH</td>
<td>COMPARE HALFWORD</td>
<td>RX C A</td>
<td>49</td>
<td>7-20</td>
</tr>
<tr>
<td>CL</td>
<td>COMPARE LOGICAL</td>
<td>RX C A</td>
<td>55</td>
<td>7-21</td>
</tr>
<tr>
<td>CLC</td>
<td>COMPARE LOGICAL (character)</td>
<td>SS C A</td>
<td>65</td>
<td>7-21</td>
</tr>
<tr>
<td>CLCL</td>
<td>COMPARE LOGICAL LONG</td>
<td>RX C A SP II</td>
<td>6F</td>
<td>7-22</td>
</tr>
<tr>
<td>CLI</td>
<td>COMPARE LOGICAL (immediate)</td>
<td>SI C A</td>
<td>95</td>
<td>7-21</td>
</tr>
<tr>
<td>CLM</td>
<td>COMPARE LOGICAL C. UNDER MASK</td>
<td>RS C A</td>
<td>8D</td>
<td>7-21</td>
</tr>
<tr>
<td>CLR</td>
<td>COMPARE LOGICAL</td>
<td>RS C A</td>
<td>15</td>
<td>7-21</td>
</tr>
<tr>
<td>CP</td>
<td>COMPARE DECIMAL</td>
<td>SS C A D</td>
<td>8D</td>
<td>7-21</td>
</tr>
<tr>
<td>CR</td>
<td>COMPARE</td>
<td>RX C A</td>
<td>19</td>
<td>7-14</td>
</tr>
<tr>
<td>CS</td>
<td>COMPARE AND SWAP</td>
<td>RS C A SP</td>
<td>$</td>
<td>R ST BA</td>
</tr>
<tr>
<td>CSCH</td>
<td>CLEAR SUBCHANNEL</td>
<td>S C P</td>
<td>OP $</td>
<td>GS B230</td>
</tr>
<tr>
<td>CVB</td>
<td>CONVERT TO BINARY</td>
<td>RX A D IK</td>
<td>R</td>
<td>4F</td>
</tr>
<tr>
<td>CVD</td>
<td>CONVERT TO DECIMAL</td>
<td>RX A D IK</td>
<td>R</td>
<td>4F</td>
</tr>
<tr>
<td>D</td>
<td>DIVIDE (long)</td>
<td>RX A SP IK FK</td>
<td>5D</td>
<td>7-24</td>
</tr>
<tr>
<td>DD</td>
<td>DIVIDE (long)</td>
<td>RX A SP EU EO FK</td>
<td>6D</td>
<td>9-8</td>
</tr>
<tr>
<td>DDR</td>
<td>DIVIDE (long)</td>
<td>RX A SP EU EO FK</td>
<td>2D</td>
<td>9-8</td>
</tr>
<tr>
<td>DE</td>
<td>DIVIDE (short)</td>
<td>RX A SP EU EO FK</td>
<td>7D</td>
<td>9-8</td>
</tr>
<tr>
<td>DER</td>
<td>DIVIDE (short)</td>
<td>RX A SP EU EO FK</td>
<td>7D</td>
<td>9-8</td>
</tr>
<tr>
<td>DP</td>
<td>DIVIDE DECIMAL</td>
<td>SS A SP D DK</td>
<td>ST FD</td>
<td>8-5</td>
</tr>
<tr>
<td>DR</td>
<td>DIVIDE</td>
<td>RX A SP IK</td>
<td>R</td>
<td>1D</td>
</tr>
</tbody>
</table>

Instructions Arranged by Mnemonic (Part 1 of 4)
<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Name</th>
<th>Characteristics</th>
<th>Op Code</th>
<th>Page No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>DXR</td>
<td>DIVIDE (extended)</td>
<td>RRE SP EU ED FK</td>
<td>B22D</td>
<td>9-8</td>
</tr>
<tr>
<td>ED</td>
<td>EDIT</td>
<td>SS C A D FK</td>
<td>DE</td>
<td>8-6</td>
</tr>
<tr>
<td>EDMK</td>
<td>EDIT AND MARK</td>
<td>SS C A D G1</td>
<td>DF</td>
<td>8-9</td>
</tr>
<tr>
<td>EPAR</td>
<td>EXTRACT PRIMARY ASN</td>
<td>RRE Q SO</td>
<td>B226</td>
<td>10-5</td>
</tr>
<tr>
<td>ESAR</td>
<td>EXTRACT SECONDARY ASN</td>
<td>RRE Q SO</td>
<td>B227</td>
<td>10-5</td>
</tr>
<tr>
<td>EX</td>
<td>EXECUTE</td>
<td>RX AI SP EX</td>
<td>44</td>
<td>7-26</td>
</tr>
<tr>
<td>HDR</td>
<td>HALVE (long)</td>
<td>RX SP EU</td>
<td>24</td>
<td>9-10</td>
</tr>
<tr>
<td>HER</td>
<td>HALVE (short)</td>
<td>RX SP EU</td>
<td>34</td>
<td>9-10</td>
</tr>
<tr>
<td>HSCH</td>
<td>HALT SUBCHANNEL</td>
<td>S C P OP G5</td>
<td>B231</td>
<td>14-4</td>
</tr>
<tr>
<td>IAC</td>
<td>INSERT ADDRESS SPACE CONTROL</td>
<td>RRE C Q SO</td>
<td>B224</td>
<td>10-6</td>
</tr>
<tr>
<td>IC</td>
<td>INSERT CHARACTER</td>
<td>RX A</td>
<td>43</td>
<td>7-27</td>
</tr>
<tr>
<td>ICM</td>
<td>INSERT CHARACTERS UNDER MASK</td>
<td>RX S Q</td>
<td>BF</td>
<td>7-27</td>
</tr>
<tr>
<td>IPK</td>
<td>INSERT PSW KEY</td>
<td>S R G5</td>
<td>B222</td>
<td>7-27</td>
</tr>
<tr>
<td>IPM</td>
<td>INSERT PROGRAM MASK</td>
<td>RRE</td>
<td>B222</td>
<td>7-27</td>
</tr>
<tr>
<td>IPTE</td>
<td>INVALIDATE PAGE TABLE ENTRY</td>
<td>RRE P A1</td>
<td>$</td>
<td>7-27</td>
</tr>
<tr>
<td>ISKE</td>
<td>INSERT STORAGE KEY EXTENDED</td>
<td>RRE P A1 SO</td>
<td>B229</td>
<td>10-7</td>
</tr>
<tr>
<td>IVSK</td>
<td>INSERT VIRTUAL STORAGE KEY</td>
<td>RX P A1 SO</td>
<td>B223</td>
<td>10-7</td>
</tr>
<tr>
<td>L</td>
<td>LOAD</td>
<td>RX A</td>
<td>58</td>
<td>7-28</td>
</tr>
<tr>
<td>LA</td>
<td>LOAD ADDRESS</td>
<td>RX A</td>
<td>41</td>
<td>7-28</td>
</tr>
<tr>
<td>LASP</td>
<td>LOAD ADDRESS SPACE PARAMETERS</td>
<td>RX P AS SO</td>
<td>E500</td>
<td>10-10</td>
</tr>
<tr>
<td>Lcdr</td>
<td>LOAD COMPLEMENT (long)</td>
<td>RR C SP IF</td>
<td>23</td>
<td>9-11</td>
</tr>
<tr>
<td>Lcrer</td>
<td>LOAD COMPLEMENT (short)</td>
<td>RR C SP IF</td>
<td>33</td>
<td>9-11</td>
</tr>
<tr>
<td>Lcr</td>
<td>LOAD COMPLEMENT</td>
<td>RR C</td>
<td>13</td>
<td>7-28</td>
</tr>
<tr>
<td>Lctl</td>
<td>LOAD CONTROL</td>
<td>RS P A SP IF</td>
<td>87</td>
<td>10-17</td>
</tr>
<tr>
<td>Ld</td>
<td>LOAD (long)</td>
<td>RX A SP IF</td>
<td>68</td>
<td>9-10</td>
</tr>
<tr>
<td>Ldr</td>
<td>LOAD (long)</td>
<td>RX A SP IF</td>
<td>28</td>
<td>9-10</td>
</tr>
<tr>
<td>Le</td>
<td>LOAD (short)</td>
<td>RX A SP IF</td>
<td>78</td>
<td>9-10</td>
</tr>
<tr>
<td>Ler</td>
<td>LOAD (short)</td>
<td>RX A SP IF</td>
<td>38</td>
<td>9-10</td>
</tr>
<tr>
<td>Lh</td>
<td>LOAD HALFWORD</td>
<td>RX A</td>
<td>48</td>
<td>7-29</td>
</tr>
<tr>
<td>Lm</td>
<td>LOAD MULTIPLE</td>
<td>RX A</td>
<td>98</td>
<td>7-29</td>
</tr>
<tr>
<td>Lndr</td>
<td>LOAD NEGATIVE (long)</td>
<td>RR C SP IF</td>
<td>21</td>
<td>9-11</td>
</tr>
<tr>
<td>Lner</td>
<td>LOAD NEGATIVE (short)</td>
<td>RR C SP IF</td>
<td>31</td>
<td>9-11</td>
</tr>
<tr>
<td>Lnr</td>
<td>LOAD NEGATIVE</td>
<td>RR C</td>
<td>11</td>
<td>7-29</td>
</tr>
<tr>
<td>Lpdr</td>
<td>LOAD POSITIVE (long)</td>
<td>RR C SP IF</td>
<td>20</td>
<td>9-12</td>
</tr>
<tr>
<td>Lpe</td>
<td>LOAD POSITIVE (short)</td>
<td>RR C SP IF</td>
<td>30</td>
<td>9-12</td>
</tr>
<tr>
<td>Lpr</td>
<td>LOAD POSITIVE</td>
<td>RR C P A SP IF</td>
<td>10</td>
<td>7-30</td>
</tr>
<tr>
<td>Lpsw</td>
<td>LOAD PSW</td>
<td>RX S L P A SP IF</td>
<td>82</td>
<td>10-17</td>
</tr>
<tr>
<td>Lrd</td>
<td>LOAD</td>
<td>RX P A SP IF</td>
<td>18</td>
<td>7-28</td>
</tr>
<tr>
<td>Lra</td>
<td>LOAD REAL ADDRESS</td>
<td>RX C P A1 SP IF</td>
<td>81</td>
<td>10-18</td>
</tr>
<tr>
<td>Ldrd</td>
<td>LOAD ROUNDED (ext. to long)</td>
<td>RR C P A1 SP</td>
<td>25</td>
<td>9-12</td>
</tr>
<tr>
<td>Lrer</td>
<td>LOAD ROUNDED (long to short)</td>
<td>RR C SP EO IF</td>
<td>35</td>
<td>9-12</td>
</tr>
<tr>
<td>Lter</td>
<td>LOAD AND TEST (long)</td>
<td>RR C SP EO IF</td>
<td>32</td>
<td>9-11</td>
</tr>
<tr>
<td>Ltr</td>
<td>LOAD AND TEST</td>
<td>RR C SP EO IF</td>
<td>12</td>
<td>7-28</td>
</tr>
<tr>
<td>M</td>
<td>MULTIPLY</td>
<td>RX A SP</td>
<td>5G</td>
<td>7-36</td>
</tr>
<tr>
<td>Mc</td>
<td>MONITOR CALL</td>
<td>SI A SP MO</td>
<td>AF</td>
<td>7-30</td>
</tr>
<tr>
<td>Md</td>
<td>MULTIPLY (long)</td>
<td>RX A SP EU EO</td>
<td>6C</td>
<td>9-13</td>
</tr>
<tr>
<td>Mdr</td>
<td>MULTIPLY (long)</td>
<td>RR SP EU EO</td>
<td>2C</td>
<td>9-13</td>
</tr>
<tr>
<td>Me</td>
<td>MULTIPLY (short to long)</td>
<td>RX A SP EU EO</td>
<td>7C</td>
<td>9-13</td>
</tr>
<tr>
<td>Mer</td>
<td>MULTIPLY (short to long)</td>
<td>RR SP EU EO</td>
<td>3C</td>
<td>9-13</td>
</tr>
<tr>
<td>Mh</td>
<td>MULTIPLY HALFWORD</td>
<td>RX A D</td>
<td>R</td>
<td>4C</td>
</tr>
<tr>
<td>Mr</td>
<td>MULTIPLY DECIMAL</td>
<td>RX A</td>
<td>ST</td>
<td>8-10</td>
</tr>
<tr>
<td>Msch</td>
<td>MODIFY SUBCHANNEL</td>
<td>RX C P A SP</td>
<td>B232</td>
<td>14-6</td>
</tr>
<tr>
<td>Mv</td>
<td>MOVE (character)</td>
<td>SS C P A SP</td>
<td>ST D2</td>
<td>7-31</td>
</tr>
</tbody>
</table>

Instructions Arranged by Mnemonic (Part 2 of 4)
<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Name</th>
<th>Characteristics</th>
<th>Op Code</th>
<th>Page No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>MVCIIN</td>
<td>MOVE INVERSE</td>
<td>SS MI A</td>
<td>ST</td>
<td>7-31</td>
</tr>
<tr>
<td>MVCK</td>
<td>MOVE WITH KEY</td>
<td>SS C QA SP II</td>
<td>ST</td>
<td>10-20</td>
</tr>
<tr>
<td>MVCL</td>
<td>MOVE LONG</td>
<td>RR C A SP II</td>
<td>RST</td>
<td>0E</td>
</tr>
<tr>
<td>MVCP</td>
<td>MOVE TO PRIMARY</td>
<td>SS C QA A1 SO φ</td>
<td>ST</td>
<td>DA</td>
</tr>
<tr>
<td>MVCS</td>
<td>MOVE TO SECONDARY</td>
<td>SS C QA A1 SO φ</td>
<td>ST</td>
<td>DB</td>
</tr>
<tr>
<td>MVI</td>
<td>MOVE (immediate)</td>
<td>SI A</td>
<td>ST</td>
<td>92</td>
</tr>
<tr>
<td>MVEN</td>
<td>MOVE NUMERIC</td>
<td>SS A</td>
<td>ST</td>
<td>D1</td>
</tr>
<tr>
<td>MVOD</td>
<td>MOVE WITH OFFSET</td>
<td>SS A</td>
<td>ST</td>
<td>F1</td>
</tr>
<tr>
<td>MVZ</td>
<td>MOVE ZONES</td>
<td>SS A</td>
<td>ST</td>
<td>D3</td>
</tr>
<tr>
<td>MXD</td>
<td>MULTIPLY (long to extended)</td>
<td>RX A SP EU EO</td>
<td>67</td>
<td>9-13</td>
</tr>
<tr>
<td>MXDR</td>
<td>MULTIPLY (long to extended)</td>
<td>RR SP EU EO</td>
<td>27</td>
<td>9-13</td>
</tr>
<tr>
<td>MXR</td>
<td>MULTIPLY (extended)</td>
<td>RR SP EU EO</td>
<td>26</td>
<td>9-13</td>
</tr>
<tr>
<td>N</td>
<td>AND</td>
<td>RX C A</td>
<td>R</td>
<td>54</td>
</tr>
<tr>
<td>NC</td>
<td>AND (character)</td>
<td>SS C A</td>
<td>ST</td>
<td>D4</td>
</tr>
<tr>
<td>NI</td>
<td>AND (immediate)</td>
<td>SI C A</td>
<td>ST</td>
<td>94</td>
</tr>
<tr>
<td>NR</td>
<td>OR</td>
<td>RX C A</td>
<td>R</td>
<td>14</td>
</tr>
<tr>
<td>O</td>
<td>OR (character)</td>
<td>SS C A</td>
<td>ST</td>
<td>96</td>
</tr>
<tr>
<td>OC</td>
<td>OR (immediate)</td>
<td>SI C A</td>
<td>ST</td>
<td>96</td>
</tr>
<tr>
<td>OR</td>
<td>OR</td>
<td>RX C A</td>
<td>R</td>
<td>14</td>
</tr>
<tr>
<td>PACK</td>
<td>PACK</td>
<td>SS A</td>
<td>ST</td>
<td>F2</td>
</tr>
<tr>
<td>PC</td>
<td>PROGRAM CALL</td>
<td>S Q AT ZT Φ GM BR</td>
<td>B218</td>
<td>10-21</td>
</tr>
<tr>
<td>PT</td>
<td>PROGRAM TRANSFER</td>
<td>RRE Q AT SP ZT Φ B</td>
<td>B228</td>
<td>10-28</td>
</tr>
<tr>
<td>PTLB</td>
<td>PURGE TLB</td>
<td>S P $</td>
<td>B20D</td>
<td>10-33</td>
</tr>
<tr>
<td>RCHP</td>
<td>RESET CHANNEL PATH</td>
<td>S C P OP G1</td>
<td>B23B</td>
<td>14-7</td>
</tr>
<tr>
<td>RRBE</td>
<td>RESET REFERENCE BIT EXTENDED</td>
<td>RR C P A1 OP G5 R</td>
<td>B22A</td>
<td>10-33</td>
</tr>
<tr>
<td>RSCH</td>
<td>RESUME SUBCHANNEL</td>
<td>S C P A IF GS</td>
<td>B238</td>
<td>14-8</td>
</tr>
<tr>
<td>SAC</td>
<td>SET ADDRESS SPACE CONTROL</td>
<td>S C P SP SO G1</td>
<td>B219</td>
<td>10-33</td>
</tr>
<tr>
<td>SAL</td>
<td>SET ADDRESS LIMIT</td>
<td>S C P SP OP G1</td>
<td>B237</td>
<td>14-9</td>
</tr>
<tr>
<td>SCHM</td>
<td>SET CHANNEL MONITOR</td>
<td>S C P A SP OP G1 GM</td>
<td>B23C</td>
<td>14-10</td>
</tr>
<tr>
<td>SCK</td>
<td>SET CLOCK</td>
<td>S C P A SP</td>
<td>B204</td>
<td>10-34</td>
</tr>
<tr>
<td>SCKC</td>
<td>SET CLOCK COMPARATOR</td>
<td>S C P A SP EU EO LS</td>
<td>B206</td>
<td>10-35</td>
</tr>
<tr>
<td>SD</td>
<td>SUBTRACT NORMALIZED (long)</td>
<td>RX C A SP EU EO LS</td>
<td>6B</td>
<td>9-14</td>
</tr>
<tr>
<td>SDR</td>
<td>SUBTRACT NORMALIZED (long)</td>
<td>RX C A SP EU EO LS</td>
<td>2B</td>
<td>9-14</td>
</tr>
<tr>
<td>SE</td>
<td>SUBTRACT NORMALIZED (short)</td>
<td>RX C A SP EU EO LS</td>
<td>7B</td>
<td>9-14</td>
</tr>
<tr>
<td>SER</td>
<td>SUBTRACT NORMALIZED (short)</td>
<td>RX C A SP EU EO LS</td>
<td>3B</td>
<td>9-14</td>
</tr>
<tr>
<td>SH</td>
<td>SUBTRACT HALFWORD</td>
<td>RX C A $ R AE</td>
<td>10-40</td>
<td></td>
</tr>
<tr>
<td>SIGP</td>
<td>SIGNAL PROCESSOR</td>
<td>RX C A P $</td>
<td>10-40</td>
<td></td>
</tr>
<tr>
<td>SL</td>
<td>SUBTRACT LOGICAL</td>
<td>RX C A</td>
<td>R</td>
<td>5F</td>
</tr>
<tr>
<td>SLA</td>
<td>SHIFT LEFT SINGLE</td>
<td>RS C SP</td>
<td>IF</td>
<td>R</td>
</tr>
<tr>
<td>SLDA</td>
<td>SHIFT LEFT DOUBLE</td>
<td>RS C SP</td>
<td>IF</td>
<td>R</td>
</tr>
<tr>
<td>SLDL</td>
<td>SHIFT LEFT DOUBLE LOGICAL</td>
<td>RS C SP</td>
<td>IF</td>
<td>R</td>
</tr>
<tr>
<td>SLL</td>
<td>SHIFT LEFT SINGLE LOGICAL</td>
<td>RS C SP</td>
<td>IF</td>
<td>R</td>
</tr>
<tr>
<td>SLR</td>
<td>SUBTRACT LOGICAL</td>
<td>RR C</td>
<td>IF</td>
<td>R</td>
</tr>
<tr>
<td>SP</td>
<td>SUBTRACT DECIMAL</td>
<td>SS C QA D DF</td>
<td>ST</td>
<td>FB</td>
</tr>
<tr>
<td>SPKA</td>
<td>SET PSW KEY FROM ADDRESS</td>
<td>SS C QA</td>
<td>ST</td>
<td>DF</td>
</tr>
<tr>
<td>SPM</td>
<td>SET PROGRAM MASK</td>
<td>RR L P A SP</td>
<td>B20 A</td>
<td>7-39</td>
</tr>
<tr>
<td>SPT</td>
<td>SET CPU TIMER</td>
<td>S P A SP $</td>
<td>B208</td>
<td>10-35</td>
</tr>
<tr>
<td>SPX</td>
<td>SET PREFIX</td>
<td>S P A SP $</td>
<td>B210</td>
<td>10-36</td>
</tr>
<tr>
<td>SR</td>
<td>SUBTRACT</td>
<td>RR C</td>
<td>IF</td>
<td>R</td>
</tr>
<tr>
<td>SRA</td>
<td>SHIFT RIGHT SINGLE</td>
<td>RS C</td>
<td>IF</td>
<td>R</td>
</tr>
<tr>
<td>SRDA</td>
<td>SHIFT RIGHT DOUBLE</td>
<td>RS C SP</td>
<td>IF</td>
<td>R</td>
</tr>
<tr>
<td>SRDL</td>
<td>SHIFT RIGHT DOUBLE LOGICAL</td>
<td>RS C SP</td>
<td>IF</td>
<td>R</td>
</tr>
<tr>
<td>SRL</td>
<td>SHIFT RIGHT SINGLE LOGICAL</td>
<td>RS</td>
<td>IF</td>
<td>R</td>
</tr>
</tbody>
</table>

Instructions Arranged by Mnemonic (Part 3 of 4)
<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Name</th>
<th>Characteristics</th>
<th>Op Code</th>
<th>Page No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>SRP</td>
<td>SHIFT AND ROUND DECIMAL</td>
<td>SS C</td>
<td>A</td>
<td>D DF</td>
</tr>
<tr>
<td>SSAR</td>
<td>SET SECONDARY ASN</td>
<td>RRE</td>
<td>AT</td>
<td>Z³ T</td>
</tr>
<tr>
<td>SSCH</td>
<td>START SUBCHANNEL</td>
<td>S C</td>
<td>P A SP</td>
<td>OP</td>
</tr>
<tr>
<td>SSKE</td>
<td>SET STORAGE KEY EXTENDED</td>
<td>RRE</td>
<td>P</td>
<td></td>
</tr>
<tr>
<td>SSM</td>
<td>SET SYSTEM MASK</td>
<td>S</td>
<td>P A SP</td>
<td>SO</td>
</tr>
<tr>
<td>ST</td>
<td>STORE</td>
<td>RX</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>STAP</td>
<td>STORE CPU ADDRESS</td>
<td>S</td>
<td>P A SP</td>
<td></td>
</tr>
<tr>
<td>STC</td>
<td>STORE CHARACTER</td>
<td>RX</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>STCK</td>
<td>STORE CLOCK</td>
<td>S C</td>
<td>A</td>
<td>$</td>
</tr>
<tr>
<td>STCKC</td>
<td>STORE CLOCK COMPARATOR</td>
<td>S</td>
<td>P A SP</td>
<td></td>
</tr>
<tr>
<td>STCM</td>
<td>STORE CHARACTERS UNDER MASK</td>
<td>RS</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>STCP</td>
<td>STORE CHANNEL PATH STATUS</td>
<td>S P A SP</td>
<td>$</td>
<td></td>
</tr>
<tr>
<td>STCRW</td>
<td>STORE CHANNEL REPORT WORD</td>
<td>S C P A SP</td>
<td></td>
<td></td>
</tr>
<tr>
<td>STCL</td>
<td>STORE CONTROL</td>
<td>RS P A SP</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SIDL</td>
<td>STORE (long)</td>
<td>RX</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>STE</td>
<td>STORE (short)</td>
<td>RX A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>STH</td>
<td>STORE HALFWORD</td>
<td>RX</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>STIDP</td>
<td>STORE CPU ID</td>
<td>S</td>
<td>P A SP</td>
<td></td>
</tr>
<tr>
<td>STIM</td>
<td>STORE MULTIPLE</td>
<td>RS</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>SINSM</td>
<td>STORE THEN AND SYSTEM MASK</td>
<td>SI P A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>STDSM</td>
<td>STORE THEN OR SYSTEM MASK</td>
<td>SI P A SP</td>
<td></td>
<td></td>
</tr>
<tr>
<td>STPT</td>
<td>STORE CPU TIMER</td>
<td>S</td>
<td>P A SP</td>
<td></td>
</tr>
<tr>
<td>STPX</td>
<td>STORE PREFIX</td>
<td>S</td>
<td>P A SP</td>
<td></td>
</tr>
<tr>
<td>STSCH</td>
<td>STORE SUBCHANNEL</td>
<td>S C P A SP</td>
<td>OP</td>
<td>$</td>
</tr>
<tr>
<td>ST</td>
<td>STORE (short)</td>
<td>RX C A SP</td>
<td>ED LS</td>
<td></td>
</tr>
<tr>
<td>SUB</td>
<td>STORE (short)</td>
<td>RR C</td>
<td>SP</td>
<td>EO LS</td>
</tr>
<tr>
<td>SVC</td>
<td>SUPERVISOR CALL</td>
<td>RR</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>SW</td>
<td>STORE (short)</td>
<td>RX</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>SWR</td>
<td>STORE UNNORMALIZED (long)</td>
<td>RR C A SP</td>
<td>EO LS</td>
<td></td>
</tr>
<tr>
<td>SWR</td>
<td>STORE UNNORMALIZED (ext.)</td>
<td>RR C</td>
<td>SP</td>
<td>EO LS</td>
</tr>
<tr>
<td>TB</td>
<td>TEST BLOCK</td>
<td>RRE C A</td>
<td>P A</td>
<td>II</td>
</tr>
<tr>
<td>TM</td>
<td>TEST UNDER MASK</td>
<td>SI C</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>TPI</td>
<td>TEST PENDING INTERRUPTION</td>
<td>S C P A SP</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TPOT</td>
<td>TEST PROTECTION</td>
<td>SSE C</td>
<td>P A</td>
<td></td>
</tr>
<tr>
<td>TR</td>
<td>TRANSLATE</td>
<td>SS</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>TRACE</td>
<td>TRACE</td>
<td>RS C A</td>
<td>SP</td>
<td>T</td>
</tr>
<tr>
<td>TRT</td>
<td>TRANSLATE AND TEST</td>
<td>SS C A</td>
<td>SP</td>
<td>GM</td>
</tr>
<tr>
<td>TS</td>
<td>TEST AND SET</td>
<td>S C A</td>
<td>$</td>
<td></td>
</tr>
<tr>
<td>TSCH</td>
<td>TEST SUBCHANNEL</td>
<td>S C P A SP</td>
<td>OP</td>
<td>$</td>
</tr>
<tr>
<td>UNPK</td>
<td>UNPACK</td>
<td>SS</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>UPT</td>
<td>UPDATE TREE</td>
<td>E C A SP</td>
<td>II</td>
<td>GM</td>
</tr>
<tr>
<td>X</td>
<td>EXCLUSIVE OR</td>
<td>RX C A</td>
<td>A</td>
<td>GM</td>
</tr>
<tr>
<td>XC</td>
<td>EXCLUSIVE OR (character)</td>
<td>SS C A</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>XI</td>
<td>EXCLUSIVE OR (immediate)</td>
<td>SI C A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>XR</td>
<td>EXCLUSIVE OR</td>
<td>RR C A</td>
<td>A</td>
<td>D DF</td>
</tr>
<tr>
<td>ZAP</td>
<td>ZERO AND ADD</td>
<td>SS C A</td>
<td>D DF</td>
<td></td>
</tr>
</tbody>
</table>

Instructions Arranged by Mnemonic (Part 4 of 4)
<table>
<thead>
<tr>
<th>Op Code</th>
<th>Name</th>
<th>Memonic</th>
<th>Characteristics</th>
<th>Page No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>0102</td>
<td>UPDATE TREE</td>
<td>UPT</td>
<td>A SP II</td>
<td>7-49</td>
</tr>
<tr>
<td>04</td>
<td>SET PROGRAM MASK</td>
<td>SPM</td>
<td>GM</td>
<td>7-39</td>
</tr>
<tr>
<td>05</td>
<td>BRANCH AND LINK</td>
<td>BALR</td>
<td>T B R</td>
<td>7-10</td>
</tr>
<tr>
<td>06</td>
<td>BRANCH ON COUNT</td>
<td>BCTR</td>
<td>T B R</td>
<td>7-13</td>
</tr>
<tr>
<td>07</td>
<td>BRANCH ON CONDITION</td>
<td>BCR</td>
<td>1 B</td>
<td>7-12</td>
</tr>
<tr>
<td>0A</td>
<td>SUPERVISOR CALL</td>
<td>SVC</td>
<td>T</td>
<td>7-45</td>
</tr>
<tr>
<td>0B</td>
<td>BRANCH AND SET MODE</td>
<td>BSM</td>
<td>T B R</td>
<td>7-12</td>
</tr>
<tr>
<td>0C</td>
<td>BRANCH AND SAVE AND SET MODE</td>
<td>BASSM</td>
<td>T B R</td>
<td>7-11</td>
</tr>
<tr>
<td>0D</td>
<td>BRANCH AND SAVE</td>
<td>BASR</td>
<td>T B R</td>
<td>7-11</td>
</tr>
<tr>
<td>0E</td>
<td>MOVE LONG</td>
<td>MVCL</td>
<td>A SP II</td>
<td>7-32</td>
</tr>
<tr>
<td>0F</td>
<td>COMPARE LOGICAL LONG</td>
<td>CLCL</td>
<td>A SP II</td>
<td>7-22</td>
</tr>
<tr>
<td>10</td>
<td>LOAD POSITIVE</td>
<td>LPR</td>
<td>IF</td>
<td>7-30</td>
</tr>
<tr>
<td>11</td>
<td>LOAD NEGATIVE</td>
<td>LNR</td>
<td>IF</td>
<td>7-29</td>
</tr>
<tr>
<td>12</td>
<td>LOAD AND TEST</td>
<td>LTR</td>
<td>IF</td>
<td>7-28</td>
</tr>
<tr>
<td>13</td>
<td>LOAD COMPLEMENT</td>
<td>LCR</td>
<td>IF</td>
<td>7-28</td>
</tr>
<tr>
<td>14</td>
<td>AND</td>
<td>NR</td>
<td>R</td>
<td>7-9</td>
</tr>
<tr>
<td>15</td>
<td>COMPARE LOGICAL</td>
<td>CLR</td>
<td>R</td>
<td>7-21</td>
</tr>
<tr>
<td>16</td>
<td>OR</td>
<td>OR</td>
<td>R</td>
<td>7-37</td>
</tr>
<tr>
<td>17</td>
<td>EXCLUSIVE OR</td>
<td>XR</td>
<td>R</td>
<td>7-25</td>
</tr>
<tr>
<td>18</td>
<td>LOAD</td>
<td>LR</td>
<td>R</td>
<td>7-28</td>
</tr>
<tr>
<td>19</td>
<td>COMPARE</td>
<td>CR</td>
<td>R</td>
<td>7-14</td>
</tr>
<tr>
<td>1A</td>
<td>ADD</td>
<td>AR</td>
<td>R</td>
<td>7-8</td>
</tr>
<tr>
<td>1B</td>
<td>SUBTRACT</td>
<td>SR</td>
<td>R</td>
<td>7-44</td>
</tr>
<tr>
<td>1C</td>
<td>MULTIPLY</td>
<td>MR</td>
<td>SP</td>
<td>7-36</td>
</tr>
<tr>
<td>1D</td>
<td>DIVIDE</td>
<td>DR</td>
<td>SP</td>
<td>7-24</td>
</tr>
<tr>
<td>1E</td>
<td>ADD LOGICAL</td>
<td>ALR</td>
<td>R</td>
<td>7-9</td>
</tr>
<tr>
<td>1F</td>
<td>SUBTRACT LOGICAL</td>
<td>SLR</td>
<td>R</td>
<td>7-45</td>
</tr>
<tr>
<td>20</td>
<td>LOAD POSITIVE (long)</td>
<td>LPDR</td>
<td>R</td>
<td>9-12</td>
</tr>
<tr>
<td>21</td>
<td>LOAD NEGATIVE (long)</td>
<td>LNDR</td>
<td>C</td>
<td>9-11</td>
</tr>
<tr>
<td>22</td>
<td>LOAD AND TEST (long)</td>
<td>LTDR</td>
<td>C</td>
<td>9-11</td>
</tr>
<tr>
<td>23</td>
<td>LOAD COMPLEMENT (long)</td>
<td>LCDR</td>
<td>SP</td>
<td>9-11</td>
</tr>
<tr>
<td>24</td>
<td>HALVE (long)</td>
<td>LPR</td>
<td>SP</td>
<td>9-10</td>
</tr>
<tr>
<td>25</td>
<td>LOAD ROUNDED (ext. to long)</td>
<td>LRDR</td>
<td>SP</td>
<td>9-12</td>
</tr>
<tr>
<td>26</td>
<td>MULTIPLY (extended)</td>
<td>MDR</td>
<td>SP</td>
<td>9-13</td>
</tr>
<tr>
<td>27</td>
<td>MULTIPLY (long to extended)</td>
<td>MDR</td>
<td>SP</td>
<td>9-13</td>
</tr>
<tr>
<td>28</td>
<td>LOAD (long)</td>
<td>LDR</td>
<td>SP</td>
<td>9-10</td>
</tr>
<tr>
<td>29</td>
<td>COMPARE (long)</td>
<td>CDR</td>
<td>SP</td>
<td>9-8</td>
</tr>
<tr>
<td>2A</td>
<td>ADD NORMALIZED (long)</td>
<td>ADR</td>
<td>SP</td>
<td>9-6</td>
</tr>
<tr>
<td>2B</td>
<td>SUBTRACT NORMALIZED (long)</td>
<td>SDR</td>
<td>SP</td>
<td>9-14</td>
</tr>
<tr>
<td>2C</td>
<td>MULTIPLY (long)</td>
<td>MDR</td>
<td>SP</td>
<td>9-13</td>
</tr>
<tr>
<td>2D</td>
<td>DIVIDE (long)</td>
<td>DDR</td>
<td>SP</td>
<td>9-8</td>
</tr>
<tr>
<td>2E</td>
<td>ADD UNNORMALIZED (long)</td>
<td>ANR</td>
<td>SP</td>
<td>9-7</td>
</tr>
<tr>
<td>2F</td>
<td>SUBTRACT UNNORMALIZED (long)</td>
<td>SDR</td>
<td>SP</td>
<td>9-15</td>
</tr>
<tr>
<td>30</td>
<td>LOAD POSITIVE (short)</td>
<td>LPER</td>
<td>SP</td>
<td>9-12</td>
</tr>
<tr>
<td>31</td>
<td>LOAD NEGATIVE (short)</td>
<td>LNER</td>
<td>SP</td>
<td>9-11</td>
</tr>
<tr>
<td>32</td>
<td>LOAD AND TEST (short)</td>
<td>LTER</td>
<td>SP</td>
<td>9-11</td>
</tr>
<tr>
<td>33</td>
<td>LOAD COMPLEMENT (short)</td>
<td>LCR</td>
<td>SP</td>
<td>9-11</td>
</tr>
<tr>
<td>34</td>
<td>HALVE (short)</td>
<td>HER</td>
<td>SP</td>
<td>9-10</td>
</tr>
<tr>
<td>35</td>
<td>LOAD ROUNDED (long to short)</td>
<td>LRER</td>
<td>SP</td>
<td>9-12</td>
</tr>
<tr>
<td>36</td>
<td>ADD NORMALIZED (extended)</td>
<td>AXR</td>
<td>SP</td>
<td>9-6</td>
</tr>
<tr>
<td>37</td>
<td>SUBTRACT NORMALIZED (ext.)</td>
<td>SXR</td>
<td>SP</td>
<td>9-14</td>
</tr>
<tr>
<td>38</td>
<td>LOAD (short)</td>
<td>LER</td>
<td>SP</td>
<td>9-10</td>
</tr>
<tr>
<td>39</td>
<td>COMPARE (short)</td>
<td>CER</td>
<td>SP</td>
<td>9-8</td>
</tr>
<tr>
<td>3A</td>
<td>ADD NORMALIZED (short)</td>
<td>AER</td>
<td>SP</td>
<td>9-6</td>
</tr>
<tr>
<td>3B</td>
<td>SUBTRACT NORMALIZED (short)</td>
<td>SER</td>
<td>SP</td>
<td>9-14</td>
</tr>
</tbody>
</table>

Instructions Arranged by Operation Code (Part 1 of 4)
<table>
<thead>
<tr>
<th>Op Code</th>
<th>Name</th>
<th>Mnemonic</th>
<th>Characteristics</th>
<th>Page No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C</td>
<td>MULTIPLY (short to long)</td>
<td>MER</td>
<td>RR</td>
<td>9-13</td>
</tr>
<tr>
<td>3D</td>
<td>DIVIDE (short)</td>
<td>DER</td>
<td>RR</td>
<td>9-8</td>
</tr>
<tr>
<td>3E</td>
<td>ADD UNNORMALIZED (short)</td>
<td>AUR C</td>
<td>SP</td>
<td>9-7</td>
</tr>
<tr>
<td>3F</td>
<td>SUBTRACT UNNORMALIZED (short)</td>
<td>SUR C</td>
<td>SP</td>
<td>9-15</td>
</tr>
<tr>
<td>40</td>
<td>STORE HALFWORD</td>
<td>STH RX</td>
<td>A</td>
<td>ST</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41</td>
<td>LOAD ADDRESS</td>
<td>LA RX</td>
<td>A</td>
<td>7-28</td>
</tr>
<tr>
<td>42</td>
<td>STORE CHARACTER</td>
<td>STC RX</td>
<td>A</td>
<td>ST</td>
</tr>
<tr>
<td>43</td>
<td>INSERT CHARACTER</td>
<td>IC RX</td>
<td>A</td>
<td>7-27</td>
</tr>
<tr>
<td>44</td>
<td>EXECUTE</td>
<td>EX RX</td>
<td>AI SP</td>
<td>7-26</td>
</tr>
<tr>
<td>45</td>
<td>BRANCH AND LINK</td>
<td>BAL RX</td>
<td></td>
<td>7-10</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>46</td>
<td>BRANCH ON COUNT</td>
<td>BCT RX</td>
<td>B</td>
<td>7-13</td>
</tr>
<tr>
<td>47</td>
<td>BRANCH ON CONDITION</td>
<td>LH RX</td>
<td>A</td>
<td>7-12</td>
</tr>
<tr>
<td>48</td>
<td>LOAD HALFWORD</td>
<td>CH RX C</td>
<td>A</td>
<td>7-29</td>
</tr>
<tr>
<td>49</td>
<td>ADD HALFWORD</td>
<td>AH RX C</td>
<td>A</td>
<td>7-20</td>
</tr>
<tr>
<td>50</td>
<td>STORE</td>
<td>ST RX</td>
<td>A</td>
<td>7-42</td>
</tr>
<tr>
<td>51</td>
<td>AND</td>
<td>N RX C</td>
<td>A</td>
<td>7-9</td>
</tr>
<tr>
<td>52</td>
<td>COMPARE LOGICAL</td>
<td>CL RX C</td>
<td>A</td>
<td>7-21</td>
</tr>
<tr>
<td>53</td>
<td>OR</td>
<td>O RX C</td>
<td>A</td>
<td>7-37</td>
</tr>
<tr>
<td>54</td>
<td>EXCLUSIVE OR</td>
<td>X RX C</td>
<td>A</td>
<td>7-25</td>
</tr>
<tr>
<td>55</td>
<td>LOAD</td>
<td>L RX C</td>
<td>A</td>
<td>7-28</td>
</tr>
<tr>
<td>56</td>
<td>COMPARE</td>
<td>C RX C</td>
<td>A</td>
<td>7-14</td>
</tr>
<tr>
<td>57</td>
<td>ADD</td>
<td>S RX C</td>
<td>A</td>
<td>7-8</td>
</tr>
<tr>
<td>58</td>
<td>SUBTRACT</td>
<td>M RX A</td>
<td>SP</td>
<td>7-44</td>
</tr>
<tr>
<td>59</td>
<td>DIVIDE</td>
<td>D RX</td>
<td>A</td>
<td>7-36</td>
</tr>
<tr>
<td>60</td>
<td>ADD</td>
<td>AL RX C</td>
<td>A</td>
<td>7-45</td>
</tr>
<tr>
<td>61</td>
<td>SUBTRACT LOGICAL</td>
<td>SL RX C</td>
<td>A</td>
<td>7-9</td>
</tr>
<tr>
<td>62</td>
<td>MULTIPLY (long)</td>
<td>STD RX A</td>
<td>SP</td>
<td>7-14</td>
</tr>
<tr>
<td>63</td>
<td>STORE (long)</td>
<td>MXD RX A</td>
<td>SP</td>
<td>7-13</td>
</tr>
<tr>
<td>64</td>
<td>LOAD (long)</td>
<td>LD RX C</td>
<td>A</td>
<td>9-10</td>
</tr>
<tr>
<td>65</td>
<td>COMPARE (long)</td>
<td>CD RX C</td>
<td>A</td>
<td>9-8</td>
</tr>
<tr>
<td>66</td>
<td>ADD NORMALIZED (long)</td>
<td>AD RX C</td>
<td>A</td>
<td>9-6</td>
</tr>
<tr>
<td>67</td>
<td>SUBTRACT NORMALIZED (long)</td>
<td>SD RX C</td>
<td>A</td>
<td>9-14</td>
</tr>
<tr>
<td>68</td>
<td>MULTIPLY (long)</td>
<td>MD RX A</td>
<td>SP</td>
<td>9-13</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>69</td>
<td>DIVIDE (long)</td>
<td>DD RX A</td>
<td>SP</td>
<td>9-8</td>
</tr>
<tr>
<td>70</td>
<td>ADD UNNORMALIZED (long)</td>
<td>AW RX C</td>
<td>SP</td>
<td>9-7</td>
</tr>
<tr>
<td>71</td>
<td>SUBTRACT UNNORMALIZED (long)</td>
<td>SW RX C</td>
<td>SP</td>
<td>9-15</td>
</tr>
<tr>
<td>72</td>
<td>STORE (short)</td>
<td>STE RX</td>
<td>A</td>
<td>ST</td>
</tr>
<tr>
<td>73</td>
<td>LOAD (short)</td>
<td>LE RX</td>
<td>A</td>
<td>9-10</td>
</tr>
<tr>
<td>74</td>
<td>COMPARE (short)</td>
<td>CE RX C</td>
<td>A</td>
<td>9-8</td>
</tr>
<tr>
<td>75</td>
<td>ADD NORMALIZED (short)</td>
<td>AE RX C</td>
<td>A</td>
<td>9-6</td>
</tr>
<tr>
<td>76</td>
<td>SUBTRACT NORMALIZED (short)</td>
<td>SE RX C</td>
<td>A</td>
<td>9-14</td>
</tr>
<tr>
<td>77</td>
<td>MULTIPLY (short to long)</td>
<td>ME RX A</td>
<td>SP</td>
<td>9-13</td>
</tr>
<tr>
<td>78</td>
<td>DIVIDE (short)</td>
<td>DE RX A</td>
<td>SP</td>
<td>9-8</td>
</tr>
<tr>
<td>79</td>
<td>ADD UNNORMALIZED (short)</td>
<td>AU RX C</td>
<td>A</td>
<td>9-7</td>
</tr>
<tr>
<td>80</td>
<td>SUBTRACT UNNORMALIZED (short)</td>
<td>SU RX C</td>
<td>A</td>
<td>9-14</td>
</tr>
<tr>
<td>81</td>
<td>SET SYSTEM MASK</td>
<td>SSM RX</td>
<td>P A SP</td>
<td>10-40</td>
</tr>
<tr>
<td>82</td>
<td>LOAD PSW</td>
<td>LPSW S L</td>
<td>P A SP</td>
<td>10-17</td>
</tr>
<tr>
<td>83</td>
<td>DIAGNOSE</td>
<td></td>
<td></td>
<td>10-4</td>
</tr>
</tbody>
</table>

Instructions Arranged by Operation Code (Part 2 of 4)
<table>
<thead>
<tr>
<th>Op Code</th>
<th>Name</th>
<th>Mnemonic</th>
<th>Characteristics</th>
<th>Page No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>86</td>
<td>BRANCH ON INDEX HIGH</td>
<td>BXH</td>
<td>RS</td>
<td>B R</td>
</tr>
<tr>
<td>87</td>
<td>BRANCH ON INDEX LOW OR EQUAL</td>
<td>BXLE</td>
<td>RS</td>
<td>B R</td>
</tr>
<tr>
<td>88</td>
<td>SHIFT RIGHT SINGLE LOGICAL</td>
<td>SRL</td>
<td>RS</td>
<td>B R</td>
</tr>
<tr>
<td>89</td>
<td>SHIFT LEFT SINGLE LOGICAL</td>
<td>SLL</td>
<td>RS</td>
<td>B R</td>
</tr>
<tr>
<td>8A</td>
<td>SHIFT RIGHT SINGLE</td>
<td>SRA</td>
<td>RS C</td>
<td>R</td>
</tr>
<tr>
<td>8B</td>
<td>SHIFT LEFT SINGLE</td>
<td>SLA</td>
<td>RS C</td>
<td>IF</td>
</tr>
<tr>
<td>8C</td>
<td>SHIFT RIGHT DOUBLE LOGICAL</td>
<td>SRDL</td>
<td>RS SP</td>
<td>B R</td>
</tr>
<tr>
<td>8D</td>
<td>SHIFT LEFT DOUBLE LOGICAL</td>
<td>SLDL</td>
<td>RS SP</td>
<td>B R</td>
</tr>
<tr>
<td>8E</td>
<td>SHIFT RIGHT DOUBLE</td>
<td>SRDA</td>
<td>RS C SP</td>
<td>B R</td>
</tr>
<tr>
<td>8F</td>
<td>SHIFT LEFT DOUBLE</td>
<td>SLDA</td>
<td>RS C SP</td>
<td>IF</td>
</tr>
<tr>
<td>90</td>
<td>STORE MULTIPLE</td>
<td>STM</td>
<td>RS A</td>
<td>ST</td>
</tr>
<tr>
<td>91</td>
<td>TEST UNDER MASK</td>
<td>TM</td>
<td>SI C A</td>
<td>ST</td>
</tr>
<tr>
<td>92</td>
<td>MOVE (immediate)</td>
<td>MVI</td>
<td>SI A</td>
<td>ST</td>
</tr>
<tr>
<td>93</td>
<td>TEST AND SET</td>
<td>TS</td>
<td>S C A</td>
<td>ST</td>
</tr>
<tr>
<td>94</td>
<td>AND (immediate)</td>
<td>NI</td>
<td>SI A</td>
<td>ST</td>
</tr>
<tr>
<td>95</td>
<td>COMPARE LOGICAL (immediate)</td>
<td>CLI</td>
<td>SI C A</td>
<td>ST</td>
</tr>
<tr>
<td>96</td>
<td>OR (immediate)</td>
<td>ORI</td>
<td>SI C A</td>
<td>ST</td>
</tr>
<tr>
<td>97</td>
<td>EXCLUSIVE OR (immediate)</td>
<td>XI</td>
<td>SI C A</td>
<td>ST</td>
</tr>
<tr>
<td>98</td>
<td>LOAD MULTIPLE</td>
<td>LM</td>
<td>RS A</td>
<td>R</td>
</tr>
<tr>
<td>99</td>
<td>TRAVERSE</td>
<td>TRACER</td>
<td>RS PA SP T ø</td>
<td>10-48</td>
</tr>
<tr>
<td>AC</td>
<td>STORE THEN AND SYSTEM MASK</td>
<td>STNMSM</td>
<td>RS PA SP T ø</td>
<td>ST</td>
</tr>
<tr>
<td>AD</td>
<td>STORE THEN OR SYSTEM MASK</td>
<td>STOSM</td>
<td>RS PA SP T ø</td>
<td>ST</td>
</tr>
<tr>
<td>AE</td>
<td>SIGNAL PROCESSOR</td>
<td>SIGP</td>
<td>RS C PA SP T ø</td>
<td>R</td>
</tr>
<tr>
<td>AF</td>
<td>MONITOR CALL</td>
<td>MC</td>
<td>SI C PA SP T ø</td>
<td>MD</td>
</tr>
<tr>
<td>B1</td>
<td>LOAD REAL ADDRESS</td>
<td>LRA</td>
<td>RX C PA A</td>
<td>R</td>
</tr>
<tr>
<td>B202</td>
<td>STORE CPU ID</td>
<td>STIDP</td>
<td>S PA SP</td>
<td>ST</td>
</tr>
<tr>
<td>B204</td>
<td>SET CLOCK</td>
<td>SCK</td>
<td>S C PA PA</td>
<td>ST</td>
</tr>
<tr>
<td>B205</td>
<td>STORE CLOCK</td>
<td>STICK</td>
<td>S C PA $</td>
<td>ST</td>
</tr>
<tr>
<td>B206</td>
<td>SET CLOCK COMPARATOR</td>
<td>SCKC</td>
<td>S S PA PA</td>
<td>ST</td>
</tr>
<tr>
<td>B207</td>
<td>STORE CLOCK COMPARATOR</td>
<td>STICKC</td>
<td>S S PA PA</td>
<td>ST</td>
</tr>
<tr>
<td>B208</td>
<td>SET CPU TIMER</td>
<td>SPT</td>
<td>S PA PA SP</td>
<td>ST</td>
</tr>
<tr>
<td>B209</td>
<td>STORE CPU TIMER</td>
<td>STPT</td>
<td>S S PA PA SP</td>
<td>ST</td>
</tr>
<tr>
<td>B20A</td>
<td>SET PSW KEY FROM ADDRESS</td>
<td>SPKA</td>
<td>S Q PA PA SP</td>
<td>ST</td>
</tr>
<tr>
<td>B20B</td>
<td>INSERT PSW KEY</td>
<td>IPK</td>
<td>S Q G2 R</td>
<td>R</td>
</tr>
<tr>
<td>B20D</td>
<td>PURGE TLB</td>
<td>PTLB</td>
<td>S P</td>
<td>R</td>
</tr>
<tr>
<td>B210</td>
<td>SET PREFIX</td>
<td>SPX</td>
<td>S PA PA SP</td>
<td>$</td>
</tr>
<tr>
<td>B211</td>
<td>STORE PREFIX</td>
<td>STPX</td>
<td>S P PA PA</td>
<td>ST</td>
</tr>
<tr>
<td>B212</td>
<td>STORE CPU ADDRESS</td>
<td>STAP</td>
<td>S Q AT Z1 T ø GM</td>
<td>R</td>
</tr>
<tr>
<td>B217</td>
<td>SET ADDRESS SPACE CONTROL</td>
<td>SAC</td>
<td>S SP $</td>
<td></td>
</tr>
<tr>
<td>B21A</td>
<td>COMPARE AND FORM CODEWORD</td>
<td>CFC</td>
<td>S C A PA SP</td>
<td>II GM R</td>
</tr>
<tr>
<td>B221</td>
<td>INVALIDATE PAGE TABLE ENTRY</td>
<td>IPTE</td>
<td>RRE PA A</td>
<td>$</td>
</tr>
<tr>
<td>B222</td>
<td>INSERT PROGRAM MASK</td>
<td>IPM</td>
<td>RRE PA SP</td>
<td>R</td>
</tr>
<tr>
<td>B223</td>
<td>INSERT VIRTUAL STORAGE KEY</td>
<td>IVSK</td>
<td>RRE PA A</td>
<td>SO R</td>
</tr>
<tr>
<td>B224</td>
<td>INSERT ADDRESS SPACE CONTROL</td>
<td>IAC</td>
<td>RRE C QA $</td>
<td>SO R</td>
</tr>
<tr>
<td>B225</td>
<td>SET SECONDARY ASN</td>
<td>SSAR</td>
<td>RRE AT Z3 T ø</td>
<td>R</td>
</tr>
<tr>
<td>B226</td>
<td>EXTRACT PRIMARY ASN</td>
<td>EPAR</td>
<td>RRE QA SO</td>
<td>R</td>
</tr>
<tr>
<td>B227</td>
<td>EXTRACT SECONDARY ASN</td>
<td>EFSAR</td>
<td>RRE QA SO</td>
<td>R</td>
</tr>
<tr>
<td>B228</td>
<td>PROGRAM TRANSFER</td>
<td>PT</td>
<td>RRE Q AT SP Z2 T ø B</td>
<td>R 10-28</td>
</tr>
<tr>
<td>B229</td>
<td>INSERT STORAGE KEY EXTENDED</td>
<td>ISKE</td>
<td>RRE P</td>
<td></td>
</tr>
<tr>
<td>B22A</td>
<td>RESET REFERENCE BIT EXTENDED</td>
<td>RRBE</td>
<td>RRE PA A</td>
<td>$</td>
</tr>
<tr>
<td>B22B</td>
<td>SET STORAGE KEY EXTENDED</td>
<td>RRSE</td>
<td>RRE PA A</td>
<td>$</td>
</tr>
<tr>
<td>B22C</td>
<td>TEST BLOCK</td>
<td>TTB</td>
<td>RRE PA A</td>
<td>$</td>
</tr>
<tr>
<td>B22D</td>
<td>DIVIDE (extended)</td>
<td>DXR</td>
<td>S C P</td>
<td></td>
</tr>
<tr>
<td>B230</td>
<td>CLEAR SUBCHANNEL</td>
<td>CSCH</td>
<td>S C P</td>
<td></td>
</tr>
</tbody>
</table>

Instructions Arranged by Operation Code (Part 3 of 4)
<table>
<thead>
<tr>
<th>Op Code</th>
<th>Name</th>
<th>Mnemonic</th>
<th>Characteristics</th>
<th>Page No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>B231</td>
<td>HALT SUBCHANNEL</td>
<td>HSCH</td>
<td>S C P</td>
<td>14-4</td>
</tr>
<tr>
<td>B232</td>
<td>MODIFY SUBCHANNEL</td>
<td>MSCH</td>
<td>S C P A</td>
<td>14-6</td>
</tr>
<tr>
<td>B233</td>
<td>START SUBCHANNEL</td>
<td>SSCH</td>
<td>S C P A</td>
<td>14-12</td>
</tr>
<tr>
<td>B234</td>
<td>STORE SUBCHANNEL</td>
<td>STSCH</td>
<td>S C P A</td>
<td>14-14</td>
</tr>
<tr>
<td>B235</td>
<td>TEST SUBCHANNEL</td>
<td>TSCH</td>
<td>S C P A</td>
<td>14-16</td>
</tr>
<tr>
<td>B236</td>
<td>TEST PENDING INTERRUPTION</td>
<td>TPI</td>
<td>S C P A</td>
<td>14-15</td>
</tr>
<tr>
<td>B237</td>
<td>SET ADDRESS LIMIT</td>
<td>SAL</td>
<td>S P</td>
<td>14-9</td>
</tr>
<tr>
<td>B238</td>
<td>RESUME SUBCHANNEL</td>
<td>RSCH</td>
<td>S P</td>
<td>14-8</td>
</tr>
<tr>
<td>B239</td>
<td>STORE CHANNEL REPORT WORD</td>
<td>STCRW</td>
<td>S C P A</td>
<td>14-14</td>
</tr>
<tr>
<td>B23A</td>
<td>STORE CHANNEL PATH STATUS</td>
<td>STCP</td>
<td>S P</td>
<td>14-13</td>
</tr>
<tr>
<td>B23B</td>
<td>RESET CHANNEL PATH</td>
<td>RCHP</td>
<td>S C P</td>
<td>14-7</td>
</tr>
<tr>
<td>B23C</td>
<td>SET CHANNEL MONITOR</td>
<td>SCHM</td>
<td>S P</td>
<td>14-10</td>
</tr>
<tr>
<td>B6</td>
<td>STORE CONTROL</td>
<td>STCTL</td>
<td>RS P A</td>
<td>10-42</td>
</tr>
<tr>
<td>B7</td>
<td>LOAD CONTROL</td>
<td>LCTL</td>
<td>RS P A</td>
<td>10-17</td>
</tr>
<tr>
<td>BA</td>
<td>COMPARE CONTROL AND SWAP</td>
<td>CS</td>
<td>RS C A</td>
<td>R ST 7-19</td>
</tr>
<tr>
<td>BB</td>
<td>COMPARE DOUBLE AND SWAP</td>
<td>CDS</td>
<td>RS C A</td>
<td>R ST 7-19</td>
</tr>
<tr>
<td>BD</td>
<td>COMPARE LOGICAL C. UNDER MASK</td>
<td>CLM</td>
<td>RS C A</td>
<td>7-21</td>
</tr>
<tr>
<td>BE</td>
<td>STORE CHARACTERS UNDER MASK</td>
<td>STCM</td>
<td>RS A</td>
<td>7-42</td>
</tr>
<tr>
<td>BF</td>
<td>INSERT CHARACTERS UNDER MASK</td>
<td>ICM</td>
<td>RS C A</td>
<td>7-27</td>
</tr>
<tr>
<td>D1</td>
<td>MOVE NUMERIC</td>
<td>MNV</td>
<td>SS A</td>
<td>7-35</td>
</tr>
<tr>
<td>D2</td>
<td>MOVE (character)</td>
<td>MVC</td>
<td>SS A</td>
<td>7-31</td>
</tr>
<tr>
<td>D3</td>
<td>MOVE ZONES</td>
<td>MVZ</td>
<td>SS A</td>
<td>7-36</td>
</tr>
<tr>
<td>D4</td>
<td>AND (character)</td>
<td>NC</td>
<td>SS C A</td>
<td>7-9</td>
</tr>
<tr>
<td>D5</td>
<td>COMPARE LOGICAL (character)</td>
<td>CLC</td>
<td>SS C A</td>
<td>7-21</td>
</tr>
<tr>
<td>D6</td>
<td>OR (character)</td>
<td>OC</td>
<td>SS C A</td>
<td>7-37</td>
</tr>
<tr>
<td>D7</td>
<td>EXCLUSIVE OR (character)</td>
<td>XC</td>
<td>SS C A</td>
<td>7-25</td>
</tr>
<tr>
<td>D9</td>
<td>MOVE WITH KEY</td>
<td>MVCK</td>
<td>SS C Q A</td>
<td>10-20</td>
</tr>
<tr>
<td>DA</td>
<td>MOVE TO PRIMARY</td>
<td>MVCMP</td>
<td>SS C Q A</td>
<td>10-19</td>
</tr>
<tr>
<td>DB</td>
<td>MOVE TO SECONDARY</td>
<td>MVCMP</td>
<td>SS C Q A</td>
<td>10-19</td>
</tr>
<tr>
<td>DC</td>
<td>TRANSLATE</td>
<td>TR</td>
<td>SS A</td>
<td>7-47</td>
</tr>
<tr>
<td>DD</td>
<td>TRANSLATE AND TEST</td>
<td>TRT</td>
<td>SS C A</td>
<td>7-47</td>
</tr>
<tr>
<td>DE</td>
<td>EDIT</td>
<td>ED</td>
<td>SS C A D</td>
<td>8-6</td>
</tr>
<tr>
<td>DF</td>
<td>EDIT AND MARK</td>
<td>EDMK</td>
<td>SS C A D</td>
<td>8-9</td>
</tr>
<tr>
<td>ES00</td>
<td>LOAD ADDRESS SPACE PARAMETERS</td>
<td>LASP</td>
<td>SSE C P A</td>
<td>10-10</td>
</tr>
<tr>
<td>ES01</td>
<td>TEST PROTECTION</td>
<td>TPROM</td>
<td>SSE C P A</td>
<td>10-46</td>
</tr>
<tr>
<td>E8</td>
<td>MOVE INVERSE</td>
<td>MVA</td>
<td>SS MI A</td>
<td>7-31</td>
</tr>
<tr>
<td>F0</td>
<td>SHIF T AND ROUND DECIMAL</td>
<td>SRP</td>
<td>SS C A D</td>
<td>8-10</td>
</tr>
<tr>
<td>F1</td>
<td>MOVE WITH OFFSET</td>
<td>MVD</td>
<td>SS A</td>
<td>7-35</td>
</tr>
<tr>
<td>F2</td>
<td>PACK</td>
<td>PACK</td>
<td>SS A</td>
<td>7-38</td>
</tr>
<tr>
<td>F3</td>
<td>UNPACK</td>
<td>UNPK</td>
<td>SS A</td>
<td>7-48</td>
</tr>
<tr>
<td>F8</td>
<td>ZERO AND ADD</td>
<td>ZAP</td>
<td>SS C A D</td>
<td>8-12</td>
</tr>
<tr>
<td>F9</td>
<td>COMPARE DECIMAL</td>
<td>CP</td>
<td>SS C A D</td>
<td>8-5</td>
</tr>
<tr>
<td>FA</td>
<td>ADD DECIMAL</td>
<td>AP</td>
<td>SS C A D</td>
<td>8-5</td>
</tr>
<tr>
<td>FB</td>
<td>SUBTRACT DECIMAL</td>
<td>SP</td>
<td>SS C A D</td>
<td>8-11</td>
</tr>
<tr>
<td>FC</td>
<td>MULTIPLY DECIMAL</td>
<td>MP</td>
<td>SS C A D</td>
<td>8-10</td>
</tr>
<tr>
<td>FD</td>
<td>DIVIDE DECIMAL</td>
<td>DP</td>
<td>SS C A D</td>
<td>8-5</td>
</tr>
</tbody>
</table>

Instructions Arranged by Operation Code (Part 4 of 4)
This appendix lists the condition-code setting for all instructions in the 370-XA architecture which set the condition code. In addition to those instructions listed which set the condition code, the condition code may be changed by DIAGNOSE and the target of EXECUTE. The condition code is loaded by LOAD PSW, by SET PROGRAM MASK, and by an interruption. The condition code is set to zero by initial CPU reset and is loaded by the successful conclusion of the initial-program-loading sequence.

### APPENDIX C. CONDITION-CODE SETTINGS

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Condition Code</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD, ADD HALFWORD</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>Overflow</td>
<td></td>
</tr>
<tr>
<td>ADD DECIMAL</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>Overflow</td>
<td></td>
</tr>
<tr>
<td>ADD LOGICAL</td>
<td>Zero, no carry</td>
<td>&lt; zero, no carry</td>
<td>&gt; zero, carry</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADD NORMALIZED</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>ADD UNNORMALIZED</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>AND CLEAR SUBCHANNEL</td>
<td>Zero</td>
<td>Not zero</td>
<td>--</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>COMPARE (gen, fl pt)</td>
<td>Function initiated</td>
<td>Low</td>
<td>High</td>
<td>Not operational</td>
<td></td>
</tr>
<tr>
<td>COMPARE HALFWORD</td>
<td>Equal</td>
<td>Low</td>
<td>High</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>COMPARE AND FORM CODEWORD</td>
<td>Equal</td>
<td>Low</td>
<td>High</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>COMPARE AND SWAP</td>
<td>Equal</td>
<td>Not equal</td>
<td>--</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>COMPARE DECIMAL</td>
<td>Equal</td>
<td>Low</td>
<td>High</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>COMPARE DOUBLE AND SWAP</td>
<td>Equal</td>
<td>Low</td>
<td>High</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>COMPARE LOGICAL</td>
<td>Equal</td>
<td>Low</td>
<td>High</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>COMPARE LOGICAL CHARACTERS UNDER MASK</td>
<td>Equal</td>
<td>Low</td>
<td>High</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>COMPARE LOGICAL LONG</td>
<td>Equal</td>
<td>Low</td>
<td>High</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>EDIT, EDIT AND MARK</td>
<td>Zero</td>
<td>Not zero</td>
<td>--</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>EXCLUSIVE OR</td>
<td>Zero</td>
<td>Not equal</td>
<td>--</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>HALT SUBCHANNEL</td>
<td>Zero</td>
<td>Not zero</td>
<td>--</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>INSERT ADDRESS SPACE CONTROL</td>
<td>Zero</td>
<td>Status-pending with other than intermediate status One</td>
<td>--</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>INSERT CHARACTERS UNDER ABIGEN</td>
<td>All zeros Parameters loaded</td>
<td>First bit one Primary ASN not available</td>
<td>First bit zero Secondary ASN not available or not authorized</td>
<td>Space-switch event</td>
<td></td>
</tr>
<tr>
<td>LOAD ADDRESS SPACE PARAMETERS</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>LOAD AND TEST (gen, fl pt)</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>LOAD COMPLEMENT (gen)</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>LOAD COMPLEMENT (fl pt)</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>LOAD NEGATIVE (gen, fl pt)</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>LOAD POSITIVE (gen)</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>LOAD REAL ADDRESS</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>Destructive overlap</td>
<td></td>
</tr>
<tr>
<td>MODIFY SUBCHANNEL</td>
<td>Translation available</td>
<td>ST entry invalid</td>
<td>PT entry invalid</td>
<td>Length violation</td>
<td></td>
</tr>
<tr>
<td>MOVE LONG</td>
<td>Length equal</td>
<td>Length low</td>
<td>Length high</td>
<td>Destructive overlap</td>
<td></td>
</tr>
<tr>
<td>MOVE TO PRIMARY, MOVE TO</td>
<td>Length &lt;= 256</td>
<td>--</td>
<td>--</td>
<td>Length &gt; 256</td>
<td></td>
</tr>
<tr>
<td>SECONDARY</td>
<td>Length &lt;= 256</td>
<td>--</td>
<td>--</td>
<td>Length &gt; 256</td>
<td></td>
</tr>
<tr>
<td>MOVE WITH KEY</td>
<td>Zero</td>
<td>Not zero</td>
<td>--</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>OR RESET CHANNEL PATH</td>
<td>Function initiated</td>
<td>--</td>
<td>--</td>
<td>Not operational</td>
<td></td>
</tr>
<tr>
<td>Instruction</td>
<td>Condition Code</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>-------------</td>
<td>---------------</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>RESET REFERENCE BIT EXTENDED</td>
<td>R bit zero, C bit zero Function initiated</td>
<td>R bit zero, C bit zero Status pending</td>
<td>R bit one, C bit zero Function not applicable</td>
<td>R bit one, C bit zero Not operational</td>
<td></td>
</tr>
<tr>
<td>RESUME SUBCHANNEL</td>
<td>Set</td>
<td>Secure</td>
<td>--</td>
<td>Not operational</td>
<td></td>
</tr>
<tr>
<td>SET CLOCK</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>Overflow</td>
<td></td>
</tr>
<tr>
<td>SHIFT AND ROUND DECIMAL</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>Overflow</td>
<td></td>
</tr>
<tr>
<td>SHIFT LEFT (DOUBLE/SINGLE)</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>Overflow</td>
<td></td>
</tr>
<tr>
<td>SHIFT RIGHT (DOUBLE/SINGLE)</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>Overflow</td>
<td></td>
</tr>
<tr>
<td>SIGNAL PROCESSOR</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>Overflow</td>
<td></td>
</tr>
<tr>
<td>START SUBCHANNEL</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>Overflow</td>
<td></td>
</tr>
<tr>
<td>STORE CHANNEL REPORT WORD</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>Overflow</td>
<td></td>
</tr>
<tr>
<td>STORE CLOCK</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>Overflow</td>
<td></td>
</tr>
<tr>
<td>STORE SUBCHANNEL</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>Overflow</td>
<td></td>
</tr>
<tr>
<td>SUBTRACT, SUBTRACT HALFWORD</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>Overflow</td>
<td></td>
</tr>
<tr>
<td>SUBTRACT DECIMAL</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>Overflow</td>
<td></td>
</tr>
<tr>
<td>SUBTRACT LOGICAL</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>Overflow</td>
<td></td>
</tr>
<tr>
<td>SUBTRACT NORMALIZED</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>Overflow</td>
<td></td>
</tr>
<tr>
<td>SUBTRACT UNNORMALIZED</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>Overflow</td>
<td></td>
</tr>
<tr>
<td>TEST AND SET</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>Overflow</td>
<td></td>
</tr>
<tr>
<td>TEST BLOCK</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>Overflow</td>
<td></td>
</tr>
<tr>
<td>TEST PENDING INTERRUPTION</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>Overflow</td>
<td></td>
</tr>
<tr>
<td>TEST PROTECTION</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>Overflow</td>
<td></td>
</tr>
<tr>
<td>TEST SUBCHANNEL</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>Overflow</td>
<td></td>
</tr>
<tr>
<td>TEST UNDER MASK</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>Overflow</td>
<td></td>
</tr>
<tr>
<td>TRANSLATE AND TEST</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>Overflow</td>
<td></td>
</tr>
<tr>
<td>UPDATE TREE</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>Overflow</td>
<td></td>
</tr>
<tr>
<td>ZERO AND ADD</td>
<td>Zero</td>
<td>&lt; zero</td>
<td>&gt; zero</td>
<td>Overflow</td>
<td></td>
</tr>
</tbody>
</table>

Explanation:

> zero Result greater than zero
< zero Result less than zero
== 256 Equal to, or less than, 256
> 256 Greater than 256
High First operand high
Low First operand low
Length Length of first operand
OCB Operand-control bit

Summary of Condition-Code Settings (Part 2 of 2)
This appendix provides (1) a list of the new facilities in the 370-XA mode that are not provided in the System/370 mode, (2) a description of the handling in the 370-XA mode of the facilities available in the System/370 mode, and (3) a list of changes between the System/370 mode and the 370-XA mode.

**NEW FACILITIES IN 370-XA MODE**

The following facilities are new with the 370-XA mode and are not provided in the System/370 mode.

**BIMODAL ADDRESSING**

Two modes of operation are provided: a 24-bit addressing mode, for the execution of old programs, and a 31-bit addressing mode. The mode is controlled by bit 32 in the PSW, and unprivileged instructions are provided that examine and set the mode. These instructions conveniently permit combining old programs, which must operate in the 24-bit addressing mode, and new programs which can take advantage of the 31-bit addressing mode.

**31-BIT LOGICAL ADDRESSING**

The 31-bit logical addressing includes the ability to perform either 24-bit or 31-bit address arithmetic for operand address generation and includes extensions to the following addresses, which are always 31 bits, regardless of the addressing mode:

- Instruction address in PSW bits 33-63
- PER starting address in control register 10
- PER ending address in control register 11
- Translation-exception identification stored at real locations 144-147
- PER address stored at real locations 152-155
- Monitor code stored at real locations 156-159
- Entry instruction address in the entry-table entry

**31-BIT REAL AND ABSOLUTE ADDRESSING**

The following fields provide the leftmost part of 31-bit addresses, or the entire address, as appropriate, regardless of the setting of the addressing mode. Except where indicated, the addresses are real.

- Prefix register (absolute)
Primary segment-table origin in control register 1
Linkage-table origin in control register 5
Secondary segment-table origin in control register 7
ASN-first-table origin in control register 14
Page-table origin in the segment-table entry
Page-frame real address in the page-table entry
ASN-second-table origin in the AFT entry
Segment-table origin*, linkage-table origin, and authority-table origin in the AST entry
Entry-table origin in the linkage-table entry
Address in format-1 CCWs (absolute)

* Unpredictable whether address is real or absolute

PAGE PROTECTION

A page-protection bit is provided in the page-table entry. Page protection can be used in a manner similar to the System/370-mode segment protection, which is not offered in the 370-XA mode.

TRACING

Included are a trace-table origin, branch trace control, ASN trace control, and explicit trace-control bits in control register 12. Also included are the instruction TRACE and a new program-interruption condition called trace-table exception. When branch tracing is on, a trace entry is made for the successful execution of the following instructions:

BRANCH AND LINK (BALR) when the Rg field is nonzero
BRANCH AND SAVE (BASR) when the Rg field is nonzero
BRANCH AND SAVE AND SET MODE (BASSM) when the Rg field is nonzero

When ASN tracing is on, an entry is made in the trace table for each execution of the following instructions:

PROGRAM CALL
PROGRAM TRANSFER
SET SECONDARY ASN

When explicit tracing is on, execution of TRACE causes a trace entry to be made.

INCORRECT-LENGTH-INDICATION SUPPRESSION

The incorrect-length-indication-suppression facility allows the indication of incorrect length to be suppressed when using format-1 CCWs in the same manner as when using format-0 CCWs or CCWs in the System/370 mode. Bit 24 of word 1 of the ORB provides the capability of indicating or suppressing recognition of incorrect length for an immediate operation.

STATUS VERIFICATION

The status-verification facility provides an indication (bit 26 of the subchannel logout in the extended-status word) when the channel subsystem detects device status with a combination of bits that was inappropriate at the time status was presented.

COMPARISON OF FACILITIES

The figure "Availability of System/370 Facilities in 370-XA Mode" shows the facilities offered in System/370 and whether or not the facility is provided in the 370-XA mode.
<table>
<thead>
<tr>
<th>System/370 Facility</th>
<th>Availability in 370-XA Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>Commercial instruction set</td>
<td>P1</td>
</tr>
<tr>
<td>Block-multiplexer channels</td>
<td>F</td>
</tr>
<tr>
<td>Branch and save</td>
<td>B</td>
</tr>
<tr>
<td>Byte-multiplexer channels</td>
<td>F</td>
</tr>
<tr>
<td>Channel indirect data addressing</td>
<td>B</td>
</tr>
<tr>
<td>Channel-set switching</td>
<td>F</td>
</tr>
<tr>
<td>Clear I/O</td>
<td>F</td>
</tr>
<tr>
<td>Command retry</td>
<td>B</td>
</tr>
<tr>
<td>Conditional swapping</td>
<td>B</td>
</tr>
<tr>
<td>CPU timer and clock comparator</td>
<td>B</td>
</tr>
<tr>
<td>Direct control</td>
<td>1</td>
</tr>
<tr>
<td>Dual address space</td>
<td>P2</td>
</tr>
<tr>
<td>Expanded storage</td>
<td>ES</td>
</tr>
<tr>
<td>Extended</td>
<td>P3</td>
</tr>
<tr>
<td>Extended-precision floating point</td>
<td>B</td>
</tr>
<tr>
<td>Extended real addressing</td>
<td>R4</td>
</tr>
<tr>
<td>External signals</td>
<td>-</td>
</tr>
<tr>
<td>Fast release</td>
<td>F</td>
</tr>
<tr>
<td>Floating point</td>
<td>B</td>
</tr>
<tr>
<td>Halt device</td>
<td>F</td>
</tr>
<tr>
<td>I/O extended logout</td>
<td>-</td>
</tr>
<tr>
<td>Limited channel logout</td>
<td>F</td>
</tr>
<tr>
<td>Move inverse</td>
<td>MI</td>
</tr>
<tr>
<td>Multiprocessing</td>
<td>B3</td>
</tr>
<tr>
<td>PSW-key handling</td>
<td>B</td>
</tr>
<tr>
<td>Recovery extensions</td>
<td>-</td>
</tr>
<tr>
<td>Segment protection</td>
<td>R6</td>
</tr>
<tr>
<td>Selector channels</td>
<td>F</td>
</tr>
<tr>
<td>Service signal</td>
<td>B</td>
</tr>
<tr>
<td>Start-I/O-fast queuing</td>
<td>F</td>
</tr>
<tr>
<td>Storage-key-instruction extensions</td>
<td>B</td>
</tr>
<tr>
<td>Storage-key 4K-byte block</td>
<td>P7</td>
</tr>
<tr>
<td>Suspend and resume</td>
<td>F</td>
</tr>
<tr>
<td>Test block</td>
<td>B</td>
</tr>
<tr>
<td>Translation</td>
<td>P8</td>
</tr>
<tr>
<td>Vector</td>
<td>V</td>
</tr>
<tr>
<td>31-bit IDAWs</td>
<td>B</td>
</tr>
</tbody>
</table>

**Explanation:**

1. Not provided in the 370-XA mode.
2. All of the dual-address-space facility is provided except for DAS tracing.
3. See the following instruction list for those instructions that are part of the System/370 extended facility and that are provided in the 370-XA mode.
4. Replaced with 31-bit real addressing.
5. With the exception of the inclusion of more than one CPU, all the functions associated with the System/370 multiprocessing facility are basic.
6. Replaced by page protection.
7. Only single-key 4K-byte protection blocks are provided, but the storage-key-exception control is not.
8. The 370-XA translation provides only the 4K-byte page size and only the 1M-byte segment size. See also the following instruction lists.
9. Basic in the 370-XA mode.
10. ES Provided in both the System/370 and 370-XA modes as the expanded-storage facility.
11. F Not provided, but a comparable function is provided by the channel subsystem.
12. MI Provided in both the System/370 and 370-XA modes as the move-inverse facility.
13. P Partially available in the 370-XA mode.
14. R Replaced with a comparable facility.
15. V Provided in both the System/370 and 370-XA modes as the vector facility.

Availability of System/370 Facilities in 370-XA Mode (Part 1 of 2)

Availability of System/370 Facilities in 370-XA Mode (Part 2 of 2)
SUMMARY OF CHANGES

CHANGES IN INSTRUCTIONS PROVIDED

The following figures show those instructions which are optional or not provided in either the System/370 or the 370-XA mode. Those instructions which are basic in both modes are not shown.

<table>
<thead>
<tr>
<th>Instruction Name*</th>
<th>Nemonic</th>
<th>Op Code</th>
<th>System/370 Mode</th>
<th>370-XA Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>BRANCH AND SAVE</td>
<td>BASR</td>
<td>OD</td>
<td>B</td>
<td>B</td>
</tr>
<tr>
<td>BRANCH AND SAVE</td>
<td>BAS</td>
<td>4D</td>
<td>B</td>
<td>B</td>
</tr>
<tr>
<td>BRANCH AND SAVE AND SET MODE</td>
<td>BASSM</td>
<td>OC</td>
<td>-</td>
<td>B</td>
</tr>
<tr>
<td>BRANCH AND SET MODE</td>
<td>BSM</td>
<td>OB</td>
<td>-</td>
<td>B</td>
</tr>
<tr>
<td>COMPARE AND FORM CODEWORD</td>
<td>CFC</td>
<td>B21A</td>
<td>-</td>
<td>B</td>
</tr>
<tr>
<td>COMPARE AND SWAP</td>
<td>CS</td>
<td>BA</td>
<td>SW</td>
<td>B</td>
</tr>
<tr>
<td>COMPARE DOUBLE AND SWAP</td>
<td>CDS</td>
<td>BB</td>
<td>SW</td>
<td>B</td>
</tr>
<tr>
<td>DIVIDE (extended)</td>
<td>DXR</td>
<td>B2D</td>
<td>-</td>
<td>B</td>
</tr>
<tr>
<td>INSERT PROGRAM MASK</td>
<td>IPM</td>
<td>B222</td>
<td>-</td>
<td>B</td>
</tr>
<tr>
<td>MOVE INVERSE</td>
<td>MVCIN</td>
<td>E8</td>
<td>MI</td>
<td>MI</td>
</tr>
<tr>
<td>UPDATE TREE</td>
<td>UPT</td>
<td>0102</td>
<td>-</td>
<td>B</td>
</tr>
</tbody>
</table>

Explanation:
- Instruction is not provided.
* Those instructions which are part of the floating-point and extended-precision floating-point facilities in the System/370 mode are basic in the 370-XA mode and are not shown. Similarly, those unprivileged instructions which are part of the vector facility are not shown.
  B Instruction is basic.
  BS Branch-and-save facility.
  MI Move-inverse facility.
  SW Conditional-swapping facility.

Unprivileged Instructions Provided
<table>
<thead>
<tr>
<th>Instruction Name*</th>
<th>Mnemonic</th>
<th>Op Code</th>
<th>System/370 Mode</th>
<th>370-XA Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>CONNECT CHANNEL SET</td>
<td>CONCS</td>
<td>B200</td>
<td>CS</td>
<td>-</td>
</tr>
<tr>
<td>DISCONNECT CHANNEL SET</td>
<td>DISCS</td>
<td>B201</td>
<td>CS</td>
<td>-</td>
</tr>
<tr>
<td>EXTRACT PRIMARY ASN</td>
<td>EPAR</td>
<td>B226</td>
<td>DU</td>
<td>B</td>
</tr>
<tr>
<td>EXTRACT SECONDARY ASN</td>
<td>ESAR</td>
<td>B227</td>
<td>DU</td>
<td>B</td>
</tr>
<tr>
<td>INSERT ADDRESS SPACE CONTROL</td>
<td>IAC</td>
<td>B224</td>
<td>DU</td>
<td>B</td>
</tr>
<tr>
<td>INSERT PSW KEY</td>
<td>IPK</td>
<td>B20B</td>
<td>PK</td>
<td>B</td>
</tr>
<tr>
<td>INSERT STORAGE KEY</td>
<td>ISK</td>
<td>09</td>
<td>B</td>
<td>-</td>
</tr>
<tr>
<td>INSERT STORAGE KEY EXTENDED</td>
<td>ISKE</td>
<td>B229</td>
<td>EK</td>
<td>B</td>
</tr>
<tr>
<td>INSERT VIRTUAL STORAGE KEY</td>
<td>IVSK</td>
<td>B223</td>
<td>DU</td>
<td>B</td>
</tr>
<tr>
<td>INVALIDATE PAGE TABLE ENTRY</td>
<td>IPTE</td>
<td>B221</td>
<td>EF</td>
<td>B</td>
</tr>
<tr>
<td>LOAD ADDRESS SPACE PARAMETERS</td>
<td>LASP</td>
<td>E500</td>
<td>DU</td>
<td>B</td>
</tr>
<tr>
<td>LOAD REAL ADDRESS</td>
<td>LRA</td>
<td>B1</td>
<td>TR</td>
<td>B</td>
</tr>
<tr>
<td>MOVE TO PRIMARY</td>
<td>MVCP</td>
<td>DA</td>
<td>DU</td>
<td>B</td>
</tr>
<tr>
<td>MOVE TO SECONDARY</td>
<td>MVC</td>
<td>DB</td>
<td>DU</td>
<td>B</td>
</tr>
<tr>
<td>MOVE WITH KEY</td>
<td>MVCK</td>
<td>D9</td>
<td>DU</td>
<td>B</td>
</tr>
<tr>
<td>PROGRAM CALL</td>
<td>PC</td>
<td>B218</td>
<td>DU</td>
<td>B</td>
</tr>
<tr>
<td>PROGRAM TRANSFER</td>
<td>PT</td>
<td>B228</td>
<td>DU</td>
<td>B</td>
</tr>
<tr>
<td>PURGE TLB</td>
<td>PTLB</td>
<td>B20D</td>
<td>TR</td>
<td>B</td>
</tr>
<tr>
<td>READ DIRECT</td>
<td>RDD</td>
<td>85</td>
<td>DC</td>
<td>-</td>
</tr>
<tr>
<td>RESET REFERENCE BIT</td>
<td>RRB</td>
<td>B213</td>
<td>TR</td>
<td>-</td>
</tr>
<tr>
<td>RESET REFERENCE BIT EXTENDED</td>
<td>RRBE</td>
<td>B22A</td>
<td>EK</td>
<td>B</td>
</tr>
<tr>
<td>SET ADDRESS SPACE CONTROL</td>
<td>SAC</td>
<td>B219</td>
<td>DU</td>
<td>B</td>
</tr>
<tr>
<td>SET CLOCK COMPARATOR</td>
<td>SCKC</td>
<td>B206</td>
<td>CK</td>
<td>B</td>
</tr>
<tr>
<td>SET CPU TIMER</td>
<td>SPT</td>
<td>B208</td>
<td>CK</td>
<td>B</td>
</tr>
<tr>
<td>SET PREFIX</td>
<td>SPX</td>
<td>B210</td>
<td>MP</td>
<td>B</td>
</tr>
<tr>
<td>SET PSW KEY FROM ADDRESS</td>
<td>SPKA</td>
<td>B20A</td>
<td>PK</td>
<td>B</td>
</tr>
<tr>
<td>SET SECONDARY ASN</td>
<td>SSAR</td>
<td>B225</td>
<td>DU</td>
<td>B</td>
</tr>
<tr>
<td>SET STORAGE KEY</td>
<td>SSK</td>
<td>08</td>
<td>B</td>
<td>-</td>
</tr>
<tr>
<td>SET STORAGE KEY EXTENDED</td>
<td>SSKE</td>
<td>B22B</td>
<td>EK</td>
<td>B</td>
</tr>
<tr>
<td>SIGNAL PROCESSOR</td>
<td>SIGP</td>
<td>AE</td>
<td>MP</td>
<td>B</td>
</tr>
<tr>
<td>STORE CLOCK COMPARATOR</td>
<td>STCKC</td>
<td>B207</td>
<td>CK</td>
<td>B</td>
</tr>
<tr>
<td>STORE CPU ADDRESS</td>
<td>STAP</td>
<td>B212</td>
<td>MP</td>
<td>B</td>
</tr>
<tr>
<td>STORE CPU TIMER</td>
<td>STPT</td>
<td>B209</td>
<td>CK</td>
<td>B</td>
</tr>
<tr>
<td>STORE PREFIX</td>
<td>STPX</td>
<td>B211</td>
<td>MP</td>
<td>B</td>
</tr>
<tr>
<td>STORE THEN AND SYSTEM MASK</td>
<td>STHSM</td>
<td>AC</td>
<td>TR</td>
<td>B</td>
</tr>
<tr>
<td>STORE THEN OR SYSTEM MASK</td>
<td>STOSM</td>
<td>AD</td>
<td>TR</td>
<td>B</td>
</tr>
<tr>
<td>TEST BLOCK</td>
<td>TB</td>
<td>B22C</td>
<td>TB</td>
<td>B</td>
</tr>
<tr>
<td>TEST PROTECTION</td>
<td>TPRT</td>
<td>E501</td>
<td>EF</td>
<td>B</td>
</tr>
<tr>
<td>TRACE</td>
<td>TRACE</td>
<td>99</td>
<td>-</td>
<td>B</td>
</tr>
<tr>
<td>WRITE DIRECT</td>
<td>WRD</td>
<td>84</td>
<td>DC</td>
<td>-</td>
</tr>
</tbody>
</table>

**Explanation:**
- Instruction is not provided.
- * Those privileged instructions which are part of the vector facility are not shown.
- B Instruction is basic.
- CK CPU-timer and clock-comparator facility.
- CS Channel-set-switching facility.
- DC Direct-control facility.
- DU Dual-address-space facility.
- EF Extended facility.
- EK Storage-key-instruction-extension facility.
- MP Multiprocessing facility.
- PK PSW-key-handling facility.
- TB Test-block facility.
- TR Translation facility.

Control Instructions Provided

Appendix D. Comparison Between System/370 and 370-XA Modes D-5
<table>
<thead>
<tr>
<th>Instruction Name</th>
<th>Mnemonic</th>
<th>Op Code</th>
<th>System/370 Mode</th>
<th>370-XA Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLEAR CHANNEL</td>
<td>CLRCH</td>
<td>9F01</td>
<td>RE</td>
<td>-</td>
</tr>
<tr>
<td>CLEAR I/O</td>
<td>CLRIO</td>
<td>9D01</td>
<td>B</td>
<td>-</td>
</tr>
<tr>
<td>HALT DEVICE</td>
<td>HDV</td>
<td>9E01</td>
<td>HD</td>
<td>-</td>
</tr>
<tr>
<td>HALT I/O</td>
<td>HIO</td>
<td>9E00</td>
<td>B</td>
<td>-</td>
</tr>
<tr>
<td>RESUME I/O</td>
<td>RIO</td>
<td>9C02</td>
<td>SR</td>
<td>-</td>
</tr>
<tr>
<td>START I/O</td>
<td>SIO</td>
<td>9C00</td>
<td>B</td>
<td>-</td>
</tr>
<tr>
<td>START I/O FAST RELEASE</td>
<td>SIOF</td>
<td>9C01</td>
<td>FR</td>
<td>-</td>
</tr>
<tr>
<td>STORE CHANNEL ID</td>
<td>STIDC</td>
<td>B203</td>
<td>B</td>
<td>-</td>
</tr>
<tr>
<td>TEST CHANNEL</td>
<td>TCH</td>
<td>9F00</td>
<td>B</td>
<td>-</td>
</tr>
<tr>
<td>TEST I/O</td>
<td>TIO</td>
<td>9D00</td>
<td>B</td>
<td>-</td>
</tr>
<tr>
<td>CLEAR SUBCHANNEL</td>
<td>CSCH</td>
<td>B230</td>
<td>-</td>
<td>B</td>
</tr>
<tr>
<td>HALT SUBCHANNEL</td>
<td>HSCH</td>
<td>B231</td>
<td>-</td>
<td>B</td>
</tr>
<tr>
<td>MODIFY SUBCHANNEL</td>
<td>MSCH</td>
<td>B232</td>
<td>-</td>
<td>B</td>
</tr>
<tr>
<td>RESET CHANNEL PATH</td>
<td>RCHP</td>
<td>B238</td>
<td>-</td>
<td>B</td>
</tr>
<tr>
<td>RESUME SUBCHANNEL</td>
<td>RSCH</td>
<td>B238</td>
<td>-</td>
<td>B</td>
</tr>
<tr>
<td>SET ADDRESS LIMIT</td>
<td>SAL</td>
<td>B237</td>
<td>-</td>
<td>B</td>
</tr>
<tr>
<td>SET CHANNEL MONITOR</td>
<td>SCHM</td>
<td>B23C</td>
<td>-</td>
<td>B</td>
</tr>
<tr>
<td>START SUBCHANNEL</td>
<td>SSCH</td>
<td>B233</td>
<td>-</td>
<td>B</td>
</tr>
<tr>
<td>STORE CHANNEL PATH STATUS</td>
<td>STCPS</td>
<td>B23A</td>
<td>-</td>
<td>B</td>
</tr>
<tr>
<td>STORE CHANNEL REPORT WORD</td>
<td>STCRW</td>
<td>B239</td>
<td>-</td>
<td>B</td>
</tr>
<tr>
<td>STORE SUBCHANNEL</td>
<td>STSCH</td>
<td>B234</td>
<td>-</td>
<td>B</td>
</tr>
<tr>
<td>TEST PENDING INTERRUPTION</td>
<td>TPI</td>
<td>B236</td>
<td>-</td>
<td>B</td>
</tr>
<tr>
<td>TEST SUBCHANNEL</td>
<td>TSCH</td>
<td>B235</td>
<td>-</td>
<td>B</td>
</tr>
</tbody>
</table>

**Explanation:**
- Instruction is not provided.
- Instruction is basic.
- FR Performs the SIOF function only when the fast-release facility is installed in the channel.
- HD Performs the HDV function only when the halt-device facility is installed in the channel.
- RE Performs the CLRCH function only when the recovery-extension facility is installed in the channel.
- SR Suspend-and-resume facility.

**I/O Instructions Provided**
INPUT/OUTPUT COMPARISON

The channel subsystem has a different logical structure from that of the I/O facilities provided in System/370, with the result that I/O instructions, channels, channel sets, and I/O addressing are replaced in the 370-XA mode by a new set of I/O instructions, by logical device addressing, and by device-accessing mechanisms.

Compatibility with System/370 has been maintained in the CCWs (format 0), 31-bit IDAWS, and channel programs.

In the System/370 mode, subchannels are not shared among channels, and each subchannel is associated with only one channel path. In the 370-XA mode, each subchannel is uniquely associated with one I/O device, and that I/O device is uniquely associated with that one subchannel within the channel subsystem, regardless of the number of channel paths by which the I/O device is accessible to the channel subsystem.

Functions are provided in the channel subsystem in the 370-XA mode to detect malfunctions and recover from them if possible. Malfunctions are reported to the program by means of a channel report.

In the System/370 mode, I/O inter­rupts are accepted only by the CPU to which the channel set is currently connected. The I/O interruption causes the I/O address identifying the channel and device causing the interruption to be stored at locations 186-187, and the measurement byte to be stored at real location 185. In the 370-XA mode, I/O interruptions can be accepted by any CPU in the configuration. The subsystem ID and I/O-interruption parameter are stored in the doubleword at real location 184.

Associated with the new I/O instructions is a new program-interruption condition called operand exception.

COMPARISON OF PSW FORMATS

The figure "Comparison of PSW Formats" shows those bits and fields in the PSW which are different between the System/370 mode and the 370-XA mode.

<table>
<thead>
<tr>
<th>Name of Bit or Field</th>
<th>System/370 Mode</th>
<th>370-XA Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>PER Mask</td>
<td>1 TR B</td>
<td></td>
</tr>
<tr>
<td>DAT Mode</td>
<td>5 TR B</td>
<td></td>
</tr>
<tr>
<td>EC Mode</td>
<td>12</td>
<td></td>
</tr>
<tr>
<td>Bit 12 = 0</td>
<td>B</td>
<td></td>
</tr>
<tr>
<td>(BC Mode)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bit 12 = 1</td>
<td>TR B</td>
<td></td>
</tr>
<tr>
<td>(EC Mode)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Address-space control</td>
<td>16 DU B</td>
<td></td>
</tr>
<tr>
<td>Addressing mode</td>
<td>32</td>
<td>B</td>
</tr>
<tr>
<td>Instruction address</td>
<td>* B</td>
<td>B</td>
</tr>
</tbody>
</table>

Explanation:
- Mode is not provided.
* The instruction address is in PSW bits 40-63 in the System/370 mode and bits 33-63 in the 370-XA mode.
1 In the 370-XA mode, PSW bit 12 must be one, and the term "EC mode" is not used.
B Basic.
DU Provided as part of the dual-address-space facility.
TR Provided as part of the translation facility.

Comparison of PSW Formats

CHANGES IN CONTROL-REGISTER ASSIGNMENT

The figure "Differences in Control-Register Assignments" shows those bits and fields in the control registers which are different between the System/370 mode and the 370-XA mode.

Appendix D. Comparison Between System/370 and 370-XA Modes D-7
<table>
<thead>
<tr>
<th>Name of Bit or Field</th>
<th>Control-Register Position for System/370 Mode</th>
<th>370-XA Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>Block-multiplexing control</td>
<td>0.0</td>
<td>-</td>
</tr>
<tr>
<td>Fetch-protection override</td>
<td>-</td>
<td>0.6</td>
</tr>
<tr>
<td>Storage-key-exception control</td>
<td>0.7</td>
<td>-</td>
</tr>
<tr>
<td>Page-fault-assist control</td>
<td>0.13</td>
<td>-</td>
</tr>
<tr>
<td>Interval-timer subclass mask</td>
<td>0.24</td>
<td>-</td>
</tr>
<tr>
<td>External-signal subclass mask</td>
<td>0.26</td>
<td>-</td>
</tr>
<tr>
<td>Space-switch-event control</td>
<td>1.31</td>
<td>1.0</td>
</tr>
<tr>
<td>Primary segment-table origin</td>
<td>1.8-1.25</td>
<td>1.1-1.19</td>
</tr>
<tr>
<td>Primary segment-table length</td>
<td>1.0-1.7</td>
<td>1.25-1.31</td>
</tr>
<tr>
<td>Channel masks</td>
<td>2.0-2.31</td>
<td>-</td>
</tr>
<tr>
<td>Linkage-table origin</td>
<td>5.8-5.24</td>
<td>5.1-5.24</td>
</tr>
<tr>
<td>I/O-interruption subclass mask</td>
<td>-</td>
<td>6.0-6.7</td>
</tr>
<tr>
<td>Secondary segment-table length</td>
<td>7.0-7.7</td>
<td>7.25-7.31</td>
</tr>
<tr>
<td>Secondary segment-table origin</td>
<td>7.8-7.25</td>
<td>7.1-7.19</td>
</tr>
<tr>
<td>PER starting address</td>
<td>10.8-10.31</td>
<td>10.1-10.31</td>
</tr>
<tr>
<td>PER ending address</td>
<td>11.8-11.31</td>
<td>11.1-11.31</td>
</tr>
<tr>
<td>Branch-trace control</td>
<td>-</td>
<td>12.0</td>
</tr>
<tr>
<td>Trace-entry address</td>
<td>-</td>
<td>12.1-12.29</td>
</tr>
<tr>
<td>ASN-trace control</td>
<td>-</td>
<td>12.30</td>
</tr>
<tr>
<td>Explicit-trace control</td>
<td>-</td>
<td>12.31</td>
</tr>
<tr>
<td>Check-stop control</td>
<td>14.0</td>
<td>-</td>
</tr>
<tr>
<td>Synchronous-MCEL control</td>
<td>14.1</td>
<td>-</td>
</tr>
<tr>
<td>I/O-extended-logout control</td>
<td>14.2</td>
<td>-</td>
</tr>
<tr>
<td>Channel-report-pending subclass mask</td>
<td>-</td>
<td>14.3</td>
</tr>
<tr>
<td>Asynchronous-MCEL control</td>
<td>14.8</td>
<td>-</td>
</tr>
<tr>
<td>Asynchronous-fixed-log control</td>
<td>14.9</td>
<td>-</td>
</tr>
<tr>
<td>MCEL address</td>
<td>15.8-15.28</td>
<td>-</td>
</tr>
</tbody>
</table>

**Explanation:**
- Bit or field is not provided.

**Differences in Control-Register Assignments**
CHANGES IN ASSIGNED STORAGE LOCATIONS

The figure "Differences in Assigned Storage Locations" shows those assigned-storage locations where changes have been made between the System/370 mode and the 370-XA mode.

### Differences in Assigned Storage Locations

<table>
<thead>
<tr>
<th>Name of Bit or Field</th>
<th>Assigned Storage Location and Length* for System/370 Mode</th>
<th>370-XA Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>Channel-status word</td>
<td>64 8 -</td>
<td></td>
</tr>
<tr>
<td>Channel-address word</td>
<td>72 4 -</td>
<td></td>
</tr>
<tr>
<td>Interval timer</td>
<td>80 4 -</td>
<td></td>
</tr>
<tr>
<td>Trace-table designation</td>
<td>84 4 -</td>
<td></td>
</tr>
<tr>
<td>Channel ID</td>
<td>168 4 -</td>
<td></td>
</tr>
<tr>
<td>IOEL address</td>
<td>172 4 -</td>
<td></td>
</tr>
<tr>
<td>Limited channel logout</td>
<td>176 4 -</td>
<td></td>
</tr>
<tr>
<td>Subsystem ID</td>
<td>- 184 4</td>
<td></td>
</tr>
<tr>
<td>Measurement byte</td>
<td>185 1 -</td>
<td></td>
</tr>
<tr>
<td>I/O address</td>
<td>186 2 -</td>
<td></td>
</tr>
<tr>
<td>I/O-interruption parameter</td>
<td>- 188 4</td>
<td></td>
</tr>
<tr>
<td>Region code</td>
<td>252 4 -</td>
<td></td>
</tr>
<tr>
<td>Fixed-logout area</td>
<td>256 96 256 16</td>
<td></td>
</tr>
<tr>
<td>Store-status model-dependent save area</td>
<td>268 4 -</td>
<td></td>
</tr>
<tr>
<td>CPU identity</td>
<td>795 1 -</td>
<td></td>
</tr>
</tbody>
</table>

**Explanation:**
- Field is not provided.
- The first number is the address, the second the length.

### SIGNAL PROCESSOR CHANGES

The figures "Signal-Processor Orders" and "Signal-Processor Status Bits" show those SIGNAL PROCESSOR orders and status codes where changes have been made between the System/370 mode and the 370-XA mode. In addition to these changes, a parameter is provided as part of the SIGNAL PROCESSOR instruction in the 370-XA mode. The parameter is used by the store-status-at-address and set-prefix orders.

#### Signal-Processor Orders

<table>
<thead>
<tr>
<th>Name of Order</th>
<th>Order Code</th>
<th>System/370 Mode</th>
<th>370-XA Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>Initial program reset</td>
<td>07</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>Program reset</td>
<td>08</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>Initial microprogram load</td>
<td>0A</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>Set prefix</td>
<td>-</td>
<td>0D</td>
<td></td>
</tr>
<tr>
<td>Store status at address</td>
<td>-</td>
<td>0E</td>
<td></td>
</tr>
</tbody>
</table>

**Explanation:**
- Order is not provided.

#### Signal-Processor Status Bits

<table>
<thead>
<tr>
<th>Name of Status Bit</th>
<th>Bit Position</th>
<th>System/370 Mode</th>
<th>370-XA Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>Incorrect state</td>
<td>-</td>
<td>22</td>
<td></td>
</tr>
<tr>
<td>Invalid parameter</td>
<td>-</td>
<td>23</td>
<td></td>
</tr>
<tr>
<td>Not ready</td>
<td>28</td>
<td>-</td>
<td></td>
</tr>
</tbody>
</table>

**Explanation:**
- Status bit is not provided.

### MACHINE-CHECK CHANGES

The figure "Machine-Check- Interruption-Code Bits" summarizes those bits and fields in the machine-check-interruption code (MCIC) where changes have been made between the System/370 mode and the 370-XA mode. In addition to these changes, the region code, the machine-check-extended logout, and asynchronous fixed logouts have been eliminated in the 370-XA mode.
### Machine-Check- Interruption Condition or Field

<table>
<thead>
<tr>
<th>Condition or Field</th>
<th>MCIC Bits</th>
<th>System/370 Mode</th>
<th>370-XA Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>Interval-timer damage</td>
<td>3</td>
<td>9</td>
<td></td>
</tr>
<tr>
<td>Channel report pending</td>
<td>-</td>
<td>11</td>
<td></td>
</tr>
<tr>
<td>Channel subsystem damage</td>
<td>15</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>Delayed</td>
<td>25</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>Region-code validity</td>
<td>30</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>Logout validity</td>
<td>48-63</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>MCEL length</td>
<td></td>
<td>-</td>
<td></td>
</tr>
</tbody>
</table>

**Explanation:**
- Condition or field is not provided.

### Machine-Check- Interruption-Code Bits

**Changes to Addressing Wraparound**

In the System/370 mode, addresses wrap from $2^{24} - 1$ to zero (or vice versa). In the 370-XA mode, for the 24-bit addressing mode, effective addresses wrap from $2^{24} - 1$ to zero (or vice versa). For the 31-bit addressing mode, effective addresses wrap from $2^{31} - 1$ to zero (or vice versa). Except as noted below, real and absolute addresses wrap from $2^{31} - 1$ to zero.

In the 370-XA mode, the following items cause an I/O program check instead of wraparound:

- Successive CCWs of a CCW list
- Successive IDANs of an IDAW list
- Successive bytes of I/O data

For DAT-table entries, it is model-dependent whether addresses wrap or cause an addressing exception.

### Changes to Load Real Address

For LOAD REAL ADDRESS, the addressing of DAT tables is changed to be unpredictable with respect to whether prefixing is applied and to be unpredictable with respect to whether an addressing exception is recognized or wraparound occurs when the calculated address of a page-table or segment-table entry exceeds $2^{31} - 1$.

### Changes to 31-Bit Real Operand Addresses

The following instructions operate by using 31-bit real addresses in the System/370 mode. In the 370-XA mode, these instructions operate under control of the addressing mode, bit 32 of the PSW. As a result, in the 24-bit addressing mode, these instructions operate by using 24-bit addresses.

- INSERT STORAGE KEY EXTENDED
- RESET REFERENCE BIT EXTENDED
- SET STORAGE KEY EXTENDED
- TEST BLOCK
## APPENDIX E.  TABLE OF POWERS OF 2

<table>
<thead>
<tr>
<th>PLUS</th>
<th>MINUS</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0.00625</td>
</tr>
<tr>
<td>2</td>
<td>0.0125</td>
</tr>
<tr>
<td>16</td>
<td>0.00625</td>
</tr>
<tr>
<td>32</td>
<td>0.0125</td>
</tr>
<tr>
<td>64</td>
<td>0.025</td>
</tr>
<tr>
<td>96</td>
<td>0.0500</td>
</tr>
<tr>
<td>256</td>
<td>0.0125</td>
</tr>
<tr>
<td>512</td>
<td>0.025</td>
</tr>
<tr>
<td>1,024</td>
<td>0.0500</td>
</tr>
</tbody>
</table>

| 2,048 | 0.125 |
| 4,096 | 0.25 |
| 8,192 | 0.50 |
| 16,384 | 0.75 |
| 32,768 | 1.00 |
| 65,536 | 2.00 |
| 131,072 | 4.00 |
| 262,144 | 8.00 |
| 524,288 | 16.00 |
| 1,048,576 | 32.00 |
| 2,097,152 | 64.00 |
| 4,194,304 | 128.00 |
| 8,388,608 | 256.00 |

| 16,777,216 | 512.00 |
| 33,554,432 | 1,024.00 |
| 67,108,864 | 2,048.00 |
| 134,217,728 | 4,096.00 |
| 268,435,456 | 8,192.00 |
| 536,870,912 | 16,384.00 |
| 1,073,741,824 | 32,768.00 |
| 2,147,483,648 | 65,536.00 |
| 4,294,967,296 | 131,072.00 |
| 8,589,934,592 | 262,144.00 |
| 17,179,869,184 | 524,288.00 |
| 34,359,738,368 | 1,048,576.00 |
| 68,719,476,736 | 2,097,152.00 |
| 137,438,953,472 | 4,194,304.00 |
| 274,877,906,944 | 8,388,608.00 |
| 549,755,813,888 | 16,777,216.00 |

| 1,099,511,627,776 | 33,554,432.00 |
| 2,199,023,555,552 | 67,108,864.00 |
| 4,398,046,111,104 | 134,217,728.00 |
| 8,796,093,022,208 | 268,435,456.00 |
| 17,592,186,044,416 | 536,870,912.00 |
| 35,184,372,088,832 | 1,073,741,824.00 |
| 70,368,744,177,664 | 2,147,483,648.00 |
| 140,737,488,355,328 | 4,294,967,296.00 |

| 281,474,976,710,656 | 8,589,934,592.00 |
| 562,949,953,421,312 | 17,179,869,184.00 |
| 1,125,899,906,842,624 | 34,359,738,368.00 |
| 2,251,799,813,685,248 | 68,719,476,736.00 |
| 4,503,599,627,370,496 | 137,438,953,472.00 |
| 9,007,199,254,740,992 | 274,877,906,944.00 |
| 18,014,398,509,481,984 | 549,755,813,888.00 |
| 36,028,797,018,963,968 | 1,099,511,627,776.00 |
| 72,057,594,037,927,936 | 2,199,023,555,552.00 |
| 144,115,188,075,855,872 | 4,398,046,111,104.00 |
| 288,230,376,151,711,744 | 8,796,093,022,208.00 |

| 576,460,752,303,423,488 | 17,592,186,044,416.00 |

| 1,152,921,504,606,484,976 | 35,184,372,088,832.00 |
| 2,305,843,009,213,969,952 | 70,368,744,177,664.00 |
| 4,611,686,018,427,387,904 | 140,737,488,355,328.00 |
| 9,222,372,036,855,775,808 | 281,474,976,710,656.00 |

| 18,446,744,073,709,551,616 | 562,949,953,421,312.00 |

Powers of 2 (Part 1 of 2)

Appendix E. Table of Powers of 2 E-1
18, 446, 744, 073, 709, 551, 616 64
36, 893, 488, 147, 419, 103, 232 65
73, 786, 976, 294, 838, 206, 464 66
147, 573, 952, 589, 676, 412, 928 67
295, 147, 905, 179, 352, 825, 856 68
580, 295, 810, 356, 705, 651, 712 69
1, 190, 591, 620, 717, 411, 303, 424 70
2, 361, 183, 241, 434, 822, 306, 848 71
4, 722, 366, 482, 869, 645, 213, 696 72
9, 444, 732, 965, 739, 220, 427, 392 73
18, 889, 465, 931, 478, 580, 854, 784 74
37, 770, 931, 862, 957, 161, 709, 568 75
75, 557, 863, 725, 914, 323, 419, 136 76
151, 115, 727, 451, 828, 646, 836, 272 77
302, 231, 454, 903, 627, 293, 076, 344 78
604, 462, 909, 307, 514, 587, 353, 088 79
1, 208, 925, 819, 614, 629, 174, 706, 176 80
2, 417, 851, 639, 229, 258, 349, 412, 352 81
4, 835, 703, 278, 456, 516, 698, 826, 704 82
9, 671, 406, 556, 917, 033, 397, 649, 408 83
19, 342, 813, 113, 834, 066, 795, 298, 816 84
38, 685, 626, 227, 668, 133, 590, 957, 632 85
77, 371, 252, 455, 336, 267, 181, 195, 264 86
154, 742, 504, 910, 672, 534, 362, 390, 528 87
309, 485, 009, 821, 345, 068, 724, 781, 056 88
618, 970, 019, 640, 137, 449, 562, 112 89
1, 237, 940, 038, 285, 380, 274, 899, 124 90
2, 475, 880, 076, 570, 760, 549, 788, 248 91
4, 951, 760, 157, 141, 521, 099, 536, 496 92
9, 903, 520, 314, 283, 042, 199, 192, 993 93
19, 807, 040, 628, 566, 084, 396, 385, 987 94
39, 614, 081, 257, 132, 168, 796, 771, 975 95
79, 228, 162, 514, 264, 337, 593, 543, 950 96
158, 456, 325, 028, 528, 675, 187, 087, 900 97
316, 912, 650, 057, 350, 374, 175, 801, 344 98
633, 825, 300, 114, 170, 706, 746, 351, 602 99
1, 267, 650, 600, 228, 229, 401, 496, 703 100
2, 535, 301, 200, 456, 458, 802, 983, 408, 410 101
5, 070, 602, 400, 912, 917, 605, 986, 812 102
10, 141, 204, 801, 825, 835, 211, 973, 625 103
20, 282, 409, 603, 651, 570, 423, 947, 251 104
40, 564, 819, 207, 303, 340, 847, 894, 502 105
81, 129, 638, 414, 606, 681, 695, 789, 805 106
162, 259, 279, 629, 213, 363, 391, 578 107
324, 518, 553, 658, 426, 726, 783, 156 108
649, 037, 107, 316, 853, 453, 566, 312 109
1, 298, 074, 214, 633, 706, 907, 132 110
2, 596, 148, 429, 267, 413, 814, 265, 248 111
5, 192, 296, 858, 534, 827, 628, 530 112
10, 384, 593, 717, 069, 655, 257, 060, 992 113
20, 769, 187, 434, 139, 310, 514, 121, 985 114
41, 538, 747, 374, 860, 278, 621, 423 115
83, 076, 749, 736, 557, 242, 056, 487, 941 116
166, 153, 499, 473, 114, 484, 112, 975 117
332, 306, 996, 946, 226, 968, 225, 951 118
664, 613, 997, 092, 457, 936, 451, 503 119
1, 329, 227, 995, 784, 915, 872, 903, 807 120
2, 658, 455, 991, 569, 831, 745, 807, 614 121
5, 316, 811, 983, 139, 663, 491, 615 122
10, 633, 823, 966, 279, 326, 923, 256, 482 123
21, 267, 647, 932, 558, 653, 966, 460, 912 124
42, 535, 295, 865, 117, 307, 932, 921 125
85, 070, 591, 730, 234, 615, 865, 843 126
170, 141, 183, 460, 469, 231, 731, 687 127
340, 282, 365, 920, 938, 463, 463, 374, 607 128
431, 768, 211, 456

Powers of 2 (Part 2 of 2)

E-2 370-XA Principles of Operation
The following tables aid in converting hexadecimal values to decimal values, or the reverse.

**Direct Conversion Table**

This table provides direct conversion of decimal and hexadecimal numbers in these ranges:

<table>
<thead>
<tr>
<th>Hexadecimal</th>
<th>Decimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000 to FFF</td>
<td>0000 to 4095</td>
</tr>
</tbody>
</table>

To convert numbers outside these ranges, and to convert fractions, use the hexadecimal and decimal conversion tables that follow the direct conversion table in this Appendix.

![Table of hexadecimal and decimal values](image-url)
### Appendix F. Hexadecimal Tables F-3

#### Table F-1: Hexadecimal to Decimal Conversion

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
</tr>
</tbody>
</table>

#### Table F-2: Decimal to Hexadecimal Conversion

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
</tr>
</tbody>
</table>

---

**Note:** The tables above are part of the hexadecimal tables provided in Appendix F of the document. They are used for converting between hexadecimal and decimal numbers, which are fundamental in computer science for representing addresses and data. The tables are structured to facilitate quick look-ups and conversions, which are essential in applications ranging from programming to digital electronics and beyond.
<table>
<thead>
<tr>
<th>A0_</th>
<th>2560</th>
<th>2561</th>
<th>2562</th>
<th>2563</th>
<th>2564</th>
<th>2565</th>
<th>2566</th>
<th>2567</th>
<th>2568</th>
<th>2569</th>
<th>2570</th>
<th>2571</th>
<th>2572</th>
<th>2573</th>
<th>2574</th>
<th>2575</th>
</tr>
</thead>
<tbody>
<tr>
<td>A1_</td>
<td>2576</td>
<td>2577</td>
<td>2578</td>
<td>2579</td>
<td>2580</td>
<td>2581</td>
<td>2582</td>
<td>2583</td>
<td>2584</td>
<td>2585</td>
<td>2586</td>
<td>2587</td>
<td>2588</td>
<td>2589</td>
<td>2590</td>
<td>2591</td>
</tr>
<tr>
<td>A2_</td>
<td>2592</td>
<td>2593</td>
<td>2594</td>
<td>2595</td>
<td>2596</td>
<td>2597</td>
<td>2598</td>
<td>2599</td>
<td>2600</td>
<td>2601</td>
<td>2602</td>
<td>2603</td>
<td>2604</td>
<td>2605</td>
<td>2606</td>
<td>2607</td>
</tr>
<tr>
<td>A3_</td>
<td>2608</td>
<td>2609</td>
<td>2610</td>
<td>2611</td>
<td>2612</td>
<td>2613</td>
<td>2614</td>
<td>2615</td>
<td>2616</td>
<td>2617</td>
<td>2618</td>
<td>2619</td>
<td>2620</td>
<td>2621</td>
<td>2622</td>
<td>2623</td>
</tr>
<tr>
<td>A4_</td>
<td>2624</td>
<td>2625</td>
<td>2626</td>
<td>2627</td>
<td>2628</td>
<td>2629</td>
<td>2630</td>
<td>2631</td>
<td>2632</td>
<td>2633</td>
<td>2634</td>
<td>2635</td>
<td>2636</td>
<td>2637</td>
<td>2638</td>
<td>2639</td>
</tr>
<tr>
<td>A5_</td>
<td>2640</td>
<td>2641</td>
<td>2642</td>
<td>2643</td>
<td>2644</td>
<td>2645</td>
<td>2646</td>
<td>2647</td>
<td>2648</td>
<td>2649</td>
<td>2650</td>
<td>2651</td>
<td>2652</td>
<td>2653</td>
<td>2654</td>
<td>2655</td>
</tr>
<tr>
<td>A6_</td>
<td>2656</td>
<td>2657</td>
<td>2658</td>
<td>2659</td>
<td>2660</td>
<td>2661</td>
<td>2662</td>
<td>2663</td>
<td>2664</td>
<td>2665</td>
<td>2666</td>
<td>2667</td>
<td>2668</td>
<td>2669</td>
<td>2670</td>
<td>2671</td>
</tr>
<tr>
<td>A7_</td>
<td>2672</td>
<td>2673</td>
<td>2674</td>
<td>2675</td>
<td>2676</td>
<td>2677</td>
<td>2678</td>
<td>2679</td>
<td>2680</td>
<td>2681</td>
<td>2682</td>
<td>2683</td>
<td>2684</td>
<td>2685</td>
<td>2686</td>
<td>2687</td>
</tr>
<tr>
<td>B0_</td>
<td>2816</td>
<td>2817</td>
<td>2818</td>
<td>2819</td>
<td>2820</td>
<td>2821</td>
<td>2822</td>
<td>2823</td>
<td>2824</td>
<td>2825</td>
<td>2826</td>
<td>2827</td>
<td>2828</td>
<td>2829</td>
<td>2830</td>
<td>2831</td>
</tr>
<tr>
<td>B1_</td>
<td>2832</td>
<td>2833</td>
<td>2834</td>
<td>2835</td>
<td>2836</td>
<td>2837</td>
<td>2838</td>
<td>2839</td>
<td>2840</td>
<td>2841</td>
<td>2842</td>
<td>2843</td>
<td>2844</td>
<td>2845</td>
<td>2846</td>
<td>2847</td>
</tr>
<tr>
<td>B2_</td>
<td>2848</td>
<td>2849</td>
<td>2850</td>
<td>2851</td>
<td>2852</td>
<td>2853</td>
<td>2854</td>
<td>2855</td>
<td>2856</td>
<td>2857</td>
<td>2858</td>
<td>2859</td>
<td>2860</td>
<td>2861</td>
<td>2862</td>
<td>2863</td>
</tr>
<tr>
<td>B3_</td>
<td>2864</td>
<td>2865</td>
<td>2866</td>
<td>2867</td>
<td>2868</td>
<td>2869</td>
<td>2870</td>
<td>2871</td>
<td>2872</td>
<td>2873</td>
<td>2874</td>
<td>2875</td>
<td>2876</td>
<td>2877</td>
<td>2878</td>
<td>2879</td>
</tr>
<tr>
<td>B4_</td>
<td>2880</td>
<td>2881</td>
<td>2882</td>
<td>2883</td>
<td>2884</td>
<td>2885</td>
<td>2886</td>
<td>2887</td>
<td>2888</td>
<td>2889</td>
<td>2890</td>
<td>2891</td>
<td>2892</td>
<td>2893</td>
<td>2894</td>
<td>2895</td>
</tr>
<tr>
<td>B5_</td>
<td>2896</td>
<td>2897</td>
<td>2898</td>
<td>2899</td>
<td>2900</td>
<td>2901</td>
<td>2902</td>
<td>2903</td>
<td>2904</td>
<td>2905</td>
<td>2906</td>
<td>2907</td>
<td>2908</td>
<td>2909</td>
<td>2910</td>
<td>2911</td>
</tr>
<tr>
<td>B6_</td>
<td>2912</td>
<td>2913</td>
<td>2914</td>
<td>2915</td>
<td>2916</td>
<td>2917</td>
<td>2918</td>
<td>2919</td>
<td>2920</td>
<td>2921</td>
<td>2922</td>
<td>2923</td>
<td>2924</td>
<td>2925</td>
<td>2926</td>
<td>2927</td>
</tr>
<tr>
<td>B7_</td>
<td>2928</td>
<td>2929</td>
<td>2930</td>
<td>2931</td>
<td>2932</td>
<td>2933</td>
<td>2934</td>
<td>2935</td>
<td>2936</td>
<td>2937</td>
<td>2938</td>
<td>2939</td>
<td>2940</td>
<td>2941</td>
<td>2942</td>
<td>2943</td>
</tr>
<tr>
<td>B8_</td>
<td>2944</td>
<td>2945</td>
<td>2946</td>
<td>2947</td>
<td>2948</td>
<td>2949</td>
<td>2950</td>
<td>2951</td>
<td>2952</td>
<td>2953</td>
<td>2954</td>
<td>2955</td>
<td>2956</td>
<td>2957</td>
<td>2958</td>
<td>2959</td>
</tr>
<tr>
<td>B9_</td>
<td>2960</td>
<td>2961</td>
<td>2962</td>
<td>2963</td>
<td>2964</td>
<td>2965</td>
<td>2966</td>
<td>2967</td>
<td>2968</td>
<td>2969</td>
<td>2970</td>
<td>2971</td>
<td>2972</td>
<td>2973</td>
<td>2974</td>
<td>2975</td>
</tr>
<tr>
<td>B10_</td>
<td>2976</td>
<td>2977</td>
<td>2978</td>
<td>2979</td>
<td>2980</td>
<td>2981</td>
<td>2982</td>
<td>2983</td>
<td>2984</td>
<td>2985</td>
<td>2986</td>
<td>2987</td>
<td>2988</td>
<td>2989</td>
<td>2990</td>
<td>2991</td>
</tr>
<tr>
<td>B11_</td>
<td>2992</td>
<td>2993</td>
<td>2994</td>
<td>2995</td>
<td>2996</td>
<td>2997</td>
<td>2998</td>
<td>2999</td>
<td>3000</td>
<td>3001</td>
<td>3002</td>
<td>3003</td>
<td>3004</td>
<td>3005</td>
<td>3006</td>
<td>3007</td>
</tr>
<tr>
<td>C0_</td>
<td>3008</td>
<td>3009</td>
<td>3010</td>
<td>3011</td>
<td>3012</td>
<td>3013</td>
<td>3014</td>
<td>3015</td>
<td>3016</td>
<td>3017</td>
<td>3018</td>
<td>3019</td>
<td>3020</td>
<td>3021</td>
<td>3022</td>
<td>3023</td>
</tr>
<tr>
<td>C1_</td>
<td>3024</td>
<td>3025</td>
<td>3026</td>
<td>3027</td>
<td>3028</td>
<td>3029</td>
<td>3030</td>
<td>3031</td>
<td>3032</td>
<td>3033</td>
<td>3034</td>
<td>3035</td>
<td>3036</td>
<td>3037</td>
<td>3038</td>
<td>3039</td>
</tr>
<tr>
<td>C2_</td>
<td>3040</td>
<td>3041</td>
<td>3042</td>
<td>3043</td>
<td>3044</td>
<td>3045</td>
<td>3046</td>
<td>3047</td>
<td>3048</td>
<td>3049</td>
<td>3050</td>
<td>3051</td>
<td>3052</td>
<td>3053</td>
<td>3054</td>
<td>3055</td>
</tr>
<tr>
<td>C3_</td>
<td>3056</td>
<td>3057</td>
<td>3058</td>
<td>3059</td>
<td>3060</td>
<td>3061</td>
<td>3062</td>
<td>3063</td>
<td>3064</td>
<td>3065</td>
<td>3066</td>
<td>3067</td>
<td>3068</td>
<td>3069</td>
<td>3070</td>
<td>3071</td>
</tr>
</tbody>
</table>

F-4 370-XA Principles of Operation
<table>
<thead>
<tr>
<th></th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>E0</td>
<td>3584</td>
<td>3585</td>
<td>3586</td>
<td>3587</td>
<td>3588</td>
<td>3589</td>
<td>3590</td>
<td>3591</td>
<td>3592</td>
<td>3593</td>
<td>3594</td>
<td>3595</td>
<td>3596</td>
<td>3597</td>
<td>3598</td>
<td>3599</td>
</tr>
<tr>
<td>E1</td>
<td>3600</td>
<td>3601</td>
<td>3602</td>
<td>3603</td>
<td>3604</td>
<td>3605</td>
<td>3606</td>
<td>3607</td>
<td>3608</td>
<td>3609</td>
<td>3610</td>
<td>3611</td>
<td>3612</td>
<td>3613</td>
<td>3614</td>
<td>3615</td>
</tr>
<tr>
<td>E2</td>
<td>3616</td>
<td>3617</td>
<td>3618</td>
<td>3619</td>
<td>3620</td>
<td>3621</td>
<td>3622</td>
<td>3623</td>
<td>3624</td>
<td>3625</td>
<td>3626</td>
<td>3627</td>
<td>3628</td>
<td>3629</td>
<td>3630</td>
<td>3631</td>
</tr>
<tr>
<td>E3</td>
<td>3632</td>
<td>3633</td>
<td>3634</td>
<td>3635</td>
<td>3636</td>
<td>3637</td>
<td>3638</td>
<td>3639</td>
<td>3640</td>
<td>3641</td>
<td>3642</td>
<td>3643</td>
<td>3644</td>
<td>3645</td>
<td>3646</td>
<td>3647</td>
</tr>
<tr>
<td>E4</td>
<td>3648</td>
<td>3649</td>
<td>3650</td>
<td>3651</td>
<td>3652</td>
<td>3653</td>
<td>3654</td>
<td>3655</td>
<td>3656</td>
<td>3657</td>
<td>3658</td>
<td>3659</td>
<td>3660</td>
<td>3661</td>
<td>3662</td>
<td>3663</td>
</tr>
<tr>
<td>E5</td>
<td>3664</td>
<td>3665</td>
<td>3666</td>
<td>3667</td>
<td>3668</td>
<td>3669</td>
<td>3670</td>
<td>3671</td>
<td>3672</td>
<td>3673</td>
<td>3674</td>
<td>3675</td>
<td>3676</td>
<td>3677</td>
<td>3678</td>
<td>3679</td>
</tr>
<tr>
<td>E6</td>
<td>3680</td>
<td>3681</td>
<td>3682</td>
<td>3683</td>
<td>3684</td>
<td>3685</td>
<td>3686</td>
<td>3687</td>
<td>3688</td>
<td>3689</td>
<td>3690</td>
<td>3691</td>
<td>3692</td>
<td>3693</td>
<td>3694</td>
<td>3695</td>
</tr>
<tr>
<td>E7</td>
<td>3696</td>
<td>3697</td>
<td>3698</td>
<td>3699</td>
<td>3700</td>
<td>3701</td>
<td>3702</td>
<td>3703</td>
<td>3704</td>
<td>3705</td>
<td>3706</td>
<td>3707</td>
<td>3708</td>
<td>3709</td>
<td>3710</td>
<td>3711</td>
</tr>
<tr>
<td>E8</td>
<td>3712</td>
<td>3713</td>
<td>3714</td>
<td>3715</td>
<td>3716</td>
<td>3717</td>
<td>3718</td>
<td>3719</td>
<td>3720</td>
<td>3721</td>
<td>3722</td>
<td>3723</td>
<td>3724</td>
<td>3725</td>
<td>3726</td>
<td>3727</td>
</tr>
<tr>
<td>E9</td>
<td>3728</td>
<td>3729</td>
<td>3730</td>
<td>3731</td>
<td>3732</td>
<td>3733</td>
<td>3734</td>
<td>3735</td>
<td>3736</td>
<td>3737</td>
<td>3738</td>
<td>3739</td>
<td>3740</td>
<td>3741</td>
<td>3742</td>
<td>3743</td>
</tr>
<tr>
<td>EA</td>
<td>3744</td>
<td>3745</td>
<td>3746</td>
<td>3747</td>
<td>3748</td>
<td>3749</td>
<td>3750</td>
<td>3751</td>
<td>3752</td>
<td>3753</td>
<td>3754</td>
<td>3755</td>
<td>3756</td>
<td>3757</td>
<td>3758</td>
<td>3759</td>
</tr>
<tr>
<td>EB</td>
<td>3760</td>
<td>3761</td>
<td>3762</td>
<td>3763</td>
<td>3764</td>
<td>3765</td>
<td>3766</td>
<td>3767</td>
<td>3768</td>
<td>3769</td>
<td>3770</td>
<td>3771</td>
<td>3772</td>
<td>3773</td>
<td>3774</td>
<td>3775</td>
</tr>
<tr>
<td>EC</td>
<td>3776</td>
<td>3777</td>
<td>3778</td>
<td>3779</td>
<td>3780</td>
<td>3781</td>
<td>3782</td>
<td>3783</td>
<td>3784</td>
<td>3785</td>
<td>3786</td>
<td>3787</td>
<td>3788</td>
<td>3789</td>
<td>3790</td>
<td>3791</td>
</tr>
<tr>
<td>ED</td>
<td>3792</td>
<td>3793</td>
<td>3794</td>
<td>3795</td>
<td>3796</td>
<td>3797</td>
<td>3798</td>
<td>3799</td>
<td>3800</td>
<td>3801</td>
<td>3802</td>
<td>3803</td>
<td>3804</td>
<td>3805</td>
<td>3806</td>
<td>3807</td>
</tr>
<tr>
<td>EE</td>
<td>3808</td>
<td>3809</td>
<td>3810</td>
<td>3811</td>
<td>3812</td>
<td>3813</td>
<td>3814</td>
<td>3815</td>
<td>3816</td>
<td>3817</td>
<td>3818</td>
<td>3819</td>
<td>3820</td>
<td>3821</td>
<td>3822</td>
<td>3823</td>
</tr>
<tr>
<td>EF</td>
<td>3824</td>
<td>3825</td>
<td>3826</td>
<td>3827</td>
<td>3828</td>
<td>3829</td>
<td>3830</td>
<td>3831</td>
<td>3832</td>
<td>3833</td>
<td>3834</td>
<td>3835</td>
<td>3836</td>
<td>3837</td>
<td>3838</td>
<td>3839</td>
</tr>
<tr>
<td>F0</td>
<td>3840</td>
<td>3841</td>
<td>3842</td>
<td>3843</td>
<td>3844</td>
<td>3845</td>
<td>3846</td>
<td>3847</td>
<td>3848</td>
<td>3849</td>
<td>3850</td>
<td>3851</td>
<td>3852</td>
<td>3853</td>
<td>3854</td>
<td>3855</td>
</tr>
<tr>
<td>F1</td>
<td>3856</td>
<td>3857</td>
<td>3858</td>
<td>3859</td>
<td>3860</td>
<td>3861</td>
<td>3862</td>
<td>3863</td>
<td>3864</td>
<td>3865</td>
<td>3866</td>
<td>3867</td>
<td>3868</td>
<td>3869</td>
<td>3870</td>
<td>3871</td>
</tr>
<tr>
<td>F2</td>
<td>3872</td>
<td>3873</td>
<td>3874</td>
<td>3875</td>
<td>3876</td>
<td>3877</td>
<td>3878</td>
<td>3879</td>
<td>3880</td>
<td>3881</td>
<td>3882</td>
<td>3883</td>
<td>3884</td>
<td>3885</td>
<td>3886</td>
<td>3887</td>
</tr>
<tr>
<td>F3</td>
<td>3888</td>
<td>3889</td>
<td>3890</td>
<td>3891</td>
<td>3892</td>
<td>3893</td>
<td>3894</td>
<td>3895</td>
<td>3896</td>
<td>3897</td>
<td>3898</td>
<td>3899</td>
<td>3900</td>
<td>3901</td>
<td>3902</td>
<td>3903</td>
</tr>
<tr>
<td>F4</td>
<td>3904</td>
<td>3905</td>
<td>3906</td>
<td>3907</td>
<td>3908</td>
<td>3909</td>
<td>3910</td>
<td>3911</td>
<td>3912</td>
<td>3913</td>
<td>3914</td>
<td>3915</td>
<td>3916</td>
<td>3917</td>
<td>3918</td>
<td>3919</td>
</tr>
<tr>
<td>F5</td>
<td>3920</td>
<td>3921</td>
<td>3922</td>
<td>3923</td>
<td>3924</td>
<td>3925</td>
<td>3926</td>
<td>3927</td>
<td>3928</td>
<td>3929</td>
<td>3930</td>
<td>3931</td>
<td>3932</td>
<td>3933</td>
<td>3934</td>
<td>3935</td>
</tr>
<tr>
<td>F6</td>
<td>3936</td>
<td>3937</td>
<td>3938</td>
<td>3939</td>
<td>3940</td>
<td>3941</td>
<td>3942</td>
<td>3943</td>
<td>3944</td>
<td>3945</td>
<td>3946</td>
<td>3947</td>
<td>3948</td>
<td>3949</td>
<td>3950</td>
<td>3951</td>
</tr>
<tr>
<td>FF</td>
<td>3952</td>
<td>3953</td>
<td>3954</td>
<td>3955</td>
<td>3956</td>
<td>3957</td>
<td>3958</td>
<td>3959</td>
<td>3960</td>
<td>3961</td>
<td>3962</td>
<td>3963</td>
<td>3964</td>
<td>3965</td>
<td>3966</td>
<td>3967</td>
</tr>
</tbody>
</table>

Appendix F. Hexadecimal Tables F-5
**Conversion Table: Hexadecimal and Decimal Integers**

<table>
<thead>
<tr>
<th>BYTE</th>
<th>HALFWORD</th>
<th>BYTE</th>
<th>HALFWORD</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0 456</td>
<td>1</td>
<td>0 456</td>
</tr>
<tr>
<td>2</td>
<td>0 345</td>
<td>2</td>
<td>0 345</td>
</tr>
<tr>
<td>3</td>
<td>0 234</td>
<td>3</td>
<td>0 234</td>
</tr>
<tr>
<td>4</td>
<td>0 123</td>
<td>4</td>
<td>0 123</td>
</tr>
<tr>
<td>5</td>
<td>0456</td>
<td>5</td>
<td>0456</td>
</tr>
<tr>
<td>6</td>
<td>0456</td>
<td>6</td>
<td>0456</td>
</tr>
</tbody>
</table>

**To Convert Hexadecimal to Decimal**

1. Locate the column of decimal numbers corresponding to the left-most digit or letter of the hexadecimal; select from this column and record the number that corresponds to the position of the hexadecimal digit or letter.

2. Repeat step 1 for the units (third from the left) position.

3. Repeat step 1 for the units (third from the left) position.

4. Add the numbers selected from the table to form the decimal number.

**To Convert Decimal to Hexadecimal**

1. (a) Select from the table the highest decimal number that is equal to or less than the number to be converted.

2. Using the remainder from step 1 convert all of step 1 to the second position of the hexadecimal (and a remainder).

3. Using the remainder from step 2 repeat all of step 1 to develop the units position of the hexadecimal.

4. Combine terms to form the hexadecimal number.

**Powers of 16 Table**

Example: $268,435,456_{10} = (2.68435456 \times 10^8)_{10} = 10000000_{16} = (10^8)_{16}$

<table>
<thead>
<tr>
<th>$n$</th>
<th>$10^n$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
</tr>
<tr>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>256</td>
<td>1</td>
</tr>
<tr>
<td>4096</td>
<td>1</td>
</tr>
<tr>
<td>65536</td>
<td>1</td>
</tr>
<tr>
<td>1048576</td>
<td>1</td>
</tr>
<tr>
<td>16777216</td>
<td>1</td>
</tr>
<tr>
<td>268435456</td>
<td>1</td>
</tr>
<tr>
<td>4294967296</td>
<td>1</td>
</tr>
<tr>
<td>6871967544</td>
<td>1</td>
</tr>
<tr>
<td>1099511627776</td>
<td>1</td>
</tr>
<tr>
<td>170141127588840</td>
<td>2</td>
</tr>
<tr>
<td>281474976710656</td>
<td>2</td>
</tr>
<tr>
<td>4398046511104</td>
<td>2</td>
</tr>
<tr>
<td>720575945947827</td>
<td>3</td>
</tr>
<tr>
<td>1152921042939531</td>
<td>3</td>
</tr>
</tbody>
</table>

**Decimal Values**

F-6 370-XA Principles of Operation
### Conversion Table: Hexadecimal and Decimal Fractions

#### HALFWORD

<table>
<thead>
<tr>
<th>Bits</th>
<th>0123</th>
<th>4567</th>
<th>Hex</th>
<th>Decimal</th>
<th>Hex</th>
<th>Decimal</th>
<th>Hex</th>
<th>Decimal</th>
<th>Equivalent</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.0</td>
<td>0.0000</td>
<td>0.0000</td>
<td>0.0000</td>
<td>0.0000</td>
<td>0.0000</td>
<td>0.0000</td>
<td>0.0000</td>
<td>0.0000</td>
<td>0.0000</td>
</tr>
<tr>
<td>0.1</td>
<td>0.0625</td>
<td>0.01</td>
<td>0.0039</td>
<td>0.0625</td>
<td>0.001</td>
<td>0.0039</td>
<td>0.0625</td>
<td>0.001</td>
<td>0.0039</td>
</tr>
<tr>
<td>0.2</td>
<td>0.1250</td>
<td>0.02</td>
<td>0.0078</td>
<td>0.1250</td>
<td>0.002</td>
<td>0.0078</td>
<td>0.1250</td>
<td>0.002</td>
<td>0.0078</td>
</tr>
<tr>
<td>0.3</td>
<td>0.1875</td>
<td>0.03</td>
<td>0.0117</td>
<td>0.1875</td>
<td>0.003</td>
<td>0.0117</td>
<td>0.1875</td>
<td>0.003</td>
<td>0.0117</td>
</tr>
<tr>
<td>0.4</td>
<td>0.2500</td>
<td>0.04</td>
<td>0.0156</td>
<td>0.2500</td>
<td>0.004</td>
<td>0.0156</td>
<td>0.2500</td>
<td>0.004</td>
<td>0.0156</td>
</tr>
<tr>
<td>0.5</td>
<td>0.3125</td>
<td>0.05</td>
<td>0.0195</td>
<td>0.3125</td>
<td>0.005</td>
<td>0.0195</td>
<td>0.3125</td>
<td>0.005</td>
<td>0.0195</td>
</tr>
<tr>
<td>0.6</td>
<td>0.3750</td>
<td>0.06</td>
<td>0.0234</td>
<td>0.3750</td>
<td>0.006</td>
<td>0.0234</td>
<td>0.3750</td>
<td>0.006</td>
<td>0.0234</td>
</tr>
<tr>
<td>0.7</td>
<td>0.4375</td>
<td>0.07</td>
<td>0.0273</td>
<td>0.4375</td>
<td>0.007</td>
<td>0.0273</td>
<td>0.4375</td>
<td>0.007</td>
<td>0.0273</td>
</tr>
<tr>
<td>0.8</td>
<td>0.5000</td>
<td>0.08</td>
<td>0.0312</td>
<td>0.5000</td>
<td>0.008</td>
<td>0.0312</td>
<td>0.5000</td>
<td>0.008</td>
<td>0.0312</td>
</tr>
<tr>
<td>0.9</td>
<td>0.5625</td>
<td>0.09</td>
<td>0.0351</td>
<td>0.5625</td>
<td>0.009</td>
<td>0.0351</td>
<td>0.5625</td>
<td>0.009</td>
<td>0.0351</td>
</tr>
<tr>
<td>A</td>
<td>0.6250</td>
<td>0.10</td>
<td>0.0390</td>
<td>0.6250</td>
<td>0.010</td>
<td>0.0390</td>
<td>0.6250</td>
<td>0.010</td>
<td>0.0390</td>
</tr>
<tr>
<td>B</td>
<td>0.6875</td>
<td>0.11</td>
<td>0.0429</td>
<td>0.6875</td>
<td>0.011</td>
<td>0.0429</td>
<td>0.6875</td>
<td>0.011</td>
<td>0.0429</td>
</tr>
<tr>
<td>C</td>
<td>0.7500</td>
<td>0.12</td>
<td>0.0468</td>
<td>0.7500</td>
<td>0.012</td>
<td>0.0468</td>
<td>0.7500</td>
<td>0.012</td>
<td>0.0468</td>
</tr>
<tr>
<td>D</td>
<td>0.8125</td>
<td>0.13</td>
<td>0.0507</td>
<td>0.8125</td>
<td>0.013</td>
<td>0.0507</td>
<td>0.8125</td>
<td>0.013</td>
<td>0.0507</td>
</tr>
<tr>
<td>E</td>
<td>0.8750</td>
<td>0.14</td>
<td>0.0546</td>
<td>0.8750</td>
<td>0.014</td>
<td>0.0546</td>
<td>0.8750</td>
<td>0.014</td>
<td>0.0546</td>
</tr>
<tr>
<td>F</td>
<td>0.9375</td>
<td>0.15</td>
<td>0.0585</td>
<td>0.9375</td>
<td>0.015</td>
<td>0.0585</td>
<td>0.9375</td>
<td>0.015</td>
<td>0.0585</td>
</tr>
</tbody>
</table>

To convert fractions beyond the capacity of this table, use techniques below:

**HEXADECIMAL FRACTION TO DECIMAL**

Convert the hexadecimal fraction to its decimal equivalent using the same technique as for integer numbers. Divide the results by 16^N (N is the number of fraction positions).

Example: \( \frac{0.8A7}{16} = 0.540771 \)

### DECIMAL FRACTION TO HEXADECIMAL

Collect integer parts of product in the order of calculation.

Example: \( 0.5408_{10} = 0.8A7_{16} \)

To convert fractions beyond the capacity of table, use techniques below:

#### TO CONVERT .ABC HEXADECIMAL TO DECIMAL

1. Find .A in position 1 \( \frac{0.2500}{16} \)\( = 0.0625 \)
2. Find .AB in position 2 \( \frac{0.0625}{16} \)\( = 0.0039 \)
3. Find .ABC in position 3 \( \frac{0.0039}{16} \)\( = 0.0009 \)
4. Find .ABCD in position 4 \( \frac{0.0009}{16} \)\( = 0.0000 \)
5. .13 Decimal is approximately equal to \( 0.2147 \) Hex

---

Appendix F. Hexadecimal Tables F-7
**Hexadecimal Addition and Subtraction Table**

Example: 6 + 2 = 8, 8 - 2 = 6, and 8 - 6 = 2

<table>
<thead>
<tr>
<th></th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>02</td>
<td>03</td>
<td>04</td>
<td>05</td>
<td>06</td>
<td>07</td>
<td>08</td>
<td>09</td>
<td>0A</td>
<td>0B</td>
<td>0C</td>
<td>0D</td>
<td>0E</td>
<td>0F</td>
<td>10</td>
</tr>
<tr>
<td>2</td>
<td>03</td>
<td>04</td>
<td>05</td>
<td>06</td>
<td>07</td>
<td>08</td>
<td>09</td>
<td>0A</td>
<td>0B</td>
<td>0C</td>
<td>0D</td>
<td>0E</td>
<td>0F</td>
<td>10</td>
<td>11</td>
</tr>
<tr>
<td>3</td>
<td>04</td>
<td>05</td>
<td>06</td>
<td>07</td>
<td>08</td>
<td>09</td>
<td>0A</td>
<td>0B</td>
<td>0C</td>
<td>0D</td>
<td>0E</td>
<td>0F</td>
<td>10</td>
<td>11</td>
<td>12</td>
</tr>
<tr>
<td>4</td>
<td>05</td>
<td>06</td>
<td>07</td>
<td>08</td>
<td>09</td>
<td>0A</td>
<td>0B</td>
<td>0C</td>
<td>0D</td>
<td>0E</td>
<td>0F</td>
<td>10</td>
<td>11</td>
<td>12</td>
<td>13</td>
</tr>
<tr>
<td>5</td>
<td>06</td>
<td>07</td>
<td>08</td>
<td>09</td>
<td>0A</td>
<td>0B</td>
<td>0C</td>
<td>0D</td>
<td>0E</td>
<td>0F</td>
<td>10</td>
<td>11</td>
<td>12</td>
<td>13</td>
<td>14</td>
</tr>
<tr>
<td>6</td>
<td>07</td>
<td>08</td>
<td>09</td>
<td>0A</td>
<td>0B</td>
<td>0C</td>
<td>0D</td>
<td>0E</td>
<td>0F</td>
<td>10</td>
<td>11</td>
<td>12</td>
<td>13</td>
<td>14</td>
<td>15</td>
</tr>
<tr>
<td>7</td>
<td>08</td>
<td>09</td>
<td>0A</td>
<td>0B</td>
<td>0C</td>
<td>0D</td>
<td>0E</td>
<td>0F</td>
<td>10</td>
<td>11</td>
<td>12</td>
<td>13</td>
<td>14</td>
<td>15</td>
<td>16</td>
</tr>
<tr>
<td>8</td>
<td>0A</td>
<td>0B</td>
<td>0C</td>
<td>0D</td>
<td>0E</td>
<td>0F</td>
<td>10</td>
<td>11</td>
<td>12</td>
<td>13</td>
<td>14</td>
<td>15</td>
<td>16</td>
<td>17</td>
<td>18</td>
</tr>
<tr>
<td>9</td>
<td>08</td>
<td>0A</td>
<td>0B</td>
<td>0C</td>
<td>0D</td>
<td>0E</td>
<td>0F</td>
<td>10</td>
<td>11</td>
<td>12</td>
<td>13</td>
<td>14</td>
<td>15</td>
<td>16</td>
<td>17</td>
</tr>
<tr>
<td>10</td>
<td>00</td>
<td>01</td>
<td>02</td>
<td>03</td>
<td>04</td>
<td>05</td>
<td>06</td>
<td>07</td>
<td>08</td>
<td>09</td>
<td>0A</td>
<td>0B</td>
<td>0C</td>
<td>0D</td>
<td>0E</td>
</tr>
<tr>
<td>11</td>
<td>02</td>
<td>04</td>
<td>06</td>
<td>08</td>
<td>0A</td>
<td>0C</td>
<td>0E</td>
<td>10</td>
<td>12</td>
<td>14</td>
<td>16</td>
<td>18</td>
<td>1A</td>
<td>1C</td>
<td>1E</td>
</tr>
<tr>
<td>12</td>
<td>03</td>
<td>06</td>
<td>09</td>
<td>0C</td>
<td>0F</td>
<td>12</td>
<td>15</td>
<td>18</td>
<td>1B</td>
<td>21</td>
<td>24</td>
<td>27</td>
<td>2A</td>
<td>2D</td>
<td>2F</td>
</tr>
<tr>
<td>13</td>
<td>04</td>
<td>08</td>
<td>0C</td>
<td>10</td>
<td>14</td>
<td>18</td>
<td>1C</td>
<td>20</td>
<td>24</td>
<td>28</td>
<td>2C</td>
<td>30</td>
<td>34</td>
<td>38</td>
<td>3C</td>
</tr>
<tr>
<td>14</td>
<td>05</td>
<td>0A</td>
<td>0F</td>
<td>14</td>
<td>19</td>
<td>1E</td>
<td>23</td>
<td>28</td>
<td>2D</td>
<td>32</td>
<td>37</td>
<td>3C</td>
<td>41</td>
<td>46</td>
<td>4B</td>
</tr>
<tr>
<td>15</td>
<td>06</td>
<td>0C</td>
<td>12</td>
<td>18</td>
<td>1E</td>
<td>24</td>
<td>2A</td>
<td>30</td>
<td>36</td>
<td>3C</td>
<td>42</td>
<td>48</td>
<td>4E</td>
<td>54</td>
<td>5A</td>
</tr>
<tr>
<td>16</td>
<td>07</td>
<td>0E</td>
<td>15</td>
<td>1C</td>
<td>23</td>
<td>2A</td>
<td>31</td>
<td>38</td>
<td>3F</td>
<td>46</td>
<td>4D</td>
<td>54</td>
<td>5B</td>
<td>62</td>
<td>69</td>
</tr>
<tr>
<td>17</td>
<td>08</td>
<td>0F</td>
<td>10</td>
<td>18</td>
<td>20</td>
<td>28</td>
<td>30</td>
<td>38</td>
<td>40</td>
<td>48</td>
<td>50</td>
<td>58</td>
<td>60</td>
<td>68</td>
<td>7B</td>
</tr>
<tr>
<td>18</td>
<td>09</td>
<td>12</td>
<td>24</td>
<td>2D</td>
<td>36</td>
<td>3F</td>
<td>48</td>
<td>51</td>
<td>5A</td>
<td>63</td>
<td>6C</td>
<td>75</td>
<td>7E</td>
<td>87</td>
<td>96</td>
</tr>
<tr>
<td>19</td>
<td>10</td>
<td>18</td>
<td>20</td>
<td>28</td>
<td>30</td>
<td>38</td>
<td>40</td>
<td>48</td>
<td>50</td>
<td>58</td>
<td>60</td>
<td>68</td>
<td>70</td>
<td>78</td>
<td>70</td>
</tr>
<tr>
<td>20</td>
<td>0A</td>
<td>14</td>
<td>1E</td>
<td>28</td>
<td>32</td>
<td>3C</td>
<td>46</td>
<td>50</td>
<td>5A</td>
<td>64</td>
<td>6E</td>
<td>7B</td>
<td>82</td>
<td>8C</td>
<td>96</td>
</tr>
<tr>
<td>21</td>
<td>0B</td>
<td>16</td>
<td>21</td>
<td>2C</td>
<td>37</td>
<td>42</td>
<td>4D</td>
<td>58</td>
<td>63</td>
<td>6E</td>
<td>79</td>
<td>84</td>
<td>8F</td>
<td>9A</td>
<td>A5</td>
</tr>
<tr>
<td>22</td>
<td>0C</td>
<td>18</td>
<td>24</td>
<td>30</td>
<td>3C</td>
<td>48</td>
<td>54</td>
<td>60</td>
<td>6C</td>
<td>78</td>
<td>84</td>
<td>90</td>
<td>9C</td>
<td>A8</td>
<td>B4</td>
</tr>
<tr>
<td>23</td>
<td>0D</td>
<td>1A</td>
<td>27</td>
<td>34</td>
<td>41</td>
<td>4E</td>
<td>58</td>
<td>68</td>
<td>75</td>
<td>82</td>
<td>8F</td>
<td>9C</td>
<td>A9</td>
<td>B6</td>
<td>C3</td>
</tr>
<tr>
<td>24</td>
<td>0E</td>
<td>1C</td>
<td>2A</td>
<td>38</td>
<td>46</td>
<td>54</td>
<td>62</td>
<td>70</td>
<td>7E</td>
<td>8C</td>
<td>9A</td>
<td>A8</td>
<td>B6</td>
<td>C4</td>
<td>D2</td>
</tr>
<tr>
<td>25</td>
<td>0F</td>
<td>1E</td>
<td>2D</td>
<td>3C</td>
<td>48</td>
<td>5A</td>
<td>69</td>
<td>78</td>
<td>87</td>
<td>96</td>
<td>A5</td>
<td>B4</td>
<td>C3</td>
<td>D2</td>
<td>E1</td>
</tr>
</tbody>
</table>

**Hexadecimal Multiplication Table**

Example: 2 × 4 = 08, F × 2 = 1E

<table>
<thead>
<tr>
<th></th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>01</td>
<td>02</td>
<td>03</td>
<td>04</td>
<td>05</td>
<td>06</td>
<td>07</td>
<td>08</td>
<td>09</td>
<td>0A</td>
<td>0B</td>
<td>0C</td>
<td>0D</td>
<td>0E</td>
<td>0F</td>
</tr>
<tr>
<td>2</td>
<td>02</td>
<td>04</td>
<td>06</td>
<td>08</td>
<td>0A</td>
<td>0C</td>
<td>0E</td>
<td>10</td>
<td>12</td>
<td>14</td>
<td>16</td>
<td>18</td>
<td>1A</td>
<td>1C</td>
<td>1E</td>
</tr>
<tr>
<td>3</td>
<td>03</td>
<td>06</td>
<td>09</td>
<td>0C</td>
<td>0F</td>
<td>12</td>
<td>15</td>
<td>18</td>
<td>1B</td>
<td>21</td>
<td>24</td>
<td>27</td>
<td>2A</td>
<td>2D</td>
<td>2F</td>
</tr>
<tr>
<td>4</td>
<td>04</td>
<td>08</td>
<td>0C</td>
<td>10</td>
<td>14</td>
<td>18</td>
<td>1C</td>
<td>20</td>
<td>24</td>
<td>28</td>
<td>2C</td>
<td>30</td>
<td>34</td>
<td>38</td>
<td>3C</td>
</tr>
<tr>
<td>5</td>
<td>05</td>
<td>0A</td>
<td>0F</td>
<td>14</td>
<td>19</td>
<td>1E</td>
<td>23</td>
<td>28</td>
<td>2D</td>
<td>32</td>
<td>37</td>
<td>3C</td>
<td>41</td>
<td>46</td>
<td>4B</td>
</tr>
<tr>
<td>6</td>
<td>06</td>
<td>0C</td>
<td>12</td>
<td>18</td>
<td>1E</td>
<td>24</td>
<td>2A</td>
<td>30</td>
<td>36</td>
<td>3C</td>
<td>42</td>
<td>48</td>
<td>4E</td>
<td>54</td>
<td>5A</td>
</tr>
<tr>
<td>7</td>
<td>07</td>
<td>0E</td>
<td>15</td>
<td>1C</td>
<td>23</td>
<td>2A</td>
<td>31</td>
<td>38</td>
<td>3F</td>
<td>46</td>
<td>4D</td>
<td>54</td>
<td>5B</td>
<td>62</td>
<td>69</td>
</tr>
<tr>
<td>8</td>
<td>08</td>
<td>0F</td>
<td>10</td>
<td>18</td>
<td>20</td>
<td>28</td>
<td>30</td>
<td>38</td>
<td>40</td>
<td>48</td>
<td>50</td>
<td>58</td>
<td>60</td>
<td>68</td>
<td>78</td>
</tr>
<tr>
<td>9</td>
<td>09</td>
<td>12</td>
<td>18</td>
<td>24</td>
<td>2D</td>
<td>36</td>
<td>3F</td>
<td>48</td>
<td>51</td>
<td>5A</td>
<td>63</td>
<td>6C</td>
<td>75</td>
<td>7E</td>
<td>87</td>
</tr>
<tr>
<td>A</td>
<td>0A</td>
<td>14</td>
<td>1E</td>
<td>28</td>
<td>32</td>
<td>3C</td>
<td>46</td>
<td>50</td>
<td>5A</td>
<td>64</td>
<td>6E</td>
<td>7B</td>
<td>82</td>
<td>8C</td>
<td>96</td>
</tr>
<tr>
<td>B</td>
<td>0B</td>
<td>16</td>
<td>21</td>
<td>2C</td>
<td>37</td>
<td>42</td>
<td>4D</td>
<td>58</td>
<td>63</td>
<td>6E</td>
<td>79</td>
<td>84</td>
<td>8F</td>
<td>9A</td>
<td>A5</td>
</tr>
<tr>
<td>C</td>
<td>0C</td>
<td>18</td>
<td>24</td>
<td>30</td>
<td>3C</td>
<td>48</td>
<td>54</td>
<td>60</td>
<td>6C</td>
<td>78</td>
<td>84</td>
<td>90</td>
<td>9C</td>
<td>A8</td>
<td>B4</td>
</tr>
<tr>
<td>D</td>
<td>0D</td>
<td>1A</td>
<td>27</td>
<td>34</td>
<td>41</td>
<td>4E</td>
<td>58</td>
<td>68</td>
<td>75</td>
<td>82</td>
<td>8F</td>
<td>9C</td>
<td>A9</td>
<td>B6</td>
<td>C3</td>
</tr>
<tr>
<td>E</td>
<td>0E</td>
<td>1C</td>
<td>2A</td>
<td>38</td>
<td>46</td>
<td>54</td>
<td>62</td>
<td>70</td>
<td>7E</td>
<td>8C</td>
<td>9A</td>
<td>A8</td>
<td>B6</td>
<td>C4</td>
<td>D2</td>
</tr>
<tr>
<td>F</td>
<td>0F</td>
<td>1E</td>
<td>2D</td>
<td>3C</td>
<td>48</td>
<td>5A</td>
<td>69</td>
<td>78</td>
<td>87</td>
<td>96</td>
<td>A5</td>
<td>B4</td>
<td>C3</td>
<td>D2</td>
<td>E1</td>
</tr>
</tbody>
</table>
APPENDIX G. EBCDIC CHART

EXTENDED BINARY-CODED-DECIMAL INTERCHANGE CODE (EBCDIC)

The 256-position EBCDIC table shows graphic-character, control-character, and formatting-character representations for EBCDIC. The bit-position numbers, bit patterns, hexadecimal representations, and card-hole patterns for these and other possible EBCDIC characters are also shown.

To find the card-hole pattern for most characters, partition the table into four blocks, as follows:

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>3</td>
</tr>
<tr>
<td>2</td>
<td>4</td>
</tr>
</tbody>
</table>

Block 1: Zone punches at top of table; digit punches at left
Block 2: Zone punches at bottom of table; digit punches at left
Block 3: Zone punches at top of table; digit punches at right
Block 4: Zone punches at bottom of table; digit punches at right

Fifteen positions in the table are exceptions to the above arrangement. Each such position is indicated by a circled number in the upper right corner of the box for that position. The card-hole patterns for these positions are shown beneath the table. Bit-position numbers, bit patterns, and hexadecimal representations for these positions are found in the usual manner.
The EBCDIC table shows 94 graphic-character positions. Some products have used an 88-character, 63-character, or 62-character subset of these graphic characters.

The **94-character set** consists of all graphic characters shown in the EBCDIC table. This character set can be used for interchange with other systems; those systems may use codes, other than EBCDIC, which have 94 graphic characters.

An **88-character set** that has been used consists of the 94-character set with the graphic characters at 6A, 79, A1, C0, D0, and E0 hex omitted. This character set has been used for 44-key keyboard applications which require both uppercase and lowercase alphabetic characters.

A **63-character set** that has been used consists of the 94-character set with the lowercase alphabetic characters omitted and with the graphic characters at 6A, 79, A1, C0, and D0 hex omitted. This character set has been used for interchange with other systems; those systems may have used codes, other than EBCDIC, which have 63 graphic characters.

A **62-character set** that has been used consists of the 63-character set with the graphic character at E0 hex omitted. This character set has been used for 44-key keyboard applications which do not require lowercase alphabetic characters.

<table>
<thead>
<tr>
<th>Character</th>
<th>Type</th>
<th>Bit Pattern</th>
<th>Hex</th>
<th>Hole Pattern</th>
</tr>
</thead>
<tbody>
<tr>
<td>SEL</td>
<td>Control Character</td>
<td>00 00 0100</td>
<td>04</td>
<td>12 - 9 - 4</td>
</tr>
<tr>
<td>%</td>
<td>Special Graphic</td>
<td>01 10 1100</td>
<td>6C</td>
<td>0 - 8 - 4</td>
</tr>
<tr>
<td>R</td>
<td>Upper Case</td>
<td>11 01 1001</td>
<td>D9</td>
<td>11 - 9</td>
</tr>
<tr>
<td>a</td>
<td>Lower Case</td>
<td>10 00 0001</td>
<td>81</td>
<td>12 - 0 - 1</td>
</tr>
<tr>
<td>Control Character, function not yet assigned</td>
<td>00 11 0000</td>
<td>30</td>
<td>12 - 11 - 0 - 9 - 8 - 1</td>
<td></td>
</tr>
</tbody>
</table>

Thirteen positions (4A, 4F, 5A, 5B, 5F, 6A, 79, 7B, 7C, A1, C0, D0, and E0 hex) are defined in the table as Data Processing National Use positions. Each such position contains a triangle in the top left corner ( ) of the box for that position. The graphic characters provided in these positions on printing and display devices may differ from one language to another or from one country to another. The characters provided for use in data-processing applications by the English (U.S.) version of EBCDIC are shown in the table.

The other graphic characters shown in the EBCDIC table are provided for data-processing applications in the English (U.S.) version of EBCDIC and in additional versions of EBCDIC in other languages which use a Latin-based alphabet. Products designed for data-processing applications in a language which does not use a Latin-based alphabet support character sets meeting the particular requirements of that language.

Word-processing products normally support a character set slightly different from the one shown in the table. Additionally, a number of application areas (such as printing and publishing, magnetic-ink character recognition, and some programming languages) also require unique character-set support.

Some examples of the use of the EBCDIC table are shown in the following figure:
### Card Hole Patterns Formatting

<table>
<thead>
<tr>
<th>Pattern</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>12-0-9-8-1</td>
<td>Numeric Space</td>
</tr>
<tr>
<td>12-11-0-9-8-1</td>
<td>Required Space</td>
</tr>
<tr>
<td>12-11-9-8-1</td>
<td>No Punches</td>
</tr>
</tbody>
</table>

### Formatting Character Representations

<table>
<thead>
<tr>
<th>Character</th>
<th>Representation</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACK</td>
<td>End of Text</td>
</tr>
<tr>
<td>BEL</td>
<td>Form Feed</td>
</tr>
<tr>
<td>BS</td>
<td>Field Separator</td>
</tr>
<tr>
<td>CAN</td>
<td>Graphic Escape</td>
</tr>
<tr>
<td>CR</td>
<td>Horizontal Tab</td>
</tr>
<tr>
<td>C12</td>
<td>Interchange Group Separator</td>
</tr>
<tr>
<td>C13</td>
<td>Index Return</td>
</tr>
<tr>
<td>DC1</td>
<td>Termination Block</td>
</tr>
<tr>
<td>DC2</td>
<td>Line Feed</td>
</tr>
<tr>
<td>DC3</td>
<td>Modify Field Attribute</td>
</tr>
<tr>
<td>DC4</td>
<td>Next Line Space</td>
</tr>
<tr>
<td>DEL</td>
<td>Negative Acknowledge</td>
</tr>
<tr>
<td>DLE</td>
<td>Numeric Backspace</td>
</tr>
<tr>
<td>E1</td>
<td>Print Mode/Print Script</td>
</tr>
<tr>
<td>ENQ</td>
<td>Program-Control</td>
</tr>
<tr>
<td>ESC</td>
<td>Presentation Block</td>
</tr>
<tr>
<td>EOT</td>
<td>Presentation Position</td>
</tr>
</tbody>
</table>

### Special Graphic Characters

<table>
<thead>
<tr>
<th>Character</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>@</td>
<td>Cent Sign</td>
</tr>
<tr>
<td>#</td>
<td>Periodic Decimal Point</td>
</tr>
<tr>
<td>;</td>
<td>Less-Than Sign</td>
</tr>
<tr>
<td>'</td>
<td>Left Parenthesis</td>
</tr>
<tr>
<td>(</td>
<td>Logical OR</td>
</tr>
<tr>
<td>)</td>
<td>Right Parenthesis</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>&amp;</td>
<td>Asterisk</td>
</tr>
<tr>
<td>^</td>
<td>Semicolon</td>
</tr>
<tr>
<td>%</td>
<td>Greater-Than Sign</td>
</tr>
<tr>
<td>*</td>
<td>Inverted Exclamation Point</td>
</tr>
<tr>
<td>+</td>
<td>Dollar Sign</td>
</tr>
<tr>
<td>,</td>
<td>Prime, Asterisk</td>
</tr>
<tr>
<td>:</td>
<td>Equal Sign</td>
</tr>
<tr>
<td>.</td>
<td>Question Mark</td>
</tr>
<tr>
<td>_</td>
<td>Similarity</td>
</tr>
<tr>
<td>&lt;</td>
<td>Slanted Above</td>
</tr>
</tbody>
</table>

### EBCDIC Chart

<table>
<thead>
<tr>
<th>Bit Positions 0, 1</th>
<th>Bit Positions 2, 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Zone Punches</td>
<td>Zone Punches</td>
</tr>
<tr>
<td>Digit Punches</td>
<td>Digit Punches</td>
</tr>
<tr>
<td>Special Hexadecimal Digit</td>
<td>Special Hexadecimal Digit</td>
</tr>
</tbody>
</table>

---

**Appendix G. EBCDIC Chart G-3**
INDEX

A
A (ADD) binary instruction 7-8
absolute address 3-4
absolute storage 3-8
access-control bits in storage key 3-8
access exceptions 6-25, 6-29
priority of 6-29
recognition of 6-25
access key 3-9
for channel-program execution 3-10, 15-22
for channel-subsystem monitoring 3-10, 17-4
for CPU 3-10
access to storage 5-22
(See also reference)
active device 16-15
subchannel 16-15
active allegiance 15-12
active communication 15-12
activity-control field (SCSW) 16-13
following TEST SUBCHANNEL 14-16
AD (ADD NORMALIZED) instruction 9-6
example A-36
ADD (A,AR) binary instructions 7-8
ADD DECIMAL (AP) instruction 8-5
example A-30
ADD HALFWORD (AH) instruction 7-8
example A-8
ADD LOGICAL (AL,ALR) instructions 7-9
ADD NORMALIZED (AD,ADR,AE,AER,AXR) instructions 9-6
example A-36
ADD UNNORMALIZED (AU,AUR,AW,AWR) instructions 9-7
example A-36
address 3-2
absolute 3-4
arithmetic 3-5, 5-5
unsigned binary 7-3
base (See base address)
branch (See branch address)
channel-program (See channel-program address)
comparison 12-1
controls for 12-1
effect on CPU state 4-2
CPU (See CPU address)
data (I/O) (See data address)
effective (See effective address)
failing-storage (See failing-storage address)
format 3-2
generation 5-5
for storage addressing 3-6
I/O 13-5
instruction (See instruction address)
invalid 6-13
logical (See logical address)
numbering of for byte locations 3-2
PER (See PER address)
prefixing (See prefix)
primary virtual (See primary virtual address)
real 3-4
secondary virtual (See secondary virtual address)
size of 3-5
controlled by addressing mode 5-5
storage 3-2
summary information 3-36
translation (See dynamic address translation, prefix)
types 3-4
virtual 3-5
wraparound (See wraparound)
24-bit and 31-bit D-1, 3-5
in branch address generation 5-6
in operand address generation 5-6
31-bit real and absolute D-1
address-limit checking (I/O) 17-14
effect of I/O-system reset on 17-10
limit mode (bits in PMCW) 15-3
address-limit-checking control (I/O) 15-22, 16-11
used for IPL 17-12
address space 3-13
control bit in PSW 4-6
use in address translation 3-22
created by DAT 3-21
number (See ASN)
addressing exception 6-13
as an access exception 6-25, 6-29
addressing mode 5-5
bit in entry-table entry 5-20
bit in PSW 4-6
effect on address size 3-6
effect on operand-address generation 5-6
effect on sequential instruction-address generation 5-5
effect on wraparound 3-6
in branch address generation 5-6
in examples A-8
in operand address generation 5-6
programming note describing use of 5-8
set by BRANCH AND SAVE AND SET MODE instruction 7-11
set by BRANCH AND SET MODE instruction 7-12
ADR (ADD NORMALIZED) instruction 9-6
AE (ADD NORMALIZED) instruction 9-6
example A-36
AER (ADD NORMALIZED) instruction 9-6
AFT (ASN first table) 3-15
AFTE (ASN-first-table entry) 3-15
AFTO (ASN-first-table origin) 3-15
AFX (ASN-first-table index) 3-14
invalid bit 3-15
translation exception 6-15
AH (ADD HALFWORD) instruction 7-8
example A-8
AKM (authorization key mask) 5-19
AL (ADD LOGICAL) instruction 7-9
alert (class of machine-check condition) 11-11
alert interruption condition (I/O) 16-4
alert-status bit (I/O) 16-16
allegiance
active 15-12
channel-path 15-11

Index X-1
dedicated 15-12
  effect on CLEAR SUBCHANNEL of 15-11
working 15-11
allowed interruptions 6-5
ALR (ADD LOGICAL) instruction 7-9
alter-and-display controls 12-2
alteration
  general-register (PER event) 4-15
  storage (PER event) 4-15
AND (N,NC,NI,NR) instructions 7-9
  examples A-8
AP (ADD DECIMAL) instruction 8-5
  example A-30
AR (ADD) binary instruction 7-8
  example A-30
architectural mode 1-1
  compatibility 1-3
  indication of 12-2
  selection of by IML controls 12-3
  selection of by manual controls 12-2
arithmetic
  binary 7-3
    examples A-2
decimal 8-2
    examples A-5,A-30
  floating-point 9-1
    examples A-5,A-36
  logical (unsigned binary) 7-3
    examples A-4
ASCII character code, handled by architecture iv
ASN (address-space number) 3-13
  authorization 3-18
  first table (AFT) 3-15
    index (AFX) 3-14
    origin (AFTO) 3-15
  in entry-table entry 5-20
  second table (AST) 3-15
    index (ASX) 3-14
    origin (ASTO) 3-15
  trace-control bit 4-8
  translation 3-14
    exceptions 6-31
    specification exception 6-15
  translation-control bit 3-14,5-17
assembler language A-7
  instruction formats in (See instruction lists and page numbers in Appendix B)
assigned storage locations 3-38
  comparison of 370-XA with System/370 D-9
AST (ASN second table) 3-15
ASTE (ASN-second-table entry) 3-15
ASTO (ASN-second-table origin) 3-15
ASX (ASN-second-table index) 3-14
  invalid bit 3-15
  translation exception 6-15
AT (authority table) 5-17
ATL (authority-table length) 3-15
ATO (authority-table origin) 3-15
  attached segment-table or page-table entry 3-31
attachment of I/O devices 13-3
  attention (device status) 16-23
AU (ADD UNNORMALIZED) instruction 9-7
  example A-36
AUR (ADD UNNORMALIZED) instruction 9-7
  authority 3-18
  designation 3-15
  authorization index (AX) 3-18,5-17
  key mask (AKM) 5-19
  mechanisms 5-15
summary of 5-18
auxiliary storage 3-2,3-21
availability (characteristic of a system) 1-5
AW (ADD UNNORMALIZED) instruction 9-7
AWR (ADD UNNORMALIZED) instruction 9-7
AX (authorization index) 5-17
AXR (ADD NORMALIZED) instruction 9-6
B
B field of instruction 5-5
backed-up bit (machine-check condition) 11-18
backup, processing (synchronous machine-check condition) 11-18
BAL (BRANCH AND LINK) instruction 7-10
  examples A-9
BALR (BRANCH AND LINK) instruction 7-10
  examples A-9
BAS (BRANCH AND SAVE) instruction 7-11
  example A-9
base address 5-5
  register for 2-3
  basic I/O functions 15-2
  basic operator facilities 12-1
  basic sense command 15-39
BASK (BRANCH AND SAVE) instruction 7-11
  example A-9
BASSM (BRANCH AND SAVE AND SET MODE) instruction 7-11
  example A-9
BC (BRANCH ON CONDITION) instruction 7-12
  example A-10
BCR (BRANCH ON CONDITION) instruction 7-12
BCT (BRANCH ON COUNT) instruction 7-13
  example A-11
BCTR (BRANCH ON COUNT) instruction 7-13
  example A-11
bimodal addressing D-1,5-5
  (See also addressing mode)
binary
  (See also fixed point)
arithmetic 7-3
  examples A-2
  negative zero 7-2
  number representation 7-2
    examples A-2
  overflow 7-3
    example A-2
  sign bit 7-2
  binary-to-decimal conversion 7-24
    example A-16
bit 3-2
  numbering of within a group of bytes 3-2
  block-concurrent storage references 5-29
  block of I/O data 15-21
  block of storage 3-4
  (See also page)
  testing for usability of 10-44
borrow 7-65
  boundary alignment 3-3
  for instructions 5-2
  branch address 5-6
  in trace entry 4-10
BRANCH AND LINK (BAL,BALR) instructions 7-10
  examples A-9
BRANCH AND SAVE (BAS, BASR) instructions
7-11
examples A-9

BRANCH AND SAVE AND SET MODE (BASSM) instruction
7-11
examples A-9

BRANCH AND SET MODE (BSM) instruction
7-12
examples A-9

BRANCH ON CONDITION (BC, BCR) instructions 7-12
example A-10

BRANCH ON COUNT (BTC, BTCR) instructions
7-13
example A-11

BRANCH ON INDEX HIGH (BXH) instruction
7-13
examples A-11

BRANCH ON INDEX LOW OR EQUAL (BXLE) instruction
7-14
examples A-12

branch-trace-control bit 4-8
branching
branch address generation 5-6
in a channel program (See TIC)
to perform decision making, loop
control, and subroutine linkage 5-7

BSM (BRANCH AND SET MODE) instruction
7-12
example A-9
buffer storage (cache) 3-2
burst mode (channel-path operation) 13-3
bus-out check (bit in I/O sense data) 15-39
busy
as device status (I/O) 16-25
control unit 16-24, 16-25
in I/O operations 13-7
in SIGNAL PROCESSOR 4-32

BXH (BRANCH ON INDEX HIGH) instruction
7-13
examples A-11
BXLE (BRANCH ON INDEX LOW OR EQUAL) instruction
7-14
examples A-12
by bypassing POST and WAIT A-42
byte 3-2
numbering of in storage 3-2
byte index (BX) 3-22
byte-multiplex mode (channel-path operation) 13-3

C

C (COMPARE) binary instruction 7-14
cache 3-2
carry 7-3

CBC (checking-block code) 11-2
invalid 11-2
in registers 11-9
in storage 11-6
in storage keys 11-7
near-valid 11-2
valid 11-2

CCC (channel-control check) 16-31
CCW (channel-command word) 15-23
address of 15-23, 16-18
byte count in 15-25
chaining 15-27
check (in subchannel logout) 16-37
command codes (See commands)
contents of 15-24

current 15-24
designation of storage area in 15-24, 15-26
format control 15-22, 16-10
used for IPL 17-12
format-0 and format-1 15-24
IDA flag in 15-25
in IPL (assigned storage locations) 3-38
indirect data addressing used in 13-7, 15-32
invalid format of 16-29
invalid specification of 16-28
PCI flag in 15-25
prefetch control in 15-22, 16-10
used for IPL 17-12
prefetching 15-29
retry of (See command retry)
role in I/O operations of 13-6
skip flag in 15-25
suspend flag in 15-25
CD (COMPARE) floating-point instruction 9-8
examples A-37
CDR (COMPARE) floating-point instruction 9-8
examples A-40

CE (COMPARE) floating-point instruction 9-8
central processing unit (See CPU)
CER (COMPARE) floating-point instruction 9-8
CFC (COMPARE AND FORM CODEWORD) instruction 7-15
CH (COMPARE HALFWORD) instruction 7-20
example A-13
chaining check (subchannel status) 16-32
chaining of CCWs 15-27
command (See command chaining of CCWs)
data (See data chaining of CCWs)
chaining of CRWs 17-16, 17-17
change bit in storage key 3-8
change recording 3-11
channel-command word (See CCH)
channel commands (See commands)
channel-control check (subchannel status) 16-31
channel-data check (subchannel status) 16-30
channel end (device status) 16-25
channel path 13-1, 13-3
active allegiance for 15-12
available for selection 15-12
dedicated allegiance for 15-12
effect of I/O-system reset on 17-9
masks in SCHIB (See LPM, LPUM, PAM,
PIM, PNOM, POM)
multipath mode of 15-4, 15-20
not operational 16-12
storing of status for 14-13
type of 13-5
working allegiance for 15-11
channel-path identifier (See CHPID)
channel-path reset 17-7
effect of I/O-system reset on 17-10
channel-path-reset function 15-45
completion of 15-45
initiation by RESET CHANNEL PATH 14-7
reset signal issued as part of 17-7

Index X-3
signaling for 15-45
channel-path-status word 14-13
channel program 15-23
branching in (See TIC)
execution of 13-6,15-20
resumption of 14-8
sequence altered by status modifier 16-23
suspension of 13-8,15-33
serialization 5-32
suspend control for 15-22
channel-program address 15-23,16-18
field-validity flag for in IRB 16-38
used for IPL 17-12
channel report 17-16
generated as a result of RCHP 14-7
channel-report word (See CRW)
channel subsystem 2-5,13-2
addressing used in 13-5
damage 11-18
effect of I/O-system reset on 17-10
subclass-mask bit for 11-24
channel subsystem monitoring 17-1
effect of I/O-system reset on 17-10
channel subsystem recovery 11-4,17-15
channel subsystem timer 17-2
effect of I/O-system reset on 17-10
channel subsystem timing 17-1
channel subsystem timing-facility bit (in PMCW) 15-4
characteristic (of floating-point number) 9-1
characters, represented by eight-bit code iv
check bits 3-2,11-2
check stop 4-3,11-10
as signal-processor status 4-34
during manual operation 12-1
effect on CPU timer 4-23
entering of 11-13
indicator 12-2
malfunction alert for 6-11
system 11-11
checking block 11-2
checking-block code (See CBC)
checkpoint 11-3
checkpoint synchronization 11-3
action 11-4
operations 11-4
CHPID (channel-path identifier) 13-5
in PMCW 15-7
used in RESET CHANNEL PATH 14-7
CL (COMPARE LOGICAL) instruction 7-21
CLR (COMPARE LOGICAL) instruction 7-21
example A-14
CLI (COMPARE LOGICAL CHARACTERS UNDER MASK) instruction 7-21
example A-14
clock (See TOD clock)
clock comparator 4-21
external interruption 6-9
save areas for 3-40
validity bit for 11-22
clock unit 4-21
CLEAR SUBCHANNEL (CSCH) instruction 14-3
(See also clear function)
effect on device status of 15-15
function initiated by 15-13
use of after RESET CHANNEL PATH 14-7
clearing operation by clear-reset function 4-27
by load-clear key 12-3
by system-reset-clear key 12-5
by TEST BLOCK instruction 10-44
CLM (COMPARE LOGICAL CHARACTERS UNDER MASK) instruction 7-21
example A-14
code ASCII, handled by architecture iv
classification-block (See CBC)
command (in CCW) (See command code in CCW)
condition (See condition code)
decimal digit and sign 8-2
default condition (I/O) 16-8
EBCDIC chart for G-1
handled by architecture iv
eight-bit, handled by architecture iv
error-recovery (I/O) 17-17
exception-extension 6-13
external-damage 11-22
validity bit for 11-20
I/O-interruption subclass 15-3
instruction-length (See ILC)
interrupt (See interruption code)
operation 10-42
PER (See PER code)
reporting-source (I/O) 17-17
storage-access (in subchannel logout) 16-38
version 10-42
codeword (for sorting operations) 7-15
command chaining of CCWs 15-30
effect of status modifier on 15-30
flag in CCW for 15-24
overview of 15-8
command code in CCW 15-25
(See also commands)
invalid 16-29
command reject (bit in I/O sense data) 15-39
command retry 15-42
effect on PCI of 15-32
status modifier used for 16-23
commands (I/O) 15-25,15-35
control 15-38
initial read (for IPL) 15-37
no-operation (control) 15-38
read 15-37
read backward 15-37
sense 15-39
sense ID 15-41
transfer in channel 15-42
write 15-36
X-4 370-XA Principles of Operation
common-segment bit 3-24
COMPARE (C,CR) binary instructions 7-14
COMPARE (CD,CDR,CE,CER) floating-point instructions 9-8
examples A-37
COMPARE AND FORM CODEWORD (CFC) instruction 7-15
COMPARE AND SWAP (CS) instruction 7-19
examples A-40
COMPARE DECIMAL (CP) instruction 8-5
example A-31
COMPARE DOUBLE AND SWAP (CDS) instruction 7-19
examples A-40
COMPARE HALFWORD (CH) instruction 7-20
example A-13
COMPARE LOGICAL (CL,CLC,CLI,CLR) instructions 7-21
examples A-13
COMPARE LOGICAL CHARACTERS UNDER MASK (CLM) instruction 7-21
example A-14
COMPARE LOGICAL LONG (CLCL) instruction 7-22
example A-14
comparison
address (See address comparison) between System/370 and 370-XA modes D-1
decimal 8-5
example A-31
floating-point 9-8
examples A-37
logical 7-4
examples A-13
signed-binary 7-4
TOD-clock 4-22
compatibility 1-3
among systems in different architectural modes 1-4
among systems in the same architectural mode 1-3
between 370-XA and System/370 I/O operations 13-1
control program 1-4
problem state 1-4
completion of instruction execution 5-11
of unit of operation 5-12
completion of I/O functions by channel-path reset function 15-45
by clear function 15-14
by halt function 15-16
during data transfer 15-43
during initiation 15-42
for immediate commands 15-43
conceptual sequence 5-22
as related to storage operand accesses 5-30
conclusion of I/O operations 13-7,16-1
during data transfer 15-43
during initiation 15-42
for immediate commands 15-43
conclusion of instruction execution 5-11
concurrency of access for storage references 5-29
condition code 4-6
defferred 16-8
in PSW 4-6
summary C-1
tested by BRANCH ON CONDITION instruction 7-12
used for decision making 5-7
validity bit for 11-20
conditional swapping instructions (See COMPARE AND SWAP instruction, COMPARE DOUBLE AND SWAP instruction)
conditions for interruption (See interruption)
configuration 2-2
of storage 3-4
configuration-alart facility (I/O) 17-14
connective (See logical connective)
consistency (storage operand) 5-28
examples A-44,A-47
crconsistent device 12-1
control 4-2
as an I/O command 15-38
instructions 10-1
manual (See manual operation)
control-program compatibility 1-4
control register 2-3,4-6
comparison, 370-XA with System/370 0-7
save areas 3-41
validity bit 11-21
control-register assignment 4-7
(CRx.y indicates control register x, bit position y)
CRO.1: SSM-suppression-control bit 6-22,10-40
CRO.2: TOD-clock-sync-control bit 4-19,4-21
CRO.3: low-address-protection-control bit 3-11
CRO.4: extraction-authority-control bit 5-16
CRO.5: secondary-space-control bit 3-23,5-16
CRO.6: fetch-protection-override-control bit 3-10
CRO.8-12: translation format 3-23
CRO.14: vector-control bit 4-8
CRO.16: malfunction-alert subclass-mask bit 6-11
CRO.17: emergency-signal subclass-mask bit 6-10
CRO.18: external-call subclass-mask bit 6-10
CRO.19: TOD-clock-sync-check subclass-mask bit 6-11
CRO.20: clock-comparator subclass-mask bit 6-10
CRO.21: CPU-timer subclass-mask bit 6-10
CRO.22: service-signal subclass-mask bit 6-11
CRO.25: interrupt-key subclass-mask bit 6-11

Index X-5
CR1.0:  
space-switch-event-control bit  
3-23, 6-22

CR1.1-19:  
primary segment-table origin 
(PSTO) 3-24

CR1.25-31:  
primary segment-table length 
(PSTL) 3-24

CR3.0-15:  
PSW-key mask (PKM) 5-16

CR3.16-31:  
primary ASN (SASN) 3-14

CR4.0-15:  
authorization index (AX)  
3-18-5-17

CR4.16-31:  
primary ASH (PASH) 3-14

CR5.0:  
subsystem-linkage-control bit  
5-17, 5-19

CR5.1-24:  
linkage-table origin 
(LTO) 5-19

CR5.25-31:  
linkage-table length (LTL) 5-19

CR6.0-7:  
I/O-interruption subclass mask  
6-12

CR7.1-19:  
secondary segment-table origin 
(SSTO) 3-24

CR7.25-31:  
secondary segment-table length 
(SSTL) 3-24

CR8.16-31:  
monitor-mask bits 6-18

CR9.0:  
PER successful-branching-event- 
mask bit 4-11

CR9.1:  
PER instruction-fetching-event- 
mask bit 4-11

CR9.2:  
PER storage-alteration-event-mask 
bit 4-11

CR9.3:  
PER general-register-alteration- 
event-mask bit 4-11

CR9.16-31:  
PER general-register-mask bits  
4-11

CR10.1-31:  
PER starting address 4-11

CR11.1-31:  
PER ending address 4-11

CR12.0:  
branch-trace-control bit 4-8

CR12.1-29:  
trace-entry address 4-8

CR12.30:  
ASN-trace-control bit 4-8

CR12.31:  
explicit-trace-control bit 4-9

CR14.3:  
channel-report-pending 
subclass-mask bit 11-24

CR14.4:  
recovery subclass-mask bit 11-24

CR14.5:  
degradation subclass-mask bit  
11-24

CR14.6:  
external-damage subclass-mask bit 
11-24

CR14.7:  
warning subclass-mask bit 11-24

CR14.12:  
ASN-translation-control bit  
3-14, 5-17

CR14.13-31:  
ASN-first-table origin (AFTO)  
3-15

CR14.16-31:  
effect of I/O-system reset on 
17-8

CR14.17:  
model number of (from sense-ID 
command) 15-41

CR14.18-31:  
sharing of 13-4

CR14.19:  
type number of (from sense-ID 
command) 15-41

CR14.20-31:  
type of 15-13

CR14.21:  
control unit busy 16-24, 16-25

CR14.22:  
control-unit end (device status) 16-24

CR14.23:  
conversion

CR14.24:  
binary-to-decimal 7-24

CR14.25:  
examples with instructions A-38

CR14.26:  
CONVERT TO BINARY (CVB) instruction  
7-23

CR14.27:  
example A-16

CR14.28:  
CONVERT TO DECIMAL (CVD) instruction  
7-24

CR14.29:  
examples A-16

CR14.30:  
count field

CR14.31:  
in CCW 15-25

CR14.32:  
in invalid 16-29

CR14.33:  
counter updating (example) A-41

CR14.34:  
counting operations 7-13

CR14.35:  
CP (COMPARE DECIMAL) instruction 8-5

CR14.36:  
example A-31

CR14.37:  
CPA (See channel-program address)

CR14.38:  
CPU (central processing unit) 2-2

CR14.39:  
address 4-29

CR14.40:  
assigned storage locations for 
3-39

CR14.41:  
when stored during external inter-
ruptions 6-9

CR14.42:  
checkpoint 11-3

CR14.43:  
effect of power-on reset on 4-28

CR14.44:  
hangup due to string of interruptions 
4-3

CR14.45:  
identification (ID) 10-42

CR14.46:  
model number 10-42

CR14.47:  
registers 2-2

CR14.48:  
save areas for 3-40

CR14.49:  
reset 4-26

CR14.50:  
signal-processor order 4-31

CR14.51:  
retry 11-3

CR14.52:  
serializing 5-31

CR14.53:  
signaling 4-30

CR14.54:  
state 4-2

CR14.55:  
check-stop 4-3

CR14.56:  
load 4-3

CR14.57:  
no effect on TOD clock 4-18

CR14.58:  
operating 4-2

CR14.59:  
stopped 4-2

CR14.60:  
version code 10-42

CR14.61:  
CPU timer 4-22

CR14.62:  
external interruption 6-10

CR14.63:  
save areas for 3-40

CR14.64:  
validity bit for 11-22

CR14.65:  
CR (See control register)

CR14.66:  
CR (COMPARE) binary instruction 7-14

CR14.67:  
CRW (channel-report word) 17-17
chaining of 17-16, 17-17
error-recovery code (ERC) in 17-17
overflow in 17-17
reporting-source code (RSC) in 17-17
reporting-source ID (RSID) in 17-18
solicited 17-17
storing of 14-14
CS (COMPARE AND SWAP) instruction 7-19
examples A-40
CSCH (See CLEAR SUBCHANNEL instruction)
current CCW 15-24
(See also CCW)
current PSW 4-3, 5-6
(See also PSW)
stored during interruption 6-2
CVD (CONVERT TO BINARY) instruction 7-23
example A-16
CVD (CONVERT TO DECIMAL) instruction 7-24
example A-16

D
D (DIVIDE) binary instruction 7-24
example A-16
D field of instruction 5-5
damage
channel-subsystem 11-18
code (external) 11-22
validity bit for 11-20
external 11-16
subclass-mask bit for 11-24
instruction-processing 11-15
processing 11-18
service-processor 11-17
system 11-15
timing-facility 11-16
DAT (See dynamic address translation)
DAT mode (bit in PSW) 4-5
use in address translation 3-22
data
blocking of (I/O) 15-21
format for
decimal instructions 8-1
floating-point instructions 9-2
general instructions 7-2
indirect addressing of (I/O) 13-7, 15-32
measurement (I/O) (See measurement data)
prefetching of for I/O operation 15-26
data address (I/O) 15-26
invalid 16-29
invalid specification of 16-29
data chaining of CCWs 15-29
flag in CCW for 15-24
overview of 13-8
data check
bit in I/O sense data 15-40
measurement-block 16-37
data exception 6-15
data streaming (I/O) 13-3
effect of CCW count on 15-30
DCII (device-connect-time interval) in ESW 16-42
in measurement block 17-3
DD (DIVIDE) floating-point instruction 9-8
DDR (DIVIDE) floating-point instruction 9-8

DE (DIVIDE) floating-point instruction 9-8
decimal
arithmetic 8-2
comparison 8-5
digit codes 8-2
divide exception 6-16
instructions 8-1
examples A-30
number representation 8-1
examples A-5
operand overlap 8-3
overflow
exception 6-16
mask in PSW 4-6
sign codes 8-2
tables for conversion to hexadecimal F-1
decimal-to-binary conversion 7-23
example A-16
dedicated allegiance 15-12
deferred condition code 16-8
degradation (machine-check condition) 11-17
subclass-mask bit for 11-24
degradation, storage (machine-check condition) 11-19
delay in storing 5-27
delayed access exception (machine-check condition) 11-21
deletion of malfunctioning unit 11-5
DER (DIVIDE) floating-point instruction 9-8
examples A-37
designation
authority-table 3-15
effective segment-table 3-26
entry-table 5-19
linkage-table 5-19
in AST entry 3-16
of storage area for data (I/O) 15-26
page-table 3-24
primary segment-table 3-23
secondary segment-table 3-24
segment-table 3-23
in AST entry 3-15
destructive overlap 5-29, 7-33
device 2-5, 13-4
core 12-1
effect of I/O-system reset on 17-8
device-active bit 16-15
device address 13-5
device busy 16-25
device-connect-time interval (See DCTI)
device-connect-time measurement 17-5
effect of suspension on 15-35
enable 15-3, 17-6
device-disconnect-time interval (in measurement block) 17-4
device end (device status) 16-26
device identifier 13-5
device model/type (from sense-ID command) 15-41
device-not-ready indication 15-39
device number 13-5
assignment of 13-6
in PMCW 15-4
device-number valid (bit in PMCW) 15-4
device-ready indication
with attention 16-23
with device end 16-26
with unit exception 16-28
device status 16-23
field-validity flag for (in subchannel logout) 16-31,16-38
with inappropriate bit combination 16-38
device status check 16-38
DIAGNOSE instruction 10-4
digit codes (decimal) 8-2
digit selector (in EDIT) 8-7
direct-access storage 3-2
disabling for interruptions 6-5
disallowed interruptions 6-5
placement (in relative addressing) 5-5
display (manual controls) 12-2
DIVIDE (D,DR) binary instructions 7-24
example A-16
DIVIDE (DD,DDR,DE,DER,DXR)
floating-point instructions 9-8
examples A-37
DIVIDE DECIMAL (DP) instruction 8-5
example A-31
divide exception
decimal 6-16
fixed-point 6-17
floating-point 6-17
divisible instruction execution 5-23
doubleword 3-3
doubleword-concurrent storage references 5-29
DP (DIVIDE DECIMAL) instruction 8-5
eample A-31
DR (DIVIDE) binary instruction 7-24
dump (standalone) 12-4
DXR (DIVIDE) floating-point instruction
9-8
dynamic address translation (DAT) 3-21
by LOAD REAL ADDRESS instruction
10-18
control of 3-22
explicit and implicit 3-26
mode bit in PSW 4-5
use in address translation 3-22
sequence of table fetches 5-25
dynamic-reconnection feature 13-3
effective segment-table designation
3-26
EKM (entry key mask) 5-20
eemergency signal (external interruption)
6-10
signal-processor order 4-30
enabled (bit in PMCW) 15-3
enabling for interruptions 6-5
subchannel 16-5
enabling of subchannel 15-3,16-5
ending of instruction execution 5-11
entry (for tracing) 4-9
entry index (EX) 5-18
entry table (ET) 5-19
designation 5-19
EPAR (EXTRACT PRIMARY ASN) instruction
10-5
epoch (for TOD clock) 4-20
equipment check
bit in I/O sense data 15-39
in signal-processor status 4-34
ERC (error-recovery code) 17-17
(See also CRW)
errocheck and correction 11-2
from DIAGNOSE instruction 10-5
I/O-error alert 16-39
indirect storage 11-21
intermittent 11-5
PSW-format 6-8
secondary (I/O) 16-38
solid 11-5
state of TOD clock 4-19
storage 11-19
storage-key 6-11-19
error-recovery code (ERC) 17-17
(See also CRW)
ERW (extended-report word) 16-36,16-41
as result of channel-control check
16-31
as result of channel-data check
16-31
ESAR (EXTRACT SECONDARY ASN) instruction
10-5
ESW (extended-status word) 16-36
(See also extended status)
ESW format bit (in SCSW) 16-8
ET (entry table) 5-19
ETL (entry-table length) 5-19
ETO (entry-table origin) 5-19
event 6-12
monitor 7-30
PER 4-11
space-switch 6-22
EX (entry index) 5-18
translation exception 6-17
EX (EXECUTE) (See EXECUTE instruction)
exception-extension code 6-13
exceptions 6-12
access (collective program-interruption name)
6-25,6-29
delayed access (user program-interruption name)
6-15
AFX-translation 6-15
ASN-translation (collective program-interruption name) 6-31
ASN-translation-specification 6-15
ASX-translation 6-15
data (decimal) 6-15
decimal-divide 6-16
decimal-overflow 6-16
during translation (machine-check condition) 11-21
X-8 370-XA Principles of Operation
EX-translation 6-17
execute 6-16
exponent-overflow 6-16
exponent-underflow 6-16
fixed-point-divide 6-17
fixed-point-overflow 6-17
floating-point-divide 6-17
floating-point-overflow 6-17
LX-translation 6-17
operand (of I/O instruction) 6-18
PC-translation-specification 6-19
primary-authority 6-20
privileged-operation 6-20
protection 6-21
PSW-related 6-8
recognition of, early and late 6-8
secondary-authority 6-21
segment-translation 6-21
significance 6-22
special-operation 6-22
specification 6-23
trace (collective program-interruption name) 6-31
trace-table 6-24
translation-specification 6-24
unnormalized-operand 6-24
vector-operation 6-25

EXCLUSIVE OR (X,XC,XI,XR) instructions 7-25
examples A-17
EXECUTE (EX) instruction 7-26
effect of address comparison on 12-1
example A-18
exceptions while fetching target 6-7
PER event for target of 4-14
execute exception 6-16
exigent machine-check conditions 11-11
explicit address translation 3-26
explicit-trace-control bit 4-9
exponent 9-1
(See also floating point)
overflow 9-1
underflow 9-1
exception 6-16
mask in PSW 6-6
extended control (bit in SCSW) 16-11
extended-control word (See ECW)
extended floating-point number 9-2
extended-report word (See ERW)
extended status (See also ESW)
flags in subchannel logout for 16-36
format-0 16-36
format-1 16-41
format-2 16-41
format-3 16-42
extended-status word 16-36
(See also extended status)
extended-status-word-format bit 16-8
evenal call
external interruption 6-10
pending (signal-processor status) 4-34
signal-processor order 4-30
external damage 11-16
subclass-mask bit for 11-24
external-damage-code 11-22
assigned storage locations for 3-41
validity bit for 11-20
external interruption 6-9
CPU-timer 4-22,6-10

direct conditions 6-9
emergency-signal 6-10
external-call 6-10
interrupt-key 6-10
malfunction-alert 6-11
mask in PSW 4-5
parameter 6-9
assigned storage locations for 3-39
pending conditions 6-9
priority of conditions 6-9
service-signal 6-11
TOD-clock-sync-check 6-11
externally initiated functions 4-23
I/O 17-11
EXTRACT PRIMARY ASN (EPAR) instruction 10-5
EXTRACT SECONDARY ASN (ESAR) instruction 10-5
extraction-authority-control bit 5-16

F
facilities of 370-XA (compared with System/370 mode) D-1
I/O 13-1
failing-storage address 11-23
assigned storage locations for 3-41
in ESW 16-36,16-41
as result of channel-control check 16-31
as result of channel-data check 16-31
validity bit for 11-20
validity flag for (in ERW) 16-41
failure, vector-facility 11-17
fetch protection 3-9
bit in storage key 3-8
override-control bit 3-10
fetch reference 5-26
access exceptions for 6-25
fetching
handling of invalid CBC in storage keys during 11-8
of DAT-table entries 5-25
of instructions 5-24
of PSWs during interruptions 5-30
of storage operands 5-26
field 3-2
field separator (in EDIT) 8-7
field-validity flags (in subchannel logout) 16-38
relation to channel-control check of 16-31
FIFO (first in first out) queueing, example for lock and unlock A-44
fill byte (in EDIT) 8-6
fixed-length field 3-2
fixed logout
assigned storage locations for 3-41
machine-check 11-24
fixed point
(See also binary)
divide exception 6-17
overflow exception 6-17
mask in PSW 4-6
floating interruption conditions 6-6,11-23
clearing of 4-27
floating point
(See also exponent)
comparison 9-8
conversion

Index X-9
basic example A-7
examples with instructions A-38

data format 9-2
divide exception 6-17
instructions 9-1
examples A-36
numbers 9-1
examples A-5
registers 2-3
save areas for 3-41
validity (See normalization)
format
address 3-2
CCW (See CCW format control)
decimal data 8-1
floating-point data 9-2
general data 7-2
information 3-2
instruction 5-2
PSW 4-5
format-O and format-1 CCWs 15-24
fraction 9-1
free-pool manipulation, programming example A-65
fullword (See word)
function control (I/O) 16-12
function-pending time 17-2
in measurement block 17-3

G
G (giga) iv
general instructions 7-2
examples A-8
general registers 2-3
alteration-event-mask bit 4-11
alteration of (PER event) 4-15
PER-mask bits 4-11
save areas for 3-41
validity bit for 11-20
glue module 5-9
guard digit 9-3

H
halfword 3-3
halfword-concurrent storage references 5-29
halt function 15-15
bit in SCSP for 16-12
completion of 15-16
initiated by HALT SUBCHANNEL: 14-4
path management for 15-15
pending 16-14
signaling for 15-16
halt signal 17-7
issued as part of halt function 15-16
HALT SUBCHANNEL (HSCH) instruction 14-4
(See also halt function)
effect on SCSP count field 15-18
function initiated by 15-15
use of after RESET CHANNEL PATH 14-7
HALVE (HDR, HER) instructions 9-10
example A-38
HDR (HALVE) instruction 9-10
example A-38
HER (HALVE) instruction 9-10
hexadecimal (hex) representation 5-4
tables F-1
high-speed data transfer (I/O) 13-3

HSCH (See HALT SUBCHANNEL instruction)

I
I field of instruction 5-4
I/O (input/output) 2-5
basic functions of 15-2
blocking of data for 15-21
comparison of 370-XA with System/370 D-7,13-1
effect on CPU timer 4-22
error, with machine check 11-5
mask in PSW 4-5
sense data (See sense data)
support functions of 17-1
I/O addressing 13-5
I/O commands (See commands)
I/O device (See device)
I/O-error alert (in subchannel logout) 16-39
I/O instructions 14-1,14-2
defered condition code for 16-8
operand access by 14-1
role of in I/O operations 13-6
I/O interface (OEMI) v
I/O interruption 6-11,16-1
(See also interruption)
action for 16-9
masking of 13-9
priority of 16-4
program-controlled interruption (See PCI)
I/O-interruption code 6-12,16-15
stored by TPI 16-6
I/O-interruption condition 13-9,16-2
alert 16-4
intermediate 16-4
primary 13-7,16-4
secondary 13-7,16-4
solicited 16-3
unsolicited 16-3
I/O-interruption parameter
assigned storage locations for 3-40
in I/O-interruption code 16-6
in ORB 15-22
in PMCW 15-3
used for IPL 17-12
I/O-interruption request
clearing of 13-9
from subchannels 16-5
I/O-interruption subclass 13-9
I/O-interruption subclass code (ISC) 15-3
I/O-interruption subclass mask 6-12,16-5
relation to priority 16-4
I/O operations 13-6
conclusion of (See conclusion of I/O operations)
execution of 15-20
immediate 15-43
initiated indication for 16-11
termination of (See conclusion of I/O operations)
I/O-system reset 17-8
as part of subsystem reset 4-27
IAC (INSERT ADDRESS SPACE CONTROL)
instruction 10-6
IC (INSERT CHARACTER) instruction 7-27
IC (instruction counter) (See instruction address)
ICM (INSERT CHARACTERS UNDER MASK)
instruction 7-27

X-10 370-XA Principles of Operation
examples A-19
ID (See CPU identification, sense ID)
IDA (indirect-data address) 15-32
flag in CCW 15-25
IDA (indirect-data address word) 15-32
check (in subchannel logout) 16-37
contents of 15-33
invalid address of 16-29
invalid address specification in
16-29
invalid address specification of 16-29
idle state for subchannel 16-13
IFCC (interface-control check) 16-32
ILC (instruction-length code) 6-6
assigned storage locations for 3-39
for program interruptions 6-12
for supervisor-call interruption 6-32
IML (initial microprogram loading) controls 12-3
immediate operand 5-4
immediate operation (I/O) 15-43
implicit address translation 3-26
incorrect length (subchannel status) 16-28
for immediate operations 15-38
when writing undefined blocks 15-36
incorrect-length-indication mode 15-23
incorrect-length-indication-suppression facility D-2,17-15
incorrect-length-suppression mode 15-23
incorrect state (signal-processor status) 4-34
index
for address generation 5-5
instructions for branching on 7-14
into ASN first and second tables 3-14
into authority table 5-17
into entry and linkage tables 5-18
into measurement-block area (I/O) 17-4
register for 2-3
indicator
check-stop 12-2
load 12-3
manual 12-3
mode 12-2
test 12-5
wait 12-5
indirect-data address (See IDA)
indirect-data-address word (See IDAW)
indirect storage error 11-21
information format 3-2
inhibition of unit of operation 5-12
initial CPU reset 4-27
signal-processor order 4-31
initial-microprogram-loading (IML) controls 12-3
initial program loading (See IPL)
initial-status-interruption control 15-22,16-11
relation to Z bit 16-11
used for IPL 17-12
inoperative (signal-processor status) 4-34
input/output (See I/O)
INSERT ADDRESS SPACE CONTROL (1AC) instruction 10-6
INSERT CHARACTER (IC) instruction 7-27
INSERT CHARACTERS UNDER MASK (ICM) instruction 7-27
examples A-19
INSERT PROGRAM MASK (IPM) instruction 7-27
INSERT PSW KEY (TPK) instruction 10-7
INSERT STORAGE KEY EXTENDED (ISKE) instruction 10-7
INSERT VIRTUAL STORAGE KEY (IVSK) instruction 10-7
installation 2-2
instruction address as a type of address 3-5
handling by DAT 3-22
in entry-table entry 5-20
in PSW 4-6
validity bit for 11-20
instruction-length code (See ILC)
instruction-processing damage 11-15
resulting in processing backup 11-18
resulting in processing damage 11-18
instructions (See also instruction lists and page numbers in Appendix B)
backing up of 11-18
classes of 2-2
comparison of 370-XA with System/370 D-4
control 10-1
damage to 11-15,11-18
decimal 8-1
examples A-30
divisible execution of 5-23
ending of 5-11
examples of use A-7
execution of 5-6
fetching of 5-24
access exception for 6-25
PER event for 4-14
PER-event mask for 4-11
floating-point 9-1
examples A-36
format of 5-2
general 7-2
examples A-8
I/O (See I/O instructions)
interruptible (See interruptible instructions)
length of 5-3
list of B-1
modification by EXECUTE instruction 7-26
prefetching of 5-25
privileged 4-5
for control 10-1
semiprivileged 4-5,10-1
sequence of execution 5-2
stepping of (rate control) 12-4
effect on CPU timer 4-2
unprivileged 4-5,7-2
vector 2-5
integer
binary 7-2
address as 5-5
examples A-2
decimal 8-2
integral boundary 3-3
interface, I/O v
interface-control check (subchannel status) 16-32
interlocked-update storage reference 5-27
interlocks for virtual storage references 5-23
intermediate interruption condition (I/O) 16-4

Index X-11
intermediate-status bit (I/O) 16-17
intermittent errors 11-5
internal storage 2-2
interrupt key 12-3
external interruption 6-10
interruptible instructions 5-11
COMPARE AND FORM CODEWORD 7-15
COMPARE LOGICAL LONG 7-23
MOVE Long 7-23
PER event affecting the ending of
stopping of 4-2
TEST BLOCK 10-45
UPDATE TREE 7-49
vector instructions 5-11

interrupt 6-2
(See also masks)
action 6-2
I/O 16-5
machine-check 11-12
classes of 6-5
effect on instruction sequence 5-11
external (See external interruption)
I/O (See I/O interruption)
machine-check (See machine-check interruption)
masking of 6-5
pending 6-5
external 6-9
machine-check 11-13
relation to CPU state 4-2
priority of (See priority)
program (See program interruption)
program-controlled (I/O) (See PCI)
restart 6-31
string (See string of interruptions)
supervisor-call 6-31

interrupt code 6-5
external 6-9
I/O (See I/O-interruption code)
machine-check (MCIC) 3-40,11-14
program 6-12
summary of 6-2
supervisor-call 6-32

interrupt conditions 6-2
clearing of 4-26
floating 6-6,11-23
I/O (See I/O-interruption condition)
interrupt parameter
external (assigned storage locations) 3-39
I/O (See I/O-interruption parameter)
interrupt-response block (See IRB)
interrupt subclass (See
I/O-interruption subclass)
intervention required (bit in I/O sense data) 15-39
invalid

exception recognition 3-30
invalid address specification
in channel-program address 16-28
in IDAM 16-29
of data in CCW 16-29
of IDAM 16-29
of TIC CCW 16-28
invalid CCW field
command code 16-29
count 16-29
data address 16-29
suspend flag 16-30
invalid format
of CCW 16-29
of ORB 16-30
invalid sequence, of CCWs 16-30
INVALIDATE PAGE TABLE ENTRY (IPTE)
instruction 10-8
effect of when CPU is stopped 4-2
inverse move (See MOVE INVERSE instruction, move-inverse facility)
IPK (INSERT PSW KEY) instruction 10-7
IPL (initial program loading) 4-28,17-11
assigned storage locations for 3-38
effect on CPU state 4-3
IPM (INSERT PROGRAM MASK) instruction 7-27
IPTE (INVALIDATE PAGE TABLE ENTRY) instruction 10-8
IRB (interrupt-response block) 16-6
(See also ECW, ERW, ESW, SCSW)
ISC (I/O-interruption subclass code) 15-3
ISKE (INSERT STORAGE KEY EXTENDED) instruction 10-7
IVSK (INSERT VIRTUAL STORAGE KEY) instruction 10-7

K
K (kilo) iv
key
access (See access key)
manual (See manual operation)
PSW (See PSW key)
storage (See storage key)
subchannel (See subchannel key)
key check (in subchannel logout) 16-36
key-controlled protection 3-9
exception for 6-21
key mask
authorization 5-19
entry 5-20
PSW (PKM) 5-16

L
L (LOAD) binary instruction 7-28
example A-20
L fields of instruction 5-4
LA (LOAD ADDRESS) instruction 7-28
examples A-20
LASP (LOAD ADDRESS SPACE PARAMETERS) instruction 10-18
last-path-used mask (See LPUM)
late exception recognition 6-8
LCDR (LOAD COMPLEMENT) floating-point instruction 9-11
LCER (LOAD COMPLEMENT) floating-point instruction 9-11

X-12 370-XA Principles of Operation
LCR (LOAD COMPLEMENT) binary instruction 7-28
LCTL (LOAD CONTROL) instruction 10-17
LD (LOAD) floating-point instruction 9-10
LDR (LOAD) floating-point instruction 9-10
LE (LOAD) floating-point instruction 9-10
left-to-right addressing 3-2

length
field 3-2
instruction 5-3
register-operand 5-4
second operand same as first 5-4
variable (storage operand) 5-4

LER (LOAD) floating-point instruction 9-10
LH (LOAD HALFWORD) instruction 7-29
examples A-20
LIFO (last in first out) queuing, example for lock and unlock A-43
light (See indicator)
limit mode (I/O) 15-3
link information
for BRANCH AND LINK instruction 7-10
for BRANCH AND SAVE AND SET MODE instruction 7-11
for BRANCH AND SAVE instruction 7-11
linkage for subroutines 5-7
linkage index (LX) 5-18
linkage table (LT) 5-19
designation (LTD) 5-19
in AST entry 3-16
length (LTL) 5-19
origin (LTO) 5-19
LM (LOAD MULTIPLE) instruction 7-29
LNR (LOAD NEGATIVE) binary instruction 7-29
LOAD (L,LR) binary instructions 7-28
example A-20
LOAD (LD,LDR,LE,LER) floating-point instructions 7-28
LOAD ADDRESS (LA) instruction 7-28
elements A-20
LOAD ADDRESS SPACE PARAMETERS (LASP) instruction 10-10
LOAD ADDRESS SPACE PARAMETERS (LASP) instruction 10-10
LOAD AND TEST (LTDR,LTER) floating-point instructions 9-11
LOAD AND TEST (LTR) binary instruction 7-28
load-clear key 12-3
LOAD COMPLEMENT (LCDR,LCER) floating-point instructions 9-11
LOAD COMPLEMENT (LCSR) binary instruction 7-28
LOAD CONTROL (LCTL) instruction 10-17
LOAD HALFWORD (LH) instruction 7-29
examples A-20
load indicator 12-3
LOAD MULTIPLE (LM) instruction 7-29
LOAD NEGATIVE (LNRD,LNER) floating-point instructions 9-11
LOAD NEGATIVE (LNR) binary instruction 7-29
load-normal key 12-3
LOAD POSITIVE (LPDR,LPER) floating-point instructions 9-12
LOAD POSITIVE (LPR) binary instruction 7-30
LOAD PSW (LPSW) instruction 10-17
LOAD REAL ADDRESS (LRA) instruction 10-18
LOAD ROUNDED (LRDR,LRER) instructions 9-12
load state 9-2,4-3
during IPL 4-28
load-unit-address controls 12-3
loading, initial (See IML, IPL)
location 3-2
...(continued)
M (mega) iv
M (MULTIPLY) binary instruction 7-36
  example A-24
machine check 11-2
  (See also malfunction)
comparison of 370-XA with System/370
  D-9
interruption 6-12,11-11
  action 11-12
  code (MCIC) 3-40,11-14
  floating conditions 11-23
  mask in PSW 4-5
  subclass masks in control register
  11-24
logout 11-24
main storage 3-2
  (See also storage)
effect of power-on reset on 4-28
  shared (in multiprocessing) 4-29
malfunction 11-2
  at channel subsystem 16-31
  at I/O device 16-32
  correction of 11-2
  from DIAGNOSE instruction 10-5
  indication of 11-5
malfunction alert (external interruption) 6-11
  when entering check-stop state 11-10
manual indicator 12-3
  (See also stopped state)
manual operation 12-1
  controls
    address-compare 12-1
    alter-and-display 12-2
    IML 12-3
    load-unit-address 12-3
    power 12-3
    rate 12-4
    TOD-clock 12-5
  effect on CPU signaling 4-32
  keys
    interrupt 12-3
    load-clear 12-3
    load-normal 12-3
    restart 12-4
    start 12-4
    stop 12-4
    store-status 12-6
    system-reset-clean 12-5
    system-reset-normal 12-5
masks 6-5
  (See also I/O interruption, interruption)
in BRANCH ON CONDITION instruction
  7-12
in COMPARE LOGICAL CHARACTERS UNDER
  MASK instruction 7-21
in INSERT CHARACTERS UNDER MASK
  instruction 7-27
in PSW 4-5
in STORE CHARACTERS UNDER MASK
  instruction 7-43
monitor 6-18
  path-management 15-2,15-23
  PER-event 4-11
  PER general-register 6-11
  program-interruption 6-13
  subclass
    external-interruption 6-9
    I/O-interruption (See I/O-interruption subclass mask)
    machine-check-interruption 11-24
maximum negative number 7-2
MC (MONITOR CALL) instruction 7-30
MCIC (machine-check-interruption code)
  3-40,11-14
MD (MULTIPLY) floating-point instruction
  9-13
MDR (MULTIPLY) floating-point instruction
  9-13
  example A-38
ME (MULTIPLY) floating-point instruction
  9-13
measurement
  device-connect-time 17-5
  measurement-block update (I/O) 17-2
measurement block (I/O) 17-2
  data check 16-37
  index 15-6,17-4
  key 17-4
  used as access key 3-10
  multiple use of 15-10
  origin 17-4
  program check 16-37
  protection check 16-37
  update enable 15-3,17-5
  update mode 17-5
measurement data (I/O)
  accumulated 17-2
  effect of CSCH on 14-4
  effect of HSCH on 14-5
measurement-mode control (I/O) 15-3
MER (MULTIPLY) floating-point instruction
  9-13
message byte (in EDIT) 8-7
MH (MULTIPLY HALFWORD) instruction 7-37
  example A-24
microprogram (initial loading of) 12-3
  mode
    addressing (See addressing mode)
    architectural (See architectural mode)
    burst (channel-path operation) 13-3
    byte-multiplex (channel-path operation) 13-3
    device-connect-time-measurement (I/O) 17-6
    incorrect-length-indication 15-23
    incorrect-length-suppression 15-23
    indicator, architectural 12-2
    measurement-block-update (I/O) 17-5
    multipath (See multipath mode)
    primary-space 3-22
    real 3-22
    requirements for semiprivileged instructions 5-16
    secondary-space 3-22
    single-path 15-4,15-20
    System/370 (See System/370 mode)
    translation 3-22
    370-XA (See 370-XA mode)
model number (in CPU ID) 10-42
MODIFY SUBCHANNEL (MSCH) instruction
  14-6
MONITOR CALL (MC) instruction 7-30
  monitor-class number 6-18
  assigned storage locations for 3-40
  monitor code 6-18
  assigned storage locations for 3-40
  monitor event 6-18
monitor event 6-18
monitoring
  (See also measurement)
    channel-subsystem 17-1
    for PER events (See PER)
    with MONITOR CALL 6-18,7-30
immediate 5-4
length of 5-2
overlap
  for decimal instructions 8-3
  for general instructions 7-2
register for 5-4
sequence of references for 5-26
storage 5-4
  types of (fetch, store, update) 5-26
used for result 5-2
operating state 4-2
operation
code (op code) 5-2
  invalid 6-19
exception 6-19
I/O (See I/O operations) 5-11
unit of 5-11
operation-request block (See ORB) 15-21
operator facilities 2-5,12-1
basic 12-1
operator intervening (signal-processor status) 4-34
OR (0,OC,O1,OR) instructions 7-37
example of problem with OR immediate 8-40
examples A-25
ORB (operation-request block) 15-21
channel-program address in 15-23
interruption parameter in 15-22
invalid 16-30
logical-path mask (LPM) in 15-23
orders (I/O) 13-6,15-25
orders (signal-processor) 4-3
  conditions precluding response to 4-32
  CPU reset 4-31
  emergency signal 4-30
  external call 4-30
  initial CPU reset 4-31
  restart 4-30
  sense 4-30
  set prefix 4-31
  start 4-30
  stop 4-30
  stop and store status 4-30
  store status at address 4-31
overflow
  binary 7-3
  example A-2
  decimal 6-16
  exponent (See exponent overflow)
  fixed-point '6-17,7-3
  in CRW 17-17
overlap
destructive 7-33
operand
  for decimal instructions 8-3
  for general instructions 7-2
  operation 5-22
overrun (bit in I/O sense data) 15-40

P
PACK (PACK) instruction 7-38
example A-25
packed decimal numbers 8-1
  conversion to to zoned format 7-48
conversion to from zoned format 7-38
examples A-5
padding byte
  for COMPARE LOGICAL LONG instruction 7-22
  for MOVE LONG instruction 7-32

page 3-22
page-frame real address (PFRA) 3-25
page index (PX) 3-22
page-invalid bit (in page-table entry) 3-25
page protection D-2,3-10
bit for 3-25
exception for 6-21
page swapping 3-21
page table 3-25
designation 3-24
length (PTL) 3-25
lookup 3-29
origin (PTO) 3-24
page-translation exception 6-19
as an access exception 6-25,6-29
PAM (path-available mask) 15-7
effect of reconfiguration on 15-10
effect of resetting on 15-10
effect on allegiance of 15-11
parameter
  external-interruption 6-9
  assigned storage locations for 3-39
  I/O-interruption (See I/O-interruption parameter)
  register for SIGNAL PROCESSOR 4-31,10-41
  translation 3-22
parity bit 11-2
partial completion of instruction execution 5-12
PASN (primary address-space number) 3-14
  in trace entry 4-10
path (See channel path)
path available for selection 15-12
path management 13-6
  for clear function 15-13
  for halt function 15-15
  for start function and resume function 15-18
path-management-control word (See PMCW)
path-management masks
  last-path-used mask (See LPM)
  logical-path mask (See LPM)
  path-available mask (See PAM)
  path-installed mask (See PIM)
  path-not-operational mask (See PNOM)
  path-operational mask (See POM)
  path-not-operational bit (N) in SCSW 16-12
  path-not-operational condition 15-4
  pattern (in EDIT) 8-6
PC (PROGRAM CALL) instruction 10-21
PC-cp (PROGRAM CALL instruction, to current primary) 10-23
PC number
  in trace entry 4-10
  translation 5-18
PC-ss (PROGRAM CALL instruction, with space switching) 10-23
PC-translation-specification exception 6-19
PCI (program-controlled interruption) 15-31
  as flag in CCW 15-25
  intermediate interruption condition for 16-17
  subchannel status for 16-28
pending channel reports (effect of I/O-system reset on) 17-10
pending interruption (See interruption pending)
PER (program-event recording) 4-11
address 4-12
 assigned storage locations for 3-40
 code 4-12
 assigned storage locations for 3-40
 events 4-11
general-register-alteration event 4-15
 mask bits 4-11
 instruction-fetching event 4-14
 masks
 bit in PSW 4-5
genral-register 4-11
PER-event 4-11
priority of indication 4-13
program-interruption condition 6-20
 storage-alteration event 4-15
 storage-area designation 4-14
 ending address 4-11
 starting address 4-11
 wraparound 4-14
 successful-branching event 4-14
 PFRA (page-frame real address) 3-25
 piecemeal steps of instruction execution 5-23
 PIM (path-installed mask) 15-6
 PMCW (path-management-control word) 15-2
 channel-path identifiers (CHPID) in 15-7
 PNOM (path-not-operational mask) 15-4
 effect on POM of 15-11
 indicated in SCSW 16-12
 point of damage 11-14
 point of interruption 5-11
 for machine check 11-13
 POM (path-operational mask) 15-7
 effect on PNOM of 15-11
 POST (SVC), example of routine to bypass A-42
 postnormalization 9-2
 power controls 12-3
 power-on reset 4-28
 powers of 2, table of E-1
 precision (floating-point) 9-1
 preferred sign codes 8-2
 prefetching
 (See also CCH prefetch control)
 access exceptions not recognized for 6-25
 channel-control check during 16-31
 channel-data check during 16-31
 handling of invalid CBC in storage keys during 11-8
 of DAT-table entries 5-25
 of data for I/O 15-26
 of instructions 5-25
 prefix 3-12
 set by signal-processor order 4-31
 store-status save area for 3-41
 prenormalization 9-2
 primary address space 3-13
 primary ASN (PASH) 3-14
 primary authority 3-19
 exception 6-20
 primary interruption condition (I/O) 16-4
 primary segment table designation (PSTD) 3-23
 length (PSTL) 3-24
 origin (PSTO) 3-24
 primary-space mode 3-22
 primary-status bit (I/O) 16-18
 primary virtual address 3-5
 effective segment-table designation for 3-26
 priority
 of access exceptions 6-29
 of ASN-translation exceptions 6-31
 of external-interruption conditions 6-9
 of I/O interruptions 16-4
 of interruptions (CPU) 6-32
 of PER events 4-13
 of program-interruption conditions 6-27,6-27
 of trace exceptions 6-31
 privileged instructions 4-5
 control 10-1
 I/O 14-1
 privileged-operation exception 6-20
 problem state 4-5
 bit in entry-table entry 5-20
 compatibility 1-4
 processing backup (synchronous machine-check condition) 11-18
 processing damage (synchronous machine-check condition) 11-18
 processor (See CPU)
 program channel (See channel program)
 exceptions 6-12
 execution of 5-2
 fields of SCHIB modifiable by 15-8
 initial loading of 4-28,17-11
 interruption 6-12
 priority of 6-27
 mask (in PSW) 4-6
 validity bit for 11-20
 PROGRAM CALL (PC) instruction 10-21
 trace entry for 4-10
 program check
 as subchannel status 16-28
 measurement-block 16-37
 program-controlled interruption (I/O) (See PCI)
 program-event recording (See PER)
 program events (See PER events)
 program-status word (See PSW)
 PROGRAM TRANSFER (PT) instruction 10-28
 trace entry for 4-10
 protection (storage) 3-8
 during tracing 4-10
 fetch (See fetch protection)
 key-controlled (See key-controlled protection)
 low-address (See low-address protection)
 page (See page protection)
 protection check
 as subchannel status 16-30
 measurement-block 16-37
 protection exception 6-21
 as an access exception 6-25,6-29
 PSTD (primary segment-table designation) 3-23
 PSTL (primary segment-table length) 3-24
 PSTO (primary segment-table origin) 3-24
 PSW (program-status word) 2-3,4-3
 assigned storage locations for 3-38
 comparison of 370-XA with System/370
 D-7
current 4-3,5-6

Index X-17
stored during interruption 6-2
exceptions associated with 6-8
format error 6-8
in program execution 5-6
store-status save area for 3-41
validity bits for 11-20
PSW key 4-5
in trace entry 4-10
mask (PKM) 5-16
used as access key 3-10
validity bit for 11-20
PT (PROGRAM TRANSFER) instruction 10-28
PT-cp (PROGRAM TRANSFER instruction, to
current primary) 10-28
PT-ss (PROGRAM TRANSFER instruction,
with space switching) 10-28
PTL (page-table length) 3-25
PTLB (PURGE TLB) instruction 10-33
PTO (page-table origin) 3-24
publications, other related documents v
PURGE TLB (PTLB) instruction 10-33
PX (page index) 3-22
Q
queuing
FIFO, example for lock and unlock
A-44
LIFO, example for lock and unlock
A-43
R
R field of instruction 5-4
range (of floating-point numbers) 9-1
rate control 12-4
RCHP (See RESET CHANNEL PATH instruc-
tion)
read (I/O command) 15-37
read backward (I/O command) 15-37
real address 3-4
real mask 3-5
real storage 3-5
receiver check (signal-processor status)
4-34
reconfiguration of I/O system 17-13
recovery
as class of machine-check condition 11-11
channel-subsystem 17-15
system 11-16
subclass-mask bit for 11-24
redundancy 11-2
reference
bit in storage key 3-8
multiple-access 5-28
recording 3-11
sequence for storage 5-22
(See also sequence)
single-access 3-28
register
base-address 2-3
control 2-3
designation of 5-4
floating-point 2-3
general 2-3
index 2-3
prefix 3-12
save areas 3-40,11-22
validation of 11-9
validity bits for 11-20
vector-facility 2-5
remote operating stations 12-1
reporting-source code (RSC) 17-17
reporting-source ID (RSID) 17-18
repressible machine-check conditions
11-11
reset 4-23,17-7
channel-path 17-7
clear 4-27
CPU 4-26
effect on CPU state 4-2
effect on TOD clock 4-18
I/O-system 17-8
as part of subsystem reset 4-27
initial CPU 4-27
power on 4-28
subsystem 4-27
summary of functions 4-25
summary of functions performed by
manual initiation of 4-24
system-reset-clear key 12-5
system-reset-normal key 12-5
RESET CHANNEL PATH (RCHP) instruction
14-7
(See also channel-path-reset
function)
function initiated by 15-45
RESET REFERENCE BIT EXTENDED (RRBE)
instruction 10-33
reset signal (I/O) 17-7
in channel-path reset 17-7
in I/O-system reset 17-8,17-9
issued as part of RCHP 15-45
resolution
of clock comparator 4-22
of CPU timer 4-22
of TOD clock 4-18
restart
interruption 6-31
key 12-4
signal-processor order 4-30
result operand 5-2
resume function 13-8,15-18
(See also start function)
initiated by RESUME SUBCHANNEL 14-8
path management for 15-18
pending 16-13
RESUME SUBCHANNEL (RSCH) instruction
14-8
(See also resume function)
channel-program requirements for
14-8
count of in measurement block 17-3
function initiated by 15-18
retry
CPU 11-3
I/O command (See command retry)
rounding (decimal) 8-10
example A-35
RR instruction format 5-3
RRBE (RESET REFERENCE BIT EXTENDED)
instruction 10-33
RRE instruction format 5-3
RS instruction format 5-3
RSC (reporting-source code) 17-17
RSCH (See RESUME SUBCHANNEL
instruction)
RSID (reporting-source ID) 17-18
running (state of TOD clock) 4-19
RX instruction format 5-3

X-18 370-XA Principles of Operation
S (SUBTRACT) binary instruction 7-44
S instruction format 5-3
SAC (SET ADDRESS SPACE CONTROL) instruction 10-33
SAL (SET ADDRESS LIMIT) instruction 14-9
sample count (in ESW) 17-3
SASN (secondary address-space number) 10-34
in trace entry 4-10
save areas for registers 3-40, 11-22
SCHIB (subchannel-information block) 15-2
as operand of MODIFY SUBCHANNEL 14-6
STORE SUBCHANNEL 14-14
model-dependent area in 15-8
path-management-control word (PMCW) in 15-2
subchannel-status word (SCSW) in 15-8
summary of modifiable fields in 15-8
SCHM (See SET CHANNEL MONITOR instruction)
SCK (SET CLOCK) instruction 10-34
SCKC (SET CLOCK COMPARATOR) instruction 10-35
SCSW (subchannel-status word) 16-6
activity-control field in 16-13
CCW address in 16-18
count in 16-33
device-status field in 16-23
function-control field in 16-12
in IRB 16-6
in SCHIB 15-8
status-control field in 16-16
subchannel-control field in 16-11
subchannel-status field in 16-28
SD (SUBTRACT NORMALIZED) instruction 9-14
SDR (SUBTRACT NORMALIZED) instruction 9-14
SE (SUBTRACT NORMALIZED) instruction 9-14
secondary address space 3-13
secondary ASN (SASN) 3-14
secondary authority 3-19
exception 6-21
secondary error (in subchannel logout) 16-38
secondary interruption condition (I/O) 16-4
secondary segment table
designation (SSTD) 3-24
length (SSTL) 3-24
origin (SSTO) 3-24
secondary-space-control bit 3-23, 5-16
secondary-space mode 3-22
secondary-status bit (I/O) 16-18
secondary virtual address 3-5
effective segment-table designation for 3-26
segment 3-22
segment index (SX) 3-22
segment-invalid bit (in segment-table entry) 3-24
segment table 3-24
designation (STG) 3-23
effective 3-26
primary 3-23
secondary 3-24
lookup 3-29
segment-translation exception 6-21
S (SUBTRACT) binary instruction 7-44
S instruction format 5-3
SAC (SET ADDRESS SPACE CONTROL) instruction 10-33
SAL (SET ADDRESS LIMIT) instruction 14-9
sample count (in ESW) 17-3
SASN (secondary address-space number) 3-14
in trace entry 4-10
save areas for registers 3-40, 11-22
SCHIB (subchannel-information block) 15-2
as operand of MODIFY SUBCHANNEL 14-6
STORE SUBCHANNEL 14-14
model-dependent area in 15-8
path-management-control word (PMCW) in 15-2
subchannel-status word (SCSW) in 15-8
summary of modifiable fields in 15-8
SCHM (See SET CHANNEL MONITOR instruction)
SCK (SET CLOCK) instruction 10-34
SCKC (SET CLOCK COMPARATOR) instruction 10-35
SET ADDRESS LIMIT (SAL) instruction 14-9
SET ADDRESS SPACE CONTROL (SAC) instruction 10-33
SET CHANNEL MONITOR (SCHM) instruction 14-10
effect on measurement modes of 17-1
SET CLOCK (SCK) instruction 10-34
SET CLOCK COMPARATOR (SCKC) instruction 10-35
SET CPU TIMER (SPT) instruction 10-35
set prefix (signal-processor order) 4-31
SET PREFIX (SPX) instruction 10-36
SET PROGRAM MASK (SPM) instruction 7-39
SET PSW KEY FROM ADDRESS (SPKA) instruction 10-36
SET SECONDARY ASN (SSAR) instruction 10-37
set state (of TOD clock) 4-19
SET STORAGE KEY EXTENDED (SSKE) instruction 10-40
SET SYSTEM MASK (SSM) instruction 10-40
SH (SUBTRACT HALFWORD) instruction 7-45
shared storage (See storage sharing)
shared TOD clock 4-18

Index X-19
SHIFT AND ROUND DECIMAL (SRP) instruction 8-10
examples A-34
SHIFT LEFT DOUBLE (SLDA) instruction 7-39
example A-26
SHIFT LEFT DOUBLE LOGICAL (SLDL) instruction 7-40
SHIFT LEFT SINGLE (SLA) instruction 7-40
example A-26
SHIFT LEFT SINGLE LOGICAL (SLL) instruction 7-40
SHIFT RIGHT DOUBLE (SRDA) instruction 7-41
SHIFT RIGHT DOUBLE LOGICAL (SRDL) instruction 7-41
SHIFT RIGHT SINGLE (SRA) instruction 7-41
SHIFT RIGHT SINGLE LOGICAL (SRL) instruction 7-42
shifting, floating-point (See normalization)
short floating-point number 9-2
short I/O block 16-28
SI instruction format 5-3
SID (subsystem-identification word) 14-1
assigned storage locations for 3-40
sign bit
binary 7-2
floating-point 9-1
sign codes (decimal) 8-2
signal (I/O) 17-6
clear (See clear signal)
halt (See halt signal)
reset (See reset signal)
SIGNAL PROCESSOR (SIGP) instruction 10-40
comparison of 370-XA with System/370 D-9
orders 4-30
status 4-33
signed binary
arithmetic 7-3
comparison 7-4
integer 7-2
examples A-2
significance exception 6-22
lost 9-2
in floating-point addition 9-7
mask (in PSW) 4-6
starter (in EDIT) 8-7
SIGP (See SIGNAL PROCESSOR instruction)
single-access reference 5-28
single-path mode 15-4,15-20
size notation iv
size of address 3-5
controlled by addressing mode 5-5
in CCW 15-24
skip flag in CCW 15-25
effect on data transfer of 15-31
SL (SUBTRACT LOGICAL) instruction 7-45
SLA (SHIFT LEFT SINGLE) instruction 7-40
example A-26
SLDA (SHIFT LEFT DOUBLE) instruction 7-39
example A-26
SLDL (SHIFT LEFT DOUBLE LOGICAL) instruction 7-40
SLI (suppress-length-indication) flag in CCW 15-36

for immediate operations 15-38
SLL (SHIFT LEFT SINGLE LOGICAL) instruction 7-40
SLR (SUBTRACT LOGICAL) instruction 7-45
solicited interruption condition (I/O) 16-3
solid errors 11-5
sorting instructions (See COMPARE AND FORM CODEWORD instruction, UPDATE TREE instruction)
source, vector-facility (machine-check condition) 11-18
source of interruption, identified by interruption code 6-5
SP (SUBTRACT DECIMAL) instruction 8-11
space-switch event 6-22
control bit
in ASTE 3-16
in control register 1 3-23
special-operation exception 6-22
specification exception 6-23
SPKA (SET PSW KEY FROM ADDRESS) instruction 10-36
SPM (SET PROGRAM MASK) instruction 7-39
SPT (SET CPU TIMER) instruction 10-35
SPX (SET PREFIX) instruction 10-36
SR (SUBTRACT) binary instruction 7-44
SRA (SHIFT RIGHT SINGLE) instruction 7-41
SRDA (SHIFT RIGHT DOUBLE) instruction 7-41
SRDL (SHIFT RIGHT DOUBLE LOGICAL) instruction 7-41
SRL (SHIFT RIGHT SINGLE LOGICAL) instruction 7-42
SRT (SUBTRACT DECIMAL) instruction 7-41
specification exception
3-24
SS instruction format 5-3
SSAR (SET SECONDARY ASN) instruction 10-37
SSAR-cp (SET SECONDARY ASN instruction, to current primary) 10-37
SSAR-ss (SET SECONDARY ASN instruction, with space switching) 10-37
SSCH (See START SUBCHANNEL instruction)
SSE instruction format 5-3
SSKE (SET STORAGE KEY EXTENDED) instruction 10-40
SSM (SET SYSTEM MASK) instruction 10-40
SSM-suppression-control bit 6-22,10-40
SSTD (secondary segment-table designation) 3-24
SSL (secondary segment-table length) 3-24
SSO (secondary segment-table origin) 3-24
ST (STORE) binary instruction 7-42
standalone dump 12-4
standard epoch (for TOD clock) 4-20
STAP (STORE CPU ADDRESS) instruction 10-42
start (CPU)
function 4-2
key 12-4
signal-processor order 4-30
start function (I/O) 13-6,15-18
bit in SCSW for 16-12
initiated by START SUBCHANNEL 14-12
path management for 15-18
pending 16-14
START SUBCHANNEL (SSCH) instruction 14-12
(See also start function for I/O)
deferred condition code for (in SCSW)
16-8
function initiated by 15-18
operation-request block (ORB) used by
15-21
state
CPU (See CPU state)
TOD-clock 4-19
status
alert 16-16
device 16-23
effect of clear function on 15-15
field-validity flag for (in subchannel logout) 16-38
with inappropriate bit combination 16-38
device-status check 16-38
for SIGNAL PROCESSOR 4-30,10-41
initial, interruption (See initial-status-interruption control)
intermediate 16-17
primary 16-18
program (See PSW)
resulting from signal-processor orders 4-33
secondary 16-18
storing of 4-29
manual key for 12-4
subchannel 16-28
status-control field (in SCSW) 16-16
status modifier (device status) 16-23
effect of in command chaining 15-30
status-pending 16-18
status-verification facility D-2,17-14
status while disabled 14-6
STC (STORE CHARACTER) instruction 7-42
STCK (STORE CLOCK) instruction 7-43
STCKC (STORE CLOCK COMPARATOR) instruction 10-42
STCM (STORE CHARACTERS UNDER MASK) instruction 7-42
examples A-26
STCP (STORE CHANNEL PATH STATUS) instruction 14-13
STCRW (See STORE CHANNEL REPORT WORD instruction)
STCTL (STORE CONTROL) instruction 10-42
STD (segment-table designation) 3-23
STD (STORE) floating-point instruction 9-14
STE (STORE) floating-point instruction 9-14
STH (STORE HALFWORD) instruction 7-44
STIDP (STORE CPU ID) instruction 10-42
STL (segment-table length) 3-23
STM (STORE MULTIPLE) instruction 7-44
example A-27
STNSM (STORE THEN AND SYSTEM MASK) instruction 10-44
STO (segment-table origin) 3-23
stop function 4-2
key 12-4
signal-processor order 4-30
stop and store status (signal-processor order) 4-30
stopped (signal-processor status) 4-34
stopped state of CPU 4-2
effect on completion of store operations 5-27
of TOD clock 4-19
STORE CHARACTER (STC) instruction 7-42
STORE CHARACTERS UNDER MASK (STCM) instruction 7-42
examples 7-43
STORE CLOCK (STCK) instruction 7-43
STORE CLOCK COMPARATOR (STCKC) instruction 10-42
STORE CONTROL (STCTL) instruction 10-42
STORE CPU ADDRESS (STAP) instruction 10-42
STORE CPU ID (STIDP) instruction 10-42
STORE CPU TIMER (STPT) instruction 10-43
STORE HALFWORD (STH) instruction 7-44
STORE MULTIPLE (STM) instruction 7-44
example 7-45
STORE PREFIX (STPX) instruction 10-43
STORE SUBCHANNEL (STSCH) instruction 14-14
STORE THEN AND SYSTEM MASK (STNSM) instruction 10-44
STORE THEN OR SYSTEM MASK (STOSM) instruction 10-44
STPT (STORE CPU TIMER) instruction 10-43
STPX (STORE PREFIX) instruction 10-43
string of interruptions 4-3, 6-32
caused by clock comparator 4-22
caused by CPU timer 4-23
STSC (STORE SUBCHANNEL) instruction 14-14
SU (SUBTRACT UNNORMALIZED) instruction 9-15
subchannel-active bit 16-15
subchannel addressing 13-5
subchannel control information in SCSW 16-11
subchannel enabled bit in PMCW 15-3
subchannel-information block (See SCHIB)
subchannel key 15-22, 16-7
used as access key 3-10
used for IPL 17-12
subchannel key check (in subchannel logout) 16-36
subchannel logout 16-36
subchannel number 13-5
subchannel status 16-28
while disabled 14-6
subchannel-status word (See SCSW)
subclass-mask bits 6-5
external-interruption 6-9
I/O-interruption (See I/O-interruption subclass mask)
machine-check 11-24
subroutine linkage 5-7
subsystem-identification word (See SID)
subsystem-linkage-control bit 5-17, 5-19
subsystem reset 4-27
SUBTRACT (S,SR) binary instructions 7-44
SUBTRACT DECIMAL (SP) instruction 8-11
SUBTRACT HALFWORD (SH) instruction 7-45
SUBTRACT LOGICAL (SL,SLR) instructions 7-45
SUBTRACT NORMALIZED (SD,SDR,SE,SER,SXR) instructions 9-14
SUBTRACT UNNORMALIZED (SU,SUR,SW,SWR) instructions 9-15
successful-branching PER event 4-14
mask for 4-11
SUPERVISOR CALL (SVC) instruction 7-45
supervisor-call interruption 6-31
supervisor state 4-5
support functions (I/O) 17-1
suppress-length-indication flag in CCW (See SLI)
suppress-suspended-interruption control (I/O) 15-22, 16-11
used for IPL 17-12
suppression
exceptions to 5-14
of instruction execution 5-11
of unit of operation 5-12
SUR (SUBTRACT UNNORMALIZED) instruction 9-15
suspend-control bit 15-22, 16-8
used for IPL 17-12
suspend flag in CCW 15-25
invalid 16-10
suspend function 13-8
suspending bit (in SCSW) 16-16
suspension of channel-program execution 15-33
effect on DCTI of 15-35
intermediate interruption condition for 16-17
SVC (SUPERVISOR CALL) instruction 7-45
SW (SUBTRACT UNNORMALIZED) instruction 9-15
swapping
by COMPARE (DOUBLE) AND SWAP instructions 7-19
by EXCLUSIVE OR instruction 7-25
SXR (SUBTRACT NORMALIZED) instruction 9-14
synchronization
checkpoint 11-3
of CPU timer with TOD clock 4-22
of TOD clocks 4-19, 4-21
synchronous machine-check-interruption conditions 11-18
system
manual control of 12-1
organization of 2-1
system check stop 11-11
system damage 11-15
system mask (in PSW) 4-3
validity bit for 11-20
system recovery 11-16
system reset (See reset)
I/O (See I/O-system reset)
system-reset-clear key 12-5
system-reset-normal key 12-5
System/370 mode
comparison with 370-XA mode D-1
compatibility with 370-XA mode 1-4
selection of
by architectural-mode controls 12-2
by IML controls 12-3
provided for compatibility 1-4

Tables
ASN (See ASN first table, ASN second table)
authority (See authority table)
DAT (See page table, segment table)
entry (See entry table)
hexadecimal F-1
linkage (See linkage table)
page (See page table)
powers of 2 E-1
segment (See segment table)
trace 4-8
target instruction 7-26
TB (TEST BLOCK) instruction 10-44
termination
of I/O operations (See conclusion of I/O operations)
of instruction execution 5-11
for exigent machine-check conditions 11-11
of unit of operation 5-13
for exigent machine-check conditions 11-11
termination code (in subchannel logout) 16-38
field-validity flag for 16-38
TEST AND SET (TS) instruction 7-46
TEST BLOCK (TB) instruction 10-44
test indicator 12-5
TEST PENDING INTERRUPTION (TPI) instruction 14-15
interruption code stored by 16-6
TEST PROTECTION (TPROT) instruction 10-46
TEST SUBCHANNEL (TSCH) instruction 14-16
interruption-response block (IRB) used by 16-6
TEST UNDER MASK (TM) instruction 7-46
examples A-27
testing for storage-block and storage-key usability 10-44
TIC (transfer in channel) 15-42
invalid sequence of 16-30
time-of-day clock (See TOD clock)
timer (See CPU timer)
timing, channel-subsystem 17-1
timing facilities 4-18
timing-facility bit (in PMCW) 15-4
timing-facility damage 11-16
for TOD clock 4-19
TLB (translation-lookaside buffer) 3-30
entries 3-31
attachment of 3-31
clearing of 3-34
effect of translation changes on 3-34
usable state 3-31
summary 3-32
TM (TEST UNDER MASK) instruction 7-46
examples A-27
TOD clock 4-18
effect of power-on reset on 4-28
effect on clock-comparator interruption 6-10
effect on CPU-timer decrementing 4-23
effect on CPU-timer interruption 6-10
manual control of 4-19, 12-5
unique values of 4-20
validation of 11-9
value in trace entry 4-10
TOD-clock sync check (external interruption) 6-11
TOD-clock-sync-control bit 4-19, 4-21
TOD-clock-synchronization facility 4-21
TPI (See TEST PENDING INTERRUPTION instruction)
TPROT (TEST PROTECTION) instruction 10-46
TR (TRANSLATE) instruction 7-47
example A-28
trace D-2, 4-8
entries 4-9
target address 4-8
exceptions 6-31
table exception 6-24
TRACE (TRACE) instruction 10-48
trace entry for 4-10
transfer in channel (See TIC)
TRANSLATE (TR) instruction 7-47
example A-28
TRANSLATE AND TEST (TRT) instruction 7-47
example A-28
translation address 3-21
(See also dynamic address translation)
ASN 3-13
exception identification 3-40
format 3-23
lookaside buffer (See TLB)
modules 3-22
parameters 3-22
PC-number 5-18
specification exception 6-24
tables for 3-24
tree structure for sorting 7-49
trial execution
for editing instructions and TRANS­LATE instruction 5-15
for PER 4-12
TRT (TRANSLATE AND TEST) instruction 7-47
example A-28
ttrue zero (floating-point number) 9-1
TS (TEST AND SET) instruction 7-46
TSCH (See TEST SUBCHANNEL instruction)
two's complement binary notation 7-2
examples A-2

U
underflow (See exponent underflow)
unit check (device status) 16-26
in establishing dedicated allegiance 15-12
unit exception (device status) 16-27
unit of operation 5-11
unlock A-42
example with FIFO queuing A-65
example with LIFO queuing A-64
unnorma lized floating-point number 9-2

Index X-23
unnormalized operand exception 6-24

UNPACK (UNPK) instruction 7-48
  example A-30

UNPK (UNPACK) instruction 7-48
  example A-30

unprivileged instructions 4-5,7-2

unsigned binary arithmetic 7-3
  integer 7-2
  examples A-4
  in address generation 5-5

unsolicited interruption condition (I/O) 16-3

update reference 5-27

UPDATE TREE (UPT) instruction 7-49

UPT (UPDATE TREE) instruction 7-49

usable TLB entry 3-31

V
  valid CBC 11-2
  valid segment-table or page-table entry 3-31
  validation 11-5
    of registers 11-9
    of storage 11-6
    of storage key 11-7
    of TOD clock 11-9

validity bits
  in machine-check-interruption code 11-20
  in subchannel logout 16-38

variable-length field 3-3

vector facility 2-5
  effect of power-on reset on 4-28

vector-facility failure (machine-check condition) 11-17

vector-facility source (machine-check condition) 11-18

vector-operation exception 6-25

version code 10-42

virtual address 3-5

virtual storage 3-21

volatile storage 3-2
  effect of power-on reset on 4-28

W

WAIT (SVC), example of routine to bypass A-42

wait indicator 12-5

wait state (bit in PSW) 4-5

warning (machine-check condition) 11-17

subclass-mask bit for 11-24

word 3-3

word-concurrent storage references 5-29

working allegiance (I/O) 15-11

wraparound of instruction addresses 5-5

of PER addresses 4-14

of register numbers
  for LOAD MULTIPLE instruction 7-29
  for STORE MULTIPLE instruction 7-44

of storage addresses 3-6
  comparison of 370-XA with System/370 for D-10
  controlled by addressing mode 3-6
  for MOVE INVERSE instruction 7-31
  for MOVE LONG instruction 7-33
  of TOD clock 4-18

write (I/O command) 15-36

X

X (EXCLUSIVE OR) instruction 7-25

X field of instruction 5-5

XA (extended architecture) (See 370-XA mode)

XC (EXCLUSIVE OR) instruction 7-25

XI (EXCLUSIVE OR) instruction 7-25
  example A-18

XR (EXCLUSIVE OR) instruction 7-25

Z

Z bit (zero condition-code bit) 16-11
  as cause of intermediate interruption condition 16-17

ZAP (ZERO AND ADD) instruction 8-12
  example A-36

zero instruction-length code 6-6

negative (See negative zero)
  normal meaning for byte value v
  true (floating-point number) 9-1

ZERO AND ADD (ZAP) instruction 8-12
  example A-36

zero condition code (Z bit in SCSW) 16-11

zone bits 8-1
  moving of 7-36

zoned decimal numbers 8-1
  examples A-5

3

370-XA mode
  architectural-mode controls 12-2
  comparison of facilities with System/370 mode D-1
  I/O 13-1
  highlights of 1-1
  IML controls 12-3
This manual is part of a library that serves as a reference source for systems analysts, programmers, and operators of IBM systems. You may use this form to communicate your comments about this publication, its organization, or subject matter, with the understanding that IBM may use or distribute whatever information you supply in any way it believes appropriate without incurring any obligation to you.

Your comments will be sent to the author's department for whatever review and action, if any, are deemed appropriate.

Note: Copies of IBM publications are not stocked at the location to which this form is addressed. Please direct any requests for copies of publications, or for assistance in using your IBM system, to your IBM representative or to the IBM branch office serving your locality.

Possible topics for comment are:

Clarity  Accuracy  Completeness  Organization  Coding  Retrieval  Legibility

If you wish a reply, give your name, company, mailing address, and date:

What is your occupation? _______________________________________________________

Number of latest Newsletter associated with this publication: _______________________

Thank you for your cooperation. No postage stamp necessary if mailed in the U.S.A. (Elsewhere, an IBM office or representative will be happy to forward your comments or you may mail directly to the address in the Edition Notice on the back of the front cover or title page.)
Reader's Comment Form

Please Do Not Staple

BUSINESS REPLY MAIL
FIRST CLASS PERMIT NO. 40 ARMONK, N.Y.

POSTAGE WILL BE PAID BY ADDRESSEE:
International Business Machines Corporation
Department E57
P.O. Box 390
Poughkeepsie, New York 12602

NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

Fold and tape

Please Do Not Staple

Fold and tape

IBM®
This manual is part of a library that serves as a reference source for systems analysts, programmers, and operators of IBM systems. You may use this form to communicate your comments about this publication, its organization, or subject matter, with the understanding that IBM may use or distribute whatever information you supply in any way it believes appropriate without incurring any obligation to you.

Your comments will be sent to the author's department for whatever review and action, if any, are deemed appropriate.

Note: Copies of IBM publications are not stocked at the location to which this form is addressed. Please direct any requests for copies of publications, or for assistance in using your IBM system, to your IBM representative or to the IBM branch office serving your locality.

Possible topics for comment are:
Clarity  Accuracy  Completeness  Organization  Coding  Retrieval  Legibility

If you wish a reply, give your name, company, mailing address, and date:

What is your occupation?

Number of latest Newsletter associated with this publication:

Thank you for your cooperation. No postage stamp necessary if mailed in the U.S.A. (Elsewhere, an IBM office or representative will be happy to forward your comments or you may mail directly to the address in the Edition Notice on the back of the front cover or title page.)