SOFTWARE DEVELOPMENT PACKAGE MANUALS
FPS-7292

This document contains four (4) manuals:

1. HOW TO PROGRAM THE AP-120B
   Manual -
   FPS-7303
   March 1976

2. AP-120B APAL - Array Processor Assembly Language
   Manual -
   FPS-7275-01
   Revised February 26, 1976

3. AP-120B APLINK - Array Processor Linking Loader
   Manual -
   FPS-7276-01
   Revised February 26, 1976

4. AP-120B DEBUG - Array Processor Debugger
   Manual -
   FPS-7277-01
   Revised February 26, 1976
# TABLE OF CONTENTS

## HOW TO PROGRAM THE AP-120B

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Meet the AP ... again</td>
<td>1-1</td>
</tr>
<tr>
<td>2</td>
<td>Loops</td>
<td>2-1</td>
</tr>
<tr>
<td>3</td>
<td>Caveat Programmer</td>
<td>3-1</td>
</tr>
</tbody>
</table>

## AP-120B APAL - ARRAY PROCESSOR ASSEMBLY LANGUAGE MANUAL

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Introduction</td>
<td>APAL 1-1</td>
</tr>
<tr>
<td>2</td>
<td>Basic Syntax</td>
<td>APAL 2-1</td>
</tr>
<tr>
<td>3</td>
<td>Source Program Statements</td>
<td>APAL 3-1</td>
</tr>
<tr>
<td>4</td>
<td>Operating Procedures</td>
<td>APAL 4-1</td>
</tr>
<tr>
<td>5</td>
<td>Error Messages</td>
<td>APAL 5-1</td>
</tr>
<tr>
<td>A</td>
<td>Appendix A</td>
<td>APAL A-1</td>
</tr>
<tr>
<td>B</td>
<td>Appendix B</td>
<td>APAL B-1</td>
</tr>
<tr>
<td>C</td>
<td>Appendix C</td>
<td>APAL C-1</td>
</tr>
</tbody>
</table>

## AP-120B APLINK - ARRAY PROCESSOR LINKING LOADER MANUAL

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Introduction</td>
<td>APLINK 1-1</td>
</tr>
<tr>
<td>2</td>
<td>(Presently Omitted)</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>Operating Procedure</td>
<td>APLINK 3-1</td>
</tr>
<tr>
<td>4</td>
<td>Error Messages</td>
<td>APLINK 4-1</td>
</tr>
<tr>
<td>A</td>
<td>Appendix A</td>
<td>APLINK A-1</td>
</tr>
<tr>
<td>B</td>
<td>Appendix B</td>
<td>APLINK B-1</td>
</tr>
</tbody>
</table>

## AP-120B APDEBUG - ARRAY PROCESSOR DEBUGGER MANUAL

<table>
<thead>
<tr>
<th>Appendix</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Appendix A</td>
<td>APDEBUG A-1</td>
</tr>
</tbody>
</table>
Documentation Update

Abstract: These pages reflect program changes in Software Update #1 and replace corresponding pages in the Software Development Package Manuals. Changed or newly added material is identified by a bar along the outside margin of the page.

Manuals Affected: APAL #7275-01 February 26, 1976

Pages: 4-1
4-1a
4-2

APLINK #7276-01 February 26, 1976

Pages: 1
3-1
3-1a
3-4
3-5
3-5a
3-6
3-7
A-1

APDEBUG #7277-01 February 26, 1976

Pages: A-1
HOW TO
PROGRAM THE AP-120B
FPS-7303
TABLE OF CONTENTS

SECTION 1 MEET THE AP.....AGAIN 1-1

1.1 Introduction 1-1
1.2 Basic Overview 1-1
1.3 Referencing Memory 1-3
1.4 S-Pad Mnemonics 1-3
1.5 Other Pseudo-Ops 1-4

SECTION 2 LOOPS 2-1

2.1 A Poor Loop 2-1
2.2 Determining Length of Loop 2-3
2.3 Writing a Real Memory-Limited Loop 2-3
2.4 Writing Intros 2-4
2.5 A Dot Product Program 2-6
2.6 Notation 2-8
2.7 Dropping Out One Early 2-11
2.8 Interaction Between Columns 2-13
2.9 Changing DPA 2-14
2.10 Non-Memory-Limited Loops 2-15
2.11 A 1-Cycle Loop 2-15

SECTION 3 CAVEAT PROGRAMMER (Let the Programmer Beware) 3-1

3.1 Calling Another Sub-routine 3-1
3.2 Other Things to Watch Out For 3-1
1.1 INTRODUCTION

The purpose of this manual is to illustrate the way to use the AP most efficiently, i.e., to write good loops. It assumes that the reader has already read the Processor Handbook (especially Section 3) and the Software Development Package Manual (APAL, Sections 2 and 3), and has at least a passing acquaintance with the AP instruction set.

The first section presents a short review of the basic elements of the Array Processor from the programmer's point of view. The second section covers methods and techniques of writing loops. The third section consists of a set of common pitfalls to avoid.

The review in this section of the basic AP instructions is not meant to be all-inclusive. It is intended to briefly cover the most-often-used things. Further details can be found in the other manuals.

This manual assumes the use of the AP's 333ns interleaved memory.

1.2 BASIC OVERVIEW

1.2.1 Arithmetic. Both the Floating Adder and Floating Multiplier need explicit instructions (e.g., FADD and FMUL, respectively) to push their respective answers out of the pipelines. Given these "pushers", the Floating Adder result (FA) will be available 2 cycles after the original instruction, and the Floating Multiplier result (FM) will be available 3 cycles after the original instruction:

0. FADD DPX,DPY "add" 0. FMUL DPX,DPY "multiply"
1. FADD "push" 1. FMUL "push"
2. DPX(1)<FA "store answer" 2. FMUL "push"
3. DPY(1)<FM "store answer"

The empty FADD and FMUL "pushers" can also be real Adder or Multiplier operations, thus producing new answers each cycle.

If the "pushers" do not directly follow the original instructions, FA will come out 1 cycle after the first FADD pusher, and FM will come out 1 cycle after the second FMUL pusher. Both FA and FM will remain available for succeeding cycles until a new FA or FM is pushed out.

The arguments for Adder and Multiplier instructions consist of one from column A and one from column B, (in that order):

<table>
<thead>
<tr>
<th>COLUMN A (A1 or M1)</th>
<th>COLUMN B (A2 or M2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>FM</td>
<td>FA</td>
</tr>
<tr>
<td>TM</td>
<td>MD</td>
</tr>
<tr>
<td>DPX</td>
<td>DPX</td>
</tr>
<tr>
<td>DPY</td>
<td>DPY</td>
</tr>
</tbody>
</table>
The Adder has additional arguments of ZERO and NC (no change), which can be used in either or both columns.

1.2.2 Main Data Memory. Reading from memory requires one of the following instructions: SETMA, INCMA, DECMA, or LDMA. In practice, it is usually done by the SETMA instruction. The result, MD, comes out three cycles later and is also available for succeeding cycles until a new MD comes out. No "pushers" are needed. Writing into memory requires one of the above instructions plus MI<source, where source is FA, FM, or DB. This goes on the same line as SETMA, and gets done in that cycle. Memory can be referenced every 2 cycles, for either a read or write.

1.2.3 Table Memory. Table memory is usually referenced by the SETTMA or LDTMA instruction. Two cycles later, TM is available and remains so until 2 cycles after the next instruction affecting TMA. Such instructions can occur in every cycle, producing a new TM every cycle.

1.2.4 Data Pad. DPX and DPY each contain 32 registers, 8 of which are accessible from any given DPA. That is, one can reference DPX from DPX(DPA-4) to DPX(DPA+3), and similarly for DPY.

The Data Pad Bus is usually used to store data from memory or from one Data Pad register into another, or to utilize a value, e.g., in conjunction with a load operation:

\[
\begin{align*}
\text{DPX}(1)<\text{DB}; \text{DB}=\text{DPY}(-2) & \quad \text{(This can be shortened to} \\
& \quad \text{DPX}(1)<\text{DPY}(-2).) \\
\text{DPX}<\text{D3}; \text{DB}=\text{MD} & \quad \text{(Or DPX<MD)} \\
\text{LDDPA}; \text{DB}=3 & \quad \text{(This sets DPA=3)}
\end{align*}
\]

Storing into Data Pad from FA or FM does not use the Data Pad Bus. This is important, as it leaves DB free for other uses.

1.2.5 S-Pad. S-Pad registers are usually used as address pointers or counters, and thus to pass parameters to a program. An S-Pad operation must accompany a SETMA (or SETDPA, SETTMA, etc.) instruction. An S-Pad operation must also precede a conditional branch (BGT, BNE, etc.) by one cycle. That is, conditional branches are based on the S-Pad Function (SPFN) of the S-Pad operation in the previous cycle.

The fastest way to get an integer into S-Pad is to use the LDSPI instruction:

\[\text{LDSPI COUNT; DB=5}\]

This puts 5 into an S-Pad register called COUNT. The value is assumed to be octal unless a decimal point is added.

DB=15. (note point) is equivalent to DB=17 (octal), or to DB=0FX (hex). Hexadecimal numbers must start with a numeric digit and end with "X".

Although the Floating Adder operation FSUB A1,A2 will do A1-A2, the S-Pad operation SUB subtracts in the opposite direction, i.e., SUB PIECE,TOTAL will do:

(contents of S-Pad TOTAL) minus '(contents of S-Pad PIECE).
1.3 REFERENCING MEMORY

In order to read something out of memory, or write into it, the location in memory where this will occur must be provided. The SETMA instruction gets this necessary information from the S-Pad Function (SPFN) of the same cycle. Therefore, one needs to construct an S-Pad operation which will result in a pointer to the appropriate memory location. Generally this takes the form of adding increments to pointers. For example, if there was a 4-element vector in memory locations 100, 102, 104, 106, one would need an S-Pad register (say, APTR) containing the base address (100), and another S-Pad register (AINC) containing the increment between elements (2). Then, if one wanted to read the element in location 102, the appropriate instruction would be ADD AINC,APTR; SETMA. Now APTR would contain 102. If one wrote another ADD AINC,APTR; SETMA the contents of memory location 104 would be read.

Consider the following instruction: MOV APTR,APTR. This doesn't seem to accomplish much, but in the light of the above discussion, it can be seen that its SPFN could be useful for a SETMA. This is how one would get the first element of a vector.

All of the above is correspondingly true for writing into memory.

1.4 S-PAD MNEMONICS

S-Pad names such as APTR, AINC, N are really only temporary names for the 16 S-Pad registers. A statement such as DEC N will not mean anything to the assembler unless the program has equated the mnemonic "N" with a specific S-Pad register, such as S-Pad 0. This is done by the following assembler pseudo-op: N $EQU 0. All S-Pad names used in a program must be declared in this manner before using them in an instruction. Thus, programs generally begin with lists like:

APTR $EQU 0
AINC $EQU 1
BPTR $EQU 2
BINC $EQU 3
N    $EQU 4
...

These S-Pad numbers should not be confused with the contents of the S-Pads. ADD BINC,BPTR would not add 3 to 2 (using the above list), but would add the contents of S-Pad 3 to the contents of S-pad 2.

There can be more than one name for an S-Pad register. If you had 2 different vectors, A and B, and wished to use the mnemonics AINC and BINC for their increments, you could use the same S-Pad register if the increment for both is the same in all cases, by declaring:

AINC $EQU 1
BINC $EQU 1
1.5 OTHER PSEUDO-OPS

Besides the $EQU pseudo-op, the typical program includes $TITLE and $ENTRY pseudo-ops at the very beginning, and an $END at the very end. A basic program with one loop would have the following form:

```
$TITLE name
$ENTRY name
S-Pad mnemonic $EQU ø
  .  1
  .  2
  .  .
  .  .
  .  .

name: (code)
  " "
  " "
  " "
  " "

{("intro" to loop and any initializations
 and pointer adjustments)}

loop: (code)
  " "
  " "
  " "

$END
```

See the software manual for explanations of these pseudo-ops.
SECTION 2
LOOPS

2.1 A POOR LOOP

The loop is where the potential of the AP comes into full bloom. For example, one way (lengthy but workable) to write a dot product program is as follows:

Given: Vectors A and B in Main Data memory, with elements of each vector in equally spaced locations in memory (e.g. even-numbered locations).

 Produce:  \[ c = \sum_{m=1}^{N} A_m \cdot B_m \]

Parameters passed in S-Pad:

<table>
<thead>
<tr>
<th>S-Pad Name</th>
<th>Contains:</th>
</tr>
</thead>
<tbody>
<tr>
<td>APTR</td>
<td>base address of vector A</td>
</tr>
<tr>
<td>BPTR</td>
<td>base address of vector B</td>
</tr>
<tr>
<td>XINC</td>
<td>increment (number of locations from one element to the next) (same for both vectors)</td>
</tr>
<tr>
<td>N</td>
<td>number of elements in each vector</td>
</tr>
<tr>
<td>CPTR</td>
<td>address of answer</td>
</tr>
</tbody>
</table>

DOTPROD: SUB XINC,APTR (*see below)
SUB XINC,BPTR (*see below)
FADD ZERO,ZERO "initialize FA=0
FADD
LOOP: ADD XINC,APTR; SETMA "get mth element of vector A from memory
NOP
NOP
DPX<MD "MD=A_m, store into DPX
ADD XINC,BPTR; SETMA "get mth element of vector B
NOP
NOP
FMUL DPX,MD "MD=B_m, do A_m.B_m
FMUL
FMUL
FADD FM,FA "add product to sum of products
FADD
DEC N "decrement counter
BGT LOOP "branch back if not done yet (i.e. if N>0)
DONE: MOV CPTR,CPTR; SETMA; MI<FA "otherwise, store answer

*This is so that the first time through the loop, ADD XINC,APTR and ADD XINC,BPTR will not move the pointer to the second element, passing up the first altogether.

2-1
To begin with, this program can certainly be shortened by combining instructions and overlapping memory fetches. Thus:

```
DOTPROD:  FADD ZERO, ZERO; SUB XINC, APTR
          FADD; SUB XINC, BPTR
LOOP:    ADD XINC, APTR; SETMA    "get A_m
          NOP
          ADD XINC, BPTR; SETMA    "get B_m
          DPX<MD                   "store A_m in DPX
          NOP
          FMUL DPX, MD             "do A_m.B_m
          FMUL
          FMUL
          FADD FM, FA; DEC N       "add prod to sum of products
          FADD; BGT LOOP            "and decrement counter
          "test if done. If not, branch
          "to LOOP
DONE:    MOV CPTR, CPTR; SETMA; MI<FA    "if so, store answer
```

Note the extra FMUL's and FADD's, described as "pushers." These push the answers through the pipelines, so that FM and FA will contain what they are intended to contain. This is pointed out because the beginning AP programmer is likely to forget to put "pushers" in his code.

Now the loop of the evolving dot product program is 10 cycles long. This means that each new pair of elements costs 10 more cycles. Although better than the initial example, which had a 14-cycle loop, this can actually be cut down to a mere 4 cycles!
2.2 DETERMINING LENGTH OF LOOP

One might suppose that the length of a program loop depends on what one is trying to do. This is true, but not in the way one would think. The AP programmer decides ahead of time how many cycles his loop should contain, and then fits everything into that framework. How does he pick the magic number? Most commonly, loops are memory-limited. Recall that one can reference memory (to read or to store) every 2 cycles. If one has 2 memory references to do (e.g., "get A" and "get B"), then the loop will be at least 4 cycles long (2 per memory reference). And, unless one has more than 4 different FMUL's, 4 different FADD's, or 4 different S-Pad operations to do, the loop should be, at most, 4 cycles. A lot can be done in 4 cycles when one can do a Floating Multiplier operation, a Floating Adder operation, an S-Pad operation, a branch, a memory reference, a Data Pad Bus transfer, etc., in each cycle.

2.3 WRITING A REAL MEMORY-LIMITED LOOP

Before continuing with the transformation of the dot product program, another example will be utilized.

Given: Vectors A and B in Main Data memory, length=\( N \) elements
Produce: Vector C (in memory), where
\[
C_m = A_m^2 + B_m \quad \text{for } m=1 \text{ to } N
\]

Parameters: 

<table>
<thead>
<tr>
<th>S-Pad Name</th>
<th>Contains</th>
</tr>
</thead>
<tbody>
<tr>
<td>APTR</td>
<td>base address of A</td>
</tr>
<tr>
<td>BPTR</td>
<td>base address of B</td>
</tr>
<tr>
<td>CPTR</td>
<td>base address of C</td>
</tr>
<tr>
<td>XINC</td>
<td>increment (same for all vectors in this example)</td>
</tr>
<tr>
<td>N</td>
<td>number of elements</td>
</tr>
</tbody>
</table>

Note that there should be 3 memory references in the loop: "get A", "get B", and "store C". (Unlike the dot product which accumulated a running sum in the Adder, this program needs to store an answer after each set of computations. For the dot product, storing was not a repeated process, and hence not included in its loop). Three memory references, one every other cycle, means the loop would be 6 cycles long. It would start like this:

1) ---(nothing here, but count a cycle)
2) ADD XINC,APTR; SETMA "get A"
3) ---
4) ADD XINC,BPTR; SETMA "get B"
5) DPX<MD "store A in DPX"
6) FMUL DPX,MD "do A*A"

(The reason for starting on the second line will be explained later.)
Now it has run out of cycles, but there is still more to do, so it starts back up at the first cycle, which is where the end will branch to, when it gets around to testing if it's done.

<table>
<thead>
<tr>
<th>LOOP:</th>
<th>1) ---</th>
<th>FMUL</th>
<th>&quot;B is available here, but not needed yet&quot;</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>2) ADD XINC,APTR; SETMA</td>
<td>FMUL</td>
<td></td>
</tr>
<tr>
<td></td>
<td>3) ---</td>
<td>FADD FM,MD</td>
<td>&quot;add B to A&quot;</td>
</tr>
<tr>
<td></td>
<td>4) ADD XINC,BPTR; SETMA</td>
<td>FADD</td>
<td></td>
</tr>
<tr>
<td></td>
<td>5) DPX&lt;MD</td>
<td>DEC N</td>
<td>&quot;answer is available here but can't reference mem. yet to store it&quot;</td>
</tr>
<tr>
<td></td>
<td>6) FMUL DPX,MD</td>
<td>ADD XINC,CPTR; SETMA; MI&lt;FA; BGT LOOP</td>
<td>&quot;store answer and test if done&quot;</td>
</tr>
</tbody>
</table>

This is the entire loop. In its proper form, taking out lines and adding semicolons, it looks like this:

```plaintext
LOOP: FMUL
ADD XINC,APTR; SETMA; FMUL
FADD FM,MD
ADD XINC,BPTR; SETMA; FADD
DPX<MD; DEC N
FMUL DPX,MD; ADD XINC,CPTR; SETMA; MI<FA; BGT LOOP
```

### 2.4 WRITING INTROS

Notice, however, that if the program goes right into this loop, after initial overhead such as

- SUB XINC,APTR
- SUB XINC,BPTR
- SUB XINC,CPTR

it picks up the first element of A and B as it's supposed to, but it also stores something into C before it's ready to, and decrements the counter too early. It goes through both columns at the same time. What is desired, however, is that computations in the second column continue from the first column. The only way it can do this is to continue from what the first column did in the previous time through the loop. And the first time, there was no previous time. Hence the need for additional microcode before getting into the loop.

Exactly what needs to go before the loop? In order for the second column of the loop to be doing what it's supposed to when the
program gets to it, the first column must precede it. Essentially, one rewrites the first column as an "intro" to the loop. Thus:

PROGRAM:

MOV APTR,APTR; SETMA  "get first element of A"
SUB XINC,CPTR  "to offset ADD in loop"
MOV BPTR,BPTR; SETMA  "get first element of B"
DPX<MD  "store A(l) in DPX"
FMUL DPX,MD  "do A(l)^2"

LOOP:

FMUL
ADD XINC,APTR; SETMA; FMUL  "get A(m+1)
FADD FM,MD  "do A(m)^2+B(m)"
ADD XINC,BPTR; SETMA; FADD  "get B(m+1)
DPX<MD; DEC N  "store A(m+1)"
FMUL DPX,MD; ADD XINC,CPTR; SETMA; MI<FA; BGT LOOP  "do A(m+1)^2, store C(m), test if done"

DONE: RETURN

To clear up a loose end regarding the structure of memory-limited loops, one might notice that since the branch must be in the last cycle, the DEC N instruction must be in the second-to-last cycle. DEC is an S-Pad operation and cannot be in the same cycle as another S-Pad operation, such as ADD XINC,XPTR. A memory-limited loop has SETMA's (requiring S-Pad operations) on every other line. Since the DEC N operation will go on an odd-numbered line of the loop, the SETMA's must go on even-numbered lines. This is why the first thing to do, ADD XINC,APTR; SETMA (see section 2.3), was put on line 2.
2.5 A DOT PRODUCT PROGRAM

It is now possible to write the 4-cycle dot product. Using the technique outlined above, the loop should be constructed as follows:

1) ---
2) ADD XINC,APTR; SETMA "get A
3) ---
4) ADD XINC,BPTR; SETMA "get B

then

1) --- DPX-MD "store A
2) ADD XINC,APTR; SETMA ---
3) --- FMUL DPX,MD "do A·B
4) ADD XINC,BPTR; SETMA FMUL

then

1) --- DPX-MD FMUL
2) ADD XINC,APTR; SETMA --- FADD FM,FA "add A·B to sum of products
3) --- FMUL DPX,MD FADD; DEC N "decrement counter
4) ADD XINC,BPTR; SETMA FMUL BGT LOOP "test if done

The intro to this 3-column loop will consist of the first column alone, then the first and second column together. Other overhead, such as initializing FA to 0, can be mixed in with the intro.

To generalize, an N-column loop would require an intro consisting of column 1 followed by columns 1 and 2 together, followed by columns 1, 2, and 3 together... followed by columns 1, 2,...,N-1 together.
STITLE DOTPROD
$ENTRY DOTPROD

APTR $EQU 0
BPTR $EQU 1
CPTR $EQU 2
XINC $EQU 3
N    $EQU 4

DOTPROD: MOV APTR,APTR; SETMA; FADD ZERO,ZERO
          MOV BPTR,BPTR; SETMA; FADD
          DPX<MD
          ADD XINC,APTR; SETMA
          FMUL DPX,MD
          ADD XINC,BPTR; SETMA; FMUL
LOOP:    DPX<MD; FMUL
          ADD XINC,APTR; SETMA; FADD FM,FA
          FMUL DPX,MD; FADD; DEC N
          ADD XINC,BPTR; SETMA; FMUL; BGT LOOP
DONE:    MOV CPTR,CPTR; SETMA; MI<FA; RETURN

;END

Now each new pair of elements will only cost 4 more cycles, because every 4 cycles a new pair are being fetched; every 4 cycles another product is added to the sum. The longer overhead is no disadvantage as it is only done once, and even if the program was called with N containing 1, making the streamlined loop unnecessary, it takes no longer than the unstreamlined program.

Note that there are 2 SETMA's in a row at the beginning and again at the end of the program. This will not cause any problems except to make memory spin, which is the memory's way of putting in the NOP's the programmer leaves out. The timing is still the same, and this way there are 2 less locations of Program Source used up.

It might be mentioned that if one were getting Vectors A and B out of Data Pad instead of memory, the dot product could be written with a 1-cycle loop! This will be demonstrated later.
2.6 NOTATION

A few words about notation are in order. The "---" used when writing loops in column form simply denotes a blank spot, indicating a cycle goes by while awaiting the results of a memory fetch or while looking for a more propitious spot to use the results of the Adder or Multiplier, etc. Normally, something else will eventually go on the same line, in a different column.

Example: This takes vector A, multiplies it by a constant in DPX, and stores it in vector B.

```
1) ---                FMUL DPX,MD
2) ADD XINC,APTR; SETMA   FMUL
3) ---                   FMUL; DEC N
4) ---   ADD XINC,BPTR; SETMA; MI<FM; BGT LOOP
```

Since the length of the loop was already decided by the number of SETMA's, these blank spots cause no harm to the speed. It is the number of cycles in the loop, not the number of columns, which determines speed. Extra columns simply mean longer intros, which the program only goes through once anyway unless it's part of a nested loop.

In loops with several Adder or Multiplier operations, it often happens that one such instruction will be a "pusher" for another in another column.

```
1) (code)                FMUL DPY,MD (code)
2) " FMUL DPX,DPY       FMUL "
3) " FMUL               FMUL "
3) " FMUL               "
5) " DPX(1)<FM         "
6) "
```

In column 2, lines 2 and 3 are illegal, as those lines already contain FMUL's (which will do the pushing for column 2 as well as column 1). However, it may be advantageous to the programmer to note to himself somehow that FMUL's do belong there, in case things in the first column get moved around for some reason. This is the purpose of such notation as (fmul) or (fadd).
Thus:

```
1) (code)                     FMUL DPY,MD (code)
2) " FMUL DPX,DPY                (fmul) "
3) " FMUL                        (fmul) "
4) " FMUL DPX,DPY                DPY<FM "
5) " DPX(1)<FM                   "
6) " "                           "
```

Now, if pieces of the first column were moved down a couple of lines for some reason,

```
1) (code)                     FMUL DPY,MD (code) DPX(1)<FM
2) "                             (fmul) "
3) "                             (fmul) "
4) " FMUL DPX,DPY                DPY<FM "
5) " FMUL                        "
6) " FMUL                        "
```

the programmer would be reminded to put real FMUL's back on those lines.

When writing loops with a small number of cycles, these reminders can also help one keep track of the columns, as in:

```
---  ---  ---
ADD XINC,APTR; SETMA  DPY<MD  FMUL  FADD FM,FA; DEC N
FADD; BGT LOOP
```

This gets a vector from memory, squares each element and adds the squares together (sort of a dot product between vector A and itself). The seemingly empty columns, which disappear when the loop is written in proper form (see below), are necessary in order to write the intro properly. If one left out the second column, for example, his intro would start with:

```
MOV APTR,APTR; SETMA
DPY<MD
ADD XINC,APTR; SETMA; FMUL DPY,MD
```

Clearly, the first MD will not be the first element fetched. By the time it gets down to FADD FM,FA in the loop, something which doesn't belong will be added in.

2-9
This is what the intro and loop should look like:

MOV APTR,APTR; SETMA
FADD ZERO,ZERO "initialize FA=0"
ADD XINC,APTR; SETMA; FADD
DPY<MD
ADD XINC,APTR; SETMA; FMUL DPY,MD
DPY<MD; FMUL
ADD XINC,APTR; SETMA; FMUL DPY,MD

LOOP: DPY<MD; FMUL; FADD FM,FA; DEC N
ADD XINC,APTR; SETMA; FMUL DPY,MD; FADD; BGT LOOP

(answer)<FA
2.7 DROPPING OUT ONE EARLY

1) --- (code) (code)
2) ADD XINC,APTR; SETMA " "
3) (code) " "
4) ADD XINC,BPTR; SETMA " "
5) (code) " "
6) " ADD XINC,CPTR; SETMA "
7) " (code) " DEC N
8) " " ADD XINC,DPTR; SETMA; MI<DPX; BGT LOOP

Here, there are 2 memory reads in the first column, one read in the second column, and a store in the last column. When writing the intro, the pointers should be taken care of as follows:

MOV APTR,APTR; SETMA
SUB XINC,DPTR; (code)
MOV BPTR,BPTR; SETMA
(code)
.
.
ADD XINC,APTR; SETMA; (code)
(code) "
ADD XINC,BPTR; SETMA; "
(code) "
" MOV CPTR,CPTR; SETMA
" (code)
"

If the memory reference in the second column of the loop was a store instead of a read, the problem would become more complicated. By the time the counter went down to zero and the last result was stored at DPTR, an extra C would have been stored, possibly over a valuable piece of data, such as the beginning of vector D. Or if instead of ADD XINC,CPTR; SETMA; MI<DPY in the second column, we had DPY<FA (where FA is cumulative, as in the dot product) and later stored DPY into CPTR after getting out of the loop, an extra FA would have been computed and DPY would contain an incorrect answer. In this case, it would be wise to drop out of the loop one time early. One would put an extra DEC N somewhere in the intro, so that the loop would be done N-1 times. Then, after the loop, write just the last column (not including DEC and the branch, of course), which is all that remains to be done from the loop anyway.

2-11
Example: This does a dot product of vectors A and B, and also outputs the square of each updated sum into vector D.

<p>|          | FMUL DPX,MD | --- |
|---|---|</p>
<table>
<thead>
<tr>
<th>ADD XINC,APTR; SETMA</th>
<th>(fmul)</th>
<th>FMUL DPY,DPY</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD XINC,BPTR; SETMA</td>
<td>FADD FM,FA</td>
<td>FMUL</td>
</tr>
<tr>
<td>DPX&lt;MD</td>
<td>FADD</td>
<td>DEC N</td>
</tr>
<tr>
<td>---</td>
<td>DPY&lt;FA</td>
<td>ADD XINC,DPTR; SETMA; MI&lt;FM;</td>
</tr>
<tr>
<td>---</td>
<td>---</td>
<td>BGT LOOP</td>
</tr>
</tbody>
</table>

When it is going through the loop for the last time and storing the very last thing in D (column 3), it is also simultaneously doing extra executions of columns 1 and 2. Normally, that doesn't matter, but in this case, something extra is being added to the cumulative sum of the dot product (column 2), which was completed the previous time through the loop. By dropping out of the loop before its last time around, this error is avoided:

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th>---</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOV APTR,APTR; SETMA</td>
<td>&quot;to cause dropping out early</td>
</tr>
<tr>
<td>DEC N</td>
<td></td>
</tr>
<tr>
<td>MOV BPTR,BPTR; SETMA</td>
<td>&quot;to nullify the first ADD XINC,DPTR</td>
</tr>
<tr>
<td>DPX&lt;MD</td>
<td></td>
</tr>
<tr>
<td>SUB XINC,DPTR</td>
<td></td>
</tr>
<tr>
<td>ADD XINC,APTR; SETMA;</td>
<td></td>
</tr>
<tr>
<td>ADD XINC,BPTR; SETMA;</td>
<td></td>
</tr>
<tr>
<td>DPX&lt;MD;</td>
<td></td>
</tr>
<tr>
<td>LOOP:</td>
<td></td>
</tr>
<tr>
<td>ADD XINC,APTR; SETMA</td>
<td></td>
</tr>
<tr>
<td>ADD XINC,BPTR; SETMA;</td>
<td></td>
</tr>
<tr>
<td>DPX&lt;MD;</td>
<td></td>
</tr>
<tr>
<td>OUT:</td>
<td></td>
</tr>
<tr>
<td>MOV CPTR,CPTR;</td>
<td></td>
</tr>
<tr>
<td>SETMA; MI&lt;DPY; FMUL</td>
<td></td>
</tr>
<tr>
<td>FMUL</td>
<td></td>
</tr>
<tr>
<td>ADD XINC,DPTR; SETMA; MI&lt;FM;</td>
<td></td>
</tr>
<tr>
<td>RETURN</td>
<td></td>
</tr>
</tbody>
</table>

Notice that the (fmul) in column 2 became a real FMUL in the intro.

OUT starts just the last column. The next line stores the completed dot product.
One might wish to come out one early even if one doesn't strictly need to, if the loop is long and there are only a couple of lines in the last column:

```
1) (code)  (code)
2) " SETMA "
3) "    "
4) "    " SETMA; MI<DPX
5) "    "
6) " SETMA
7) "    "
8) " SETMA
9) "    "
10) " SETMA
11) "    " DEC N
12) " SETMA BGT LOOP
```

In this case, coming out of the loop one time early and adding on the last 4 lines afterward would save going through 8 cycles for nothing.

### 2.8 INTERACTION BETWEEN COLUMNS

In order to fit things into complicated loops without creating op-code conflicts, the AP programmer takes advantage of results (e.g. MD, FA) which are the same for one or more cycles after it is first available. Sometimes he will purposely delay the pushing of an answer through a pipeline by leaving out "pushers". But he must be careful of the way the columns interact with each other within the loop.

```
1) FMUL DPX,DPY .
2) .       FMUL DPY(3),DPX(2)
3) .       FMUL
4) FMUL     .
5) FMUL     DPY(1)<FM
6) DPX(1)<FM  .
```

The FMUL's in column 2 will act as "pushers" for the FMUL DPX,DPY in column 1, whose answer will come out on line 4 instead of line 6 as desired and will disappear forever when replaced by a new FM on line 5. Notice the FMUL on line 4 in column 1 acts as a pusher for column 2, which was planned for.
Another example:

<table>
<thead>
<tr>
<th></th>
<th>(code)</th>
<th></th>
<th>(code)</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1)</td>
<td>(code)</td>
<td>DPX&lt;MD</td>
<td>(code)</td>
<td></td>
</tr>
<tr>
<td>2)</td>
<td>ADD XINC, APTR; SETMA</td>
<td></td>
<td>DPX&lt;PA</td>
<td></td>
</tr>
<tr>
<td>3)</td>
<td>(code)</td>
<td>FADD FM, DPX</td>
<td>(code)</td>
<td></td>
</tr>
<tr>
<td>4)</td>
<td>&quot;</td>
<td>(code)</td>
<td>&quot;</td>
<td></td>
</tr>
</tbody>
</table>

The DPX of column 2 line 3 will not be the same as what was stored into it in column 2, line 1. It will be FA from column 3, line 2.

### 2.9 Changing DPA

Because one can access things in Data Pad much faster than things in memory, it makes sense to store things from memory into Data Pad if they will be used again. For example, if one is going to use an N-element vector for several different computations, one could store it in DPX(0), DPX(1),...,DPX(N-1). Because the Data Pad indices can only be accessed from -4 to +3 with a static DPA, it becomes useful to leave the index alone and change DPA.

Storing vector A in DPX is basically the repeated operation of DPX<MD; INC DPA. If DPA is initially set to zero, then the first element will be stored into DPX(0). INC DPA will increase DPA for the next instruction. Thus: DPX<MD; INC DPA "refers to DPX(0)"

DPX<MD "refers to DPX(1)

The ways to set DPA to zero:

CLR# (S-Pad name); SET DPA "uses up S-Pad field"

or

DB=ZERO; LDD DPA "uses up Adder field"

This loop will read a vector from memory into Data Pad X:

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th>---</th>
<th>---</th>
<th>---</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD XINC, APTR; SETMA</td>
<td>---</td>
<td>DPX&lt;MD; INC DPA; DEC N</td>
<td>---</td>
</tr>
</tbody>
</table>

With intro:

MOV APTR, APTR; SETMA
CLR# APTR; SET DPA
ADD XINC, APTR; SETMA

LOOP: DPX<MD; INC DPA; DEC N

ADD XINC, APTR; SETMA; BGT LOOP

2-14
2.10 NON-MEMORY-LIMITED LOOPS

A non-memory-limited loop is a loop in which 2 times the number of memory references is less than the number of same-op-code-field operations required. For example, if there are 5 Floating Adder operations to be done (FADD, FSUB, FSUBR, etc.) but only 2 memory references (a fetch and a store), the 5 Adder operations cannot fit into 4 cycles.

Incidentally, "pushers" don't count in figuring out how many cycles are needed. In a 5-cycle loop with 5 different Adder operations, the Adder instructions become each other's pushers.)

Recall that in memory-limited loops, the first instruction in column 1 usually starts on line 2, to avoid S-Pad conflicts on the next-to-last line. (See last paragraph of Section 2.4). This is not necessary in non-memory-limited loops.

The following loop will test whether each element of a vector in DPY is within the range between a maximum limit and minimum limit. If so, the element is added to a cumulative sum. The maximum limit is conveniently located in MD, and the minimum limit in FM, by the grace of whatever program uses this loop. Neither FM nor MD change during this loop's execution.

| FSUB DPY,MD | BFGT BIGGER | (fadd) |
| FSUB FM,DPY | BFGT SMALL  | DPX<FA; DEC N |
| (fadd) INCDPA | FADD DPY(-1),DPX, BGT LOOP |

Note that the BFGT instruction tests FA of the previous cycle.

2.11 A 1-CYCLE LOOP

For the 1-cycle dot product, it is assumed that the vectors are already in Data Pad, starting at DPX(0) and DPY(0) (where DPA=0). Obviously, vectors longer than 32 elements cannot be handled this way (or can only be handled in segments of 32 or less).

This is what the loop really looks like:

| FMUL DPX,DPY; INCDPA | (fmul) (fmul) FADD FM,FA; DEC N | (fadd) BGT LOOP |

The FMUL and FADD instructions become their own "pushers".
$TITLE DOTPROD
$ENTRY DOTPROD

N $EQU 0  "number of elements in each vector
CPTR $EQU 1  "where to store answer

DOTPROD:  CLR# N; SETDPA
          FMUL DPX,DPY;  "do A(1)*B(1)
              INCDPA;
              DEC N  "set drop out early
              FMUL DPX,DPY;
              INCDPA  "DPA to 2
              FMUL DPX,DPY;
              INCDPA  "DPA to 3
              FADD ZERO,ZERO  "init. FA=0
              FMUL DPX,DPY;
              INCDPA  "DPA to 4
              FADD FM,ZERO;
              DEC N;  "A(1)B(1) in Adder
              INCDPA  "decrement counter
LOOP:    FMUL DPX,DPY;
              INCDPA  "DPA to DPA+1
              FADD FM,FA;
              DEC N;  "add A(m-3)B(m-3) to sum
              BGT LOOP  "decrement counter
OUT:     DPX<FA; FADD
          FADD DPX,FA  "store cumulative FA
          FADD
          MOV CPTR,CPTR; SETMA; MI<FA; "store answer
          RETURN

$END

This particular sort of loop has a problem with the Floating Adder, in that a cumulative FA needs at least 2 cycles to accumulate each new addition. Hence, the 1-cycle loop is actually operating with 2 mutually exclusive cumulative FA's, interwoven with each other:

FADD FM,FA,
FADD FM,FA
FADD FM,FA
FADD FM,FA
FADD FM,FA
FADD FM,FA

At the end of all this, they (the two strings of sums) need to be added to each other. (See OUT, the label after LOOP).
This also illustrates the practice of dropping out of the loop one time early. If it didn't drop out early, the last (unneeded) FADD FM,FA of the loop would push out one of the 2 cumulative FA's. By the next cycle it would be gone forever. By dropping out early, DPX<FA can be done before it's too late.

This line of reasoning can eventually lead one to the idea that the last column of the loop (see beginning of Section 2.11) is unnecessary, since there is no way for the Adder result to come out in time for the next FADD FM,FA. The FADD FM,FA of each of the two strings of cumulative FA's will push out the other string. So the loop need only be of the form:

\[
\text{FMUL DPX,DPY; INCDPA } \quad (\text{fmul}) \quad (\text{fmul}) \quad \text{DEC N } \quad \text{FADD FM,FA; BGT LOOP}
\]

This is one column less than before, which means that there will be one column's worth (in this case, one line) less to put in the intro. It will also not be necessary to come out of the loop one time early, as there is no extra FADD FM,FA to push away something needed. It is still necessary to add the 2 cumulative FA's together at the end.

```
$TITLE DOTPROD
$ENTRY DOTPROD

N $SEQU 0
CPTR $SEQU 1

DOTPROD: CLR# N; SETDPA
FMUL DPX,DPY;
INCDPA;
FADD ZERO,ZERO
FMUL DPX,DPY;
INCDPA;
FADD ZERO,ZERO
FMUL DPX,DPY;
INCDPA;
DEC N

LOOP: FMUL DPX,DPY;
INCDPA;
DEC N;
FADD FM,FA;
BGT LOOP

OUT: DPX<FA; FADD
FADD DPX,FA
FADD
MOV CPTR,CPTR; SETMA; MI<FA; "store answer

$END
```
SECTION 3
CAVEAT PROGRAMMER (Let the Programmer Beware)

3.1 CALLING ANOTHER SUB-ROUTINE

The JSR instruction allows one program to utilize another program, for example the divide sub-routine (DIV). In order to do this, one must declare DIV external ($EXT DIV) so that the assembler and linker will know what to do with the otherwise undefined symbol. One must also save everything he will need when program execution gets back to his main program. Depending upon what was used in the called sub-routine, some things may remain untouched. Commonly one should not count on being able to leave things in the Adder or Multiplier. Parts of Data Pad may also be changed, or DPA may change. S-Pad will probably not remain inviolate. (Remember, it's the S-Pad register number, not name, which is important.) These things need to be checked before doing a JSR.

3.2 OTHER THINGS TO WATCH OUT FOR

The rest of this section consists of various short examples, cautions, and reminders.

DPX<MD; DPY<DPX(1)
Illegal. Data Bus is assigned twice. (The above is really DPX<DB; DB=MD; DPY<DB; DB=DPX(1).)

DPX<MD; DPY<MD is legal. (DB=MD; DPX<DB; DPY<DB)

DPX<FA; DPY<FM
Legal. FA and FM don't use the Data Bus.

DPX<FA; DPY<FM; DPX(1)<MD
Illegal. Data Pad X is being written into twice (different indices). Within each cycle, there should be no more than one of each of the following:
- write into DPX
- write into DPY
- read from DPX
- read from DPY

The exception is when reading out of a Data Pad more than once but using the same index:
- FADD DPX,FA; FMUL DPX,FA; DPY(1)<DPX is legal.
- FADD DPY,DPY; FMUL DPY,DPY is legal.
- FADD DPX,FA; FMUL DPX(1),FA is not legal.

FADD DPX,DPY; DPY<MD
The old value of DPY, before MD replaces it, is used in the sum.
DB=4; LDSPI XINC; LDDPA; DPX(2)<FM
Both DPA and the contents of XINC will become 4, but the previous DPA is used in referencing DPX(2).

SUB# XINC,APTR; BGT OUT
Illegal. The # uses the condition field (branch).

THE $END
AP-120B APAL
ARRAY PROCESSOR ASSEMBLY LANGUAGE MANUAL
7275-01

FPS-7275-01
© FLOATING POINT SYSTEMS, INC. 1976
ALL RIGHTS RESERVED
PRINTED IN THE UNITED STATES OF AMERICA
REVISION 01, FEBRUARY 26, 1976
# TABLE OF CONTENTS

Section 1 - INTRODUCTION 1-1

Section 2 - BASIC SYNTAX 2-1
  2.1 Character Set 2-1
  2.2 Symbol Names 2-1
  2.3 Numeric Constants 2-1
  2.4 Expressions 2-2

Section 3 - SOURCE PROGRAM STATEMENTS 3-1
  3.1 Comment Statements 3-1
  3.2 Instruction Statements 3-1
  3.3 Pseudo Operations Statements 3-3
  3.4 Order of Program Statements 3-5
  3.5 A Sample Program 3-6

Section 4 - OPERATING PROCEDURES 4-1
  4.1 Using APAL 4-1
  4.2 Listing Format 4-2
  4.3 A Sample Assembly listing 4-4

Section 5 - ERROR MESSAGES 5-1

Appendix A  A-1

Appendix B  B-1
  B.1 S-Pad Op-code Group  B-2
  B.2 Memory Address Op-code Group  B-3
  B.3 Table Memory Address Op-code Group  B-3
  B.4 Data Pad Address Op-code Group  B-3
  B.5 Branch Op-code Group  B-4
  B.6 Floating Adder Op-code Group  B-4
  B.7 Floating Point Multiply Op-code Group  B-6
  B.8 Data Pad X Op-code Group  B-6
  B.9 Data Pad Y Op-code Group  B-7
  B.10 Memory Input Op-code Group  B-7
  B.11 Data Pad Bus Op-code Group  B-8
  B.12 Special Operation Op-code Group  B-8
  B.13 I/O Op-code Group  B-11

Appendix C  C-1
  C.1 Table Memory Symbols
  C.2 Elementary Function Tables  C-2

Appendix D  D-1
  D.1 Example Output form APAL
SECTION 1
INTRODUCTION

APAL (Array Processor Assembly Language) is a cross-assembler written in Fortran IV which provides a two-pass assembly of symbolic coding for the AP-120B.

APAL is a conventional assembly language, and as such, should pose no difficulties to programmers familiar with using assembly language on other computers.

On typical 16-bit mini-computers, APAL requires approximately 24K of available memory to operate as supplied.
SECTION 2
BASIC SYNTAX

2.1 CHARACTER SET

APAL recognizes the following characters:

<table>
<thead>
<tr>
<th>Character Set</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Alphabetic</td>
<td>A thru Z</td>
</tr>
<tr>
<td>Numeric</td>
<td>Ø thru 9</td>
</tr>
<tr>
<td>Special</td>
<td>+ - * / . $ space tab = &lt;</td>
</tr>
<tr>
<td></td>
<td>( ) ; , : &quot; # &amp; !</td>
</tr>
</tbody>
</table>

2.2 SYMBOL NAMES

Symbol names may be of any length, however only the first six characters of a name are significant. The first character of a name must be an alphabetic character, the subsequent characters may be either letters of numbers.

Examples: LOOP
          A6
          STARTHERE

Symbols are given a value in any of three ways:

1. Being defined by a $EQU pseudo-op.
2. Being used as a label.
3. Being declared $EXTERNAL.

2.3 TABLE MEMORY SYMBOLS

A symbol with a value preset to the address of each of the constants in Table Memory ROM is predefined in APAL. These symbols all start with a "!" to avoid conflict with any user defined symbol. They may be used in expressions in the same manner as ordinary symbols.

A complete list of these symbols is in Appendix C. For example, to fetch PI from Table Memory, and add it to a number in DPX(2)

LDTMA; DB=!PI "fetch PI from TM
NOP "Wait (or do something else)
FADD TM, DPX(2) "Add PI to DPX(2)
2.4 NUMBERIC CONSTANTS

Numbers may be written in four radices: octal, decimal, binary, or hex. In each radix, a number may be either signed or unsigned. Unsigned numbers may range from 0 to 65535. Signed numbers may range from -32768 to +32767. The radix of a number is established by a radix identifying character which is written immediately after the number. Octal numbers are denoted by a "O" immediately following the number. Decimal is denoted by a ".", binary by a "B" and Hex by an "X". The first digit of a hex number must be a numeric character. The default radix, if a radix identifier is not used, is octal.

Examples: Octal integers: 177777
-40727K
-10

Decimal integers: 32767.
-10000.
+10.

Binary integers: 101110110B
-101B

Hex integers: 0ABCDX
123FX
0CX

2.5 EXPRESSIONS

Expressions may be used whenever a numeric value is required. Expressions are made up of operands and operators.

2.5.1 Operands. Operands may be symbol names, numeric constants, or the location counter, denoted by ".".

Examples: TBLADR
598X

2.5.2 Operators. Operators denote operations of addition ("+"), subtraction ("-"), multiplication ("*"), or division ("/"") upon a pair of operands.

Some sample expressions:

TBLADR + 37
. + 9.
LOOP + 6 * A

Expressions are evaluated from left to right, modulo $2^{16}$. 

APAL 2-2
SECTION 3
SOURCE PROGRAM STATEMENTS

APAL source statements may be divided into three categories:

1. Comment statements
2. Instruction statements
3. Pseudo-op statements

Comment statements allow program documentation, instruction statements contain the actual symbolic machine code, and pseudo-op's provide directives to APAL during the assembly process. APAL statements have a basically free format: spaces and tabs may be used as desired to improve legibility.

3.1 COMMENT STATEMENTS

Everything on a line after a quote mark (") is treated as a comment by APAL. A line which contains only comments or a line that is completely blank is a comment statement, and is ignored during the assembly process. Carriage return terminates a comment.

3.2 INSTRUCTION STATEMENTS

An APAL assembly language instruction statement has the general format of:

Label: Op-code fields "Comments"

The label and comments are optional. The assembler processes the op-code fields and generates one 64-bit program word for each instruction statement.

3.2.1 Label Field. A label is a user-defined symbol which is assigned the value of the current location counter and entered into the user symbol table. A label is a symbolic means of referring to a specific location within a program. If present, a label always occurs first in an instruction statement and must be terminated by a colon. For example, if the current location is 76 the instruction statement:

LOOP: FADD DPX, DPY "LOOP HERE"

Assigns the value of 76 to the symbol "LOOP".

APAL 3-1
3.2.2 Op-code field(s). The Op-code field follows the label field in an instruction statement and contains one or more AP-120B op-code mnemonic. Individual op-codes in an instruction are separated from each other by a semicolon ";". The last op-code in an instruction is not terminated by a semicolon. This tells the assembler when it has reached the end of a complete AP-120B instruction statement. For example, both of the following instruction statements are equivalent:

LOOP: FADD DPX, DPY; FMUL TM, MD; BFGT DONE

or

LOOP: FADD DPX, DPY;
     FMUL TM, MD;
     BFGT DONE

Each is one instruction statement, which assembles into one 64-bit instruction word. Thus, one instruction statement may be continued over as many lines as desired to achieve a readable program document. Instruction statements are terminated by an op-code field which is not followed by a semicolon: not by the end of a line.

Op-codes may be written in any order preferred within any given instruction statement. The assembler will flag with an error message any conflicts between op-codes.

Some op-codes require operands as arguments. The operand(s) are separated from the op-code by a space or tab, and from each other by a comma. Some example op-codes:

No operands:  HALT; RETURN
One operand:  FABS MD; BFGT LOOP
Two operands: FADD DPX, DPY; FMUL TM, MD

If an operand is missing or improper, the assembler will give an appropriate error message.

A listing of the various AP-120B op-codes is contained in Appendix A.

3.2.3 Comment Field. The remainder of any line following a quote mark ("'') is treated as a comment by the assembler and ignored. The comment field is terminated by a carriage return. Thus, in the previous example, we could write:
LOOP: FADD DPX, DPY; "DO AN ADD
FMUL TM, MD; "AND A MULTIPLY
BFGT DONE "AND A BRANCH
"ALL IN ONE INSTRUCTION

As before, an instruction statement is ended by the absence of a semicolon following the last op-code in that instruction.

3.3 PSEUDO OPERATIONS STATEMENTS

Psuedo-operations are directives to the assembler which control certain aspects of the assembly translation process. Each psuedo-op must appear on a separate line in the source text. All psuedo-op names start with a "#". As with instruction statements, psuedo-op statements may be labeled and have comments.

3.3.1 $EQU. This operator equates a symbol to an expression. If user defined symbols are used in the expression they must have been previously defined in the program.

Examples: A $EQU 321
          LOOP $EQU LOC + 3
          HERE $EQU . - 3
          MASK $EQU 132*3+6

Alternatively, the characters "=" may be used in place of "$EQU"

A = 6
X = A*3

When so used, the "=" must be both preceeded and followed by a least one space or tab character.

3.3.2 $LOC. $LOC sets the current location counter to the value of an expression. If symbols are used in the expression they must have been previously defined earlier in the program.

Examples: $LOC 300
          $LOC . + 6 "LEAVE NEXT SIX UNUSED
          $LOC LOOP + 10

Caution: $LOC should not be set to an absolute address, as in the first example, if the assembly output is to be linked re-locatably with other programs.

3.3.3 $END. $END causes APAL to terminate the assembly.

APAL 3-3
3.3.4 $VAL. This operator defines 6 bits worth of data to fill one program word. The data is specified as four 16-bit integers, which represent the four 16-bit quarters of a program word. The four expressions are separated by commas.

Examples: $VAL -377, 104763, 10., LOOP + 6
          $VAL 0, 0, 2000, 33

3.3.5 $FP. This operator fills the right-most 38-bits of a program word with a specified floating-point number. The left-hand 26-bits of the word are cleared.

Examples: $FP 6.0023E23
          $FP 2
          $FP E-17
          PI: $FP 3.141592654 "PI IS HERE"

Note: a floating-point number (say a constant for an algorithm) can be read out of Program Source memory and onto the Data Pad Bus using a "RPSF" op-code. As an example, to load the contents of location "PI" into Data Pad X:

       RPSF PI; DPX=DB "GET PI INTO DPX"

3.3.6 $TITLE. This pseudo-op names a program. The name need not be unique from other symbols in the program. The $TITLE pseudo-op must occur first in the program, before any other pseudo-ops or instruction statements.

Examples: $TITLE FFT
          $TITLE DIVIDE

3.3.7 $ENTRY. This pseudo-op declares a symbol to be global; i.e., a symbol which is defined in this program and may be referenced by other separately assembled programs. The identified symbols must be defined in this program either by an "$SEQU" pseudo-op or by being used as a label. $ENTRY pseudo-ops must occur before any instruction statements in the program.

If the symbol is to be an entry point for Host Computer Fortran Calls, then following the symbol name must be the number of S-Pad parameters expected in the CALL. This may be a number from 0-17, and is separated from the symbol name by a comma.

Examples: $ENTRY A
          $ENTRY B,6 "Expect 6 S-Pad parameters"
          $ENTRY C,0 "Expect 0 S-Pad parameters"

APAL 3-4
3.3.8 $\text{EXT}$. This pseudo-op declares global symbols which are referenced by this program, but are defined by another separately assembled program. $\text{EXT}$ pseudo-ops must occur in the program before any instruction statements. Symbol names are separated by commas.

Examples: $\text{EXT FLOAT, SCALE, FFT}$  
$\text{EXT DIVIDE}$

3.4 ORDER OF PROGRAM STATEMENTS

There is definite ordering of statement types with a program. The $\text{TITLE}$ pseudo-op comes first. Next, if present, any $\text{ENTRY}$ and $\text{EXT}$ pseudo-ops. The program body, i.e. the code, then occurs. Finally comes the $\text{END}$ pseudo-op. Statement order:

$\text{TITLE}$  pseudo-op  
$\text{ENTRY}$  pseudo-op(s)*  
$\text{EXT}$  pseudo-op(s)*  
"code, etc."*  
  
$\text{END}$  pseudo-op

*Need not be present.
3.5 A SAMPLE PROGRAM

$TITLE DØTPR
$ENTRY DØTPR, 6
"VECTøR DØT PRODUCT
"DØES C(0) = SUM ( A(MI) * B(MJ) ) FOR M = 0 TO N-1
"

--- STATISTICS ---
"AUTHøR: A·E· CHARLESVøRTH, JULY 75
"REVISION 1·3 FEB 76 CHANGED ENTRY
"SIZE: 9 LOCATIONS
"SPEED: 2 MEMORY REFERENCES PER POINT
"SCRATCH: SP: 0·4·5; DPX: 0 (RELATIVE TO DPA)

"S - PAD PARAMETERS:
A $SEQU 0 "BASE ADDRESS OF A
I $SEQU 1 "INCREMENT FOR A
B $SEQU 2 "BASE ADDRESS OF B
J $SEQU 3 "INCREMENT FOR B
C $SEQU 4 "ADDRESS OF C
N $SEQU 5 "VECTOR LENGTH

DØTPR: MØV A·A; SETMA
MØV B·B; SETMA
DPX<MD;
INC N
ADD I·A; SETMA;
FADD ZERØ, ZERØ

LOØP: FMUL DPX<MD;
FADD;
DEC N
BEQ DØNE;
FMUL;
ADD J·B; SETMA
DPX<MD;
FMUL
FADD FM·FA;
ADD I·A; SETMA;
BR LOØP

DØNE: MI·FA; MØV C·C; SETMA;
RETURN
SEND

APAL 3-6
4.1 USING APAL

APAL assembles a file of source text containing an AP-120B program into a relocatable object file. Optionally an assembly listing is produced.
APAL first requests whether another assembly is to be done:

DONE? 1=YES, 0=NO:

A response of "1" will cause APAL to exit to the system monitor. A "0" will signal APAL that another assembly is to be done.
APAL then requests the names of the three files to be used for source, object, and listing and errors respectively. The program requests the name of the source file by outputting to the user console:

SOURCE FILE=

The user responds by entering the desired program file name. APAL then requests the name of the file to receive the relocatable object output by outputting:

OBJECT FILE=

The user responds by entering the desired object file name. APAL then requests the name of the file to receive the assembly listing by outputting:

LISTING AND ERROR FILE=

The user replies by entering the name of the desired listing file.
Finally, APAL outputs:

LISTING? 1=YES, 0=NO:

A response of "1" will yield a full assembly listing, symbol table, and any error messages. A "0" will suppress the assembly and symbol table listings and put out only any error messages into the listing file.
Finally, if a listing was requested, APAL outputs:

LISTING RADIX? 1=HEX, 0=OCTAL:

A response of "1" will cause the assembly listing to be done in Hexadecimal (base 16). A "0" will make the assembly listing in Octal (base 8).
In each of the above cases, if the sought after file cannot be found or is otherwise unavailable, APAL types "??", and waits
for another user response.

An example dialogue is given below. The user desires to assemble an AP-120B program in file "FFT.AP" and put the object output into file "FFT.RB". The listing will be put out on the line printer. Of course, the precise details of how files and devices are named will depend on the particular operating system being used. The messages printed by the computer are underlined for clarity; a '+' means carriage return:
RUN APAL+
DONE? 1=YES, \(\emptyset\)=NO: 1+
SOURCE FILE = FFT.AP+
OBJECT FILE = FFT.RB+
LISTING FILE = LP:+
LISTING? 1=YES, \(\emptyset\)=NO: 1+
LISTING RADIX? 1=HEX, \(\emptyset\)=OCTAL: \(\emptyset\)+
DONE? 1=YES, \(\emptyset\)=NO: \(\emptyset\)+

4.2 LISTING FORMAT

Upon commencement of the assembly, APAL outputs:

```
APAL
###
PASS 1
```

"###" is the version number of the assembler being used. Any errors detected during pass one are output next. At the start of pass two APAL outputs:

```
PASS 2
```

The assembly listing follows. The listing contains the following information for each program statement:

<table>
<thead>
<tr>
<th>Columns</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-6</td>
<td>The location counter, if relevant.</td>
</tr>
<tr>
<td>7-8</td>
<td>Blank</td>
</tr>
<tr>
<td>9-14</td>
<td>The assembled data, if relevant.</td>
</tr>
<tr>
<td>15-16</td>
<td>Blank</td>
</tr>
<tr>
<td>17-132</td>
<td>The source statement</td>
</tr>
</tbody>
</table>

For program instruction statements the assembled data is presented as four numbers, representing bits 0-15, 16-31, 32-47, and 48-63 of each program source word.

At the end of pass two, APAL outputs

```plaintext
****   ###   ERRORS   ****
```

Where "###" is the number of errors detected. Finally, APAL outputs:

```
SYMBOL   NAME
```
Followed by the symbol table:

<table>
<thead>
<tr>
<th>Columns</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-6</td>
<td>Symbol Name</td>
</tr>
<tr>
<td>7-8</td>
<td>Blank</td>
</tr>
<tr>
<td>9-14</td>
<td>Symbol value</td>
</tr>
<tr>
<td>15</td>
<td>Blank</td>
</tr>
<tr>
<td>16-18</td>
<td>Symbol type:</td>
</tr>
<tr>
<td></td>
<td>Blank - local symbol</td>
</tr>
<tr>
<td></td>
<td>EXT - external symbol</td>
</tr>
<tr>
<td></td>
<td>ENT - entry symbol</td>
</tr>
</tbody>
</table>

In all of the above occurrence where a number (location, data value, etc.) is printed on the listing, the radix is either octal or hex, as specified by the user during the initial dialogue.
(INTENTIONALLY BLANK)
4.3 A SAMPLE ASSEMBLY LISTING

APAL
V2.1
PASS 1
PASS 2

$TITLE DØTPR
ENTRY DØTPR, 6
"VECTØR DØT PRODUCTS
"DØES C(0) = SUM ( A(MI) * B(MJ) ) FOR M = 0 TO N-1
"

--- STATISTICS ---
"AUTHØR: A. E. CHARLESWØRTH, JULY 75
"REVISED 1.3 FEB 76 CHANGED SENTRY
"SIZE: 9 LOCATIONS
"SPEED: 2 MEMORY REFERENCES PER PØINT
"SCRATCH: SP: 0-4, 5; DPX: 0 (RELATIVE TO DPA)

"S - PAD PARAMETERS:
000000 A $EQU 0 "BASE ADDRESS OF A
000001 I $EQU 1 "INCREMENT FOR A
000002 B $EQU 2 "BASE ADDRESS OF B
000003 J $EQU 3 "INCREMENT FOR B
000004 C $EQU 4 "ADDRESS OF C
000005 N $EQU 5 "VECTØR LENGTH

000000 040000 DØTPR: MOV A,A; SETMA "FETCH A(0)
000000 000000
000000 000000
000000 000060

000001 040210 MOV B,B; SETMA "FETCH B(0)
000000 000000
000000 000000
000000 000060

000002 001124 DPX<MDJ INC N "SAVE A(0)
000000 000000
045004 000000

000003 020101 ADD I,A; SETMA; "FETCH A(1)
155000 000000
000000 000000

APAL 4-4
000.04 001285  L00P:  FMUL DP;
         100000  FADD;
         000400  DEC N
         013400

00005  020310  BEQ DONE;
         000623  FMUL;
         000000  ADD J,B; SETMA
         010060

00006  000000  DPX<MD;
         000000  FMUL
         045004
         010000

00007  020101  FADD FM*FA;
         111115  ADD I,A; SETMA;
         000000  BR L00P
         000060

00010  040420  DONE:  MI<FA; MOV C,C; SETMA;
         000340  RETURN
         000000
         000160

$END

**** 0 ERRORS ****

SYMBOL VALUE

A     000000
I     000001
B     000002
J     000003
C     000004
N     000005
D0TPR 000000 ENT
L00P   000004
DONE   000010
SECTION 5
ERROR MESSAGES

APAL error messages are printed in the listing following
the offending statement. There are five basic error classes,
which are listed below along with the action taken by the
assembler:

O - Out of range: the offending numeric value was
truncated to the proper range.

C - Conflicting definitions: the first definition
was used.

M - Missing (or improper) argument: a value of zero
was used.

B - Bad syntax: the bad op-code field or pseudo-op
was ignored.

W - Warning of improper useage.

Error diagnostics issued by APAL consist of two lines.
The first line consists of the error number. The second
line contains the error class and error message. Following
are the assembler error messages, along with an explanation
as to the possible causes and/or cures.

1. W LINE BUFFER OVERFLOW
   An instruction statement was too long (600 characters
   maximum) for the listing buffer.

2. C MULTIPLY DEFINED SYMBOL
   A symbol may be defined only once in a program.

3. C CONFLICTING OP-CODES
   Two op-codes were used in an instruction statement which
   used the same instruction word bit fields.

4. O S-PAD ADDRESS OUT OF RANGE
   An S-Pad address was outside the legal range of 0-15.

5. O BRANCH ADDRESS OUT OF RANGE
   A branch address was more than 16 locations lower or
   15 locations higher than the current location.
6. C CONFLICTING BRANCH ADDRESSES
Only one branch address may be used in any given instruction statement.

7. M MISSING BRANCH ADDRESS
No target address was given for a branch op-code.

8. C CONFLICTING DATA PAD INDEXES
Only one value may be given to each Data Pad Index (XR, XW, YR, YW) per instruction statement.

9. M BAD OR MISSING EXPRESSION
The assembler could not process an expression.

10. M WRONG FADD ARGUMENT
A floating adder op-code had an invalid A1 or A2 operand.

11. M WRONG FMUL AGREEMENT
A FMUL op-code had an invalid M1 or M2 operand.

12. M MISSING FADD OR FMUL ARGUMENT
An operand was missing following a FADD or FMUL op-code.

13. C VALUE FIELD CONFLICT
Only one op-code which uses a 16-bit VALUE field operand may be used per instruction statement.

14. M MISSING DATA PAD INDEX
A Data Pad Index was missing from an op-code where it was needed.

15. M UNDEFINED OP-CODE
An op-code name was not a legal AP-120B instruction.

16. M $EXT SYMBOL IN EXPRESSION
An external symbol may not be used to form an expression.

17. M UNDEFINED USER SYMBOL
A user symbol was referenced which was not defined.

18. M MISSING ARITHMETIC OPERATOR
An arithmetic operator (+ - * /) was missing from an expression.

19. O INTEGER OVERFLOW
An integer constant was too large to fit in 16 bits.

APAL 5-2
20. B UNRECOGNIZED STATEMENT
A statement line was neither a comment, instruction, or pseudo-op statement.

21. M IMPROPER $LOC OR $EQU VALUE
The value of a $LOC or $EQU pseudo-op was either an undefined symbol or an improper expression.

22. M $EXT SYMBOL NOT ALLOWED
An external symbol may not be used as an argument for this op-code.

23. W MISSING $END
A program must terminate with a $END pseudo-op.

24. O DATA PAD INDEX OUT OF RANGE
A Data Pad Index must be between -4 and +3 inclusive.

25. B MISSING PARENTHESES
The right parenthesis following a Data Pad Index was missing.

26. M BAD DATA PAD INDEX EXPR
A Data Pad Index expression could not be resolved into a numeric value.

27. B COMMA MISSING
Only a comma may be used to separate pseudo-op arguments.

28. B SYMBOL MISSING IN $EXT PSEUDO-OP
No symbol names were found as arguments for an $EXT pseudo-op.

29. B MISSING SEP AFTER D.P. INDEX
An illegal character was found following a Data Pad Index.

30. B MULTIPLE PSEUDO-OPS
Only one pseudo-op statement may appear on a line.

31. M BAD FLOATING POINT NUMBER
A floating-point number was unacceptable to the assembler.

APAL 5-3
32. W ILLEGAL PSEUDO-OP POSITION
   If used, a $TITLE pseudo-op must appear first in
   a program, followed by any $EXT or $ENTRY pseudo-ops.

33. W $ENTRY SYMBOL NOT LOCAL
   An $ENTRY Symbol must not be $EXTERNAL also.

34. W UNREFERENCED $EXT SYMBOL
   A declared external symbol was never used in the program.

35. W UNDEFINED $ENTRY SYMBOL
   An $Entry symbol was not defined.

36. C DATA PAD BUS CONFLICT
   Only one data source may be enabled onto the Data Pad
   Bus per instruction statement.

37. M MISSING S-PAD ADDRESS
   An S-Pad op-code was missing its S-Pad Register Address.

38. M MISSING PROGRAM SOURCE ADDRESS
   An op-code requiring a program address, such as a JMP or
   JSR, was missing its address.

39. XW/YW CONFLICT
   If the value field is used in an instruction, an op-code
   which writes into Data Pad Y (such as DPY(2)<FM)) may be
   used also only if 1) no write into Data Pad X is done, or
   2) the indexes are the same for the writes into both
   DPX and DPY. Examples:

   Legal:  JSR SQRT; "Uses the value field
           DPY(2)<FM  "A store into DPY

   Legal:  JSR SQRT; "Uses the value field
           DPX(2)<FA; "Both Data Pad write indexes
           DPY(2)<FM  "are the same

   Illegal: JSR SQRT: "Uses the value field.
            DPX(-1)<FA; "the two Data Pad write
            DPY(2)<FM  "indexes are different
**APPENDIX A**

**SPECIAL CHARACTER USAGE**

<table>
<thead>
<tr>
<th>Character</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>+</td>
<td>integer addition operator</td>
</tr>
<tr>
<td>-</td>
<td>integer subtraction operator</td>
</tr>
<tr>
<td>*</td>
<td>integer multiplication operator</td>
</tr>
<tr>
<td>/</td>
<td>integer division operator</td>
</tr>
<tr>
<td>.</td>
<td>decimal point, current location</td>
</tr>
<tr>
<td>$</td>
<td>first character of pseudo-op names</td>
</tr>
<tr>
<td>space</td>
<td>symbol terminator</td>
</tr>
<tr>
<td>tab</td>
<td>symbol terminator</td>
</tr>
<tr>
<td>=</td>
<td>$EQU$ pseudo-op, $DB=op-code</td>
</tr>
<tr>
<td>(</td>
<td>preceeds a Data Pad index expression</td>
</tr>
<tr>
<td>)</td>
<td>terminates a Data Pad index expression</td>
</tr>
<tr>
<td>&lt;</td>
<td>used in DPX, DPY, and MI op-codes</td>
</tr>
<tr>
<td>;</td>
<td>op-code terminator</td>
</tr>
<tr>
<td>;</td>
<td>operand separator</td>
</tr>
<tr>
<td>:</td>
<td>label terminator</td>
</tr>
<tr>
<td>&quot;</td>
<td>comment start indicator (carriage return terminates)</td>
</tr>
<tr>
<td>#</td>
<td>S-Pad no-load indicator</td>
</tr>
<tr>
<td>&amp;</td>
<td>S-Pad bit-reverse indicator</td>
</tr>
<tr>
<td>!</td>
<td>first character of predefined symbols</td>
</tr>
</tbody>
</table>
( INTENTIONALLY BLANK )
APPENDIX B
AP-120B SYMBOLIC OP-CODES

The various AP-120B op-codes may be divided into 13 groups. One op-code from each group may be used in any given instruction statement, unless otherwise stated.

The following two symbols are used throughout this appendix:

<> Indicated optional operands or mnemonics. The item enclosed in the brackets (e.g., <#>) may or may not be coded, depending upon whether or not the associated option is desired.

Indicates a specific substitution is required. Substitute the desired address, name, number or mnemonic for the abbreviation underlined.

The following list of abbreviations are used to facilitate the op-code descriptions. They are explained in the section of the op-code group where they first occur:

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Meaning</th>
<th>Section in which described</th>
</tr>
</thead>
<tbody>
<tr>
<td>sh</td>
<td>S-Pad Shift</td>
<td>B.1</td>
</tr>
<tr>
<td>#</td>
<td>S-Pad no-load</td>
<td>B.1</td>
</tr>
<tr>
<td>sps</td>
<td>S-Pad Source register</td>
<td>B.1</td>
</tr>
<tr>
<td>spd</td>
<td>S-Pad Destination register</td>
<td>B.1</td>
</tr>
<tr>
<td>&amp;</td>
<td>Bit reverse</td>
<td>B.1</td>
</tr>
<tr>
<td>disp</td>
<td>Branch displacement</td>
<td>B.5</td>
</tr>
<tr>
<td>al</td>
<td>Floating Adder argument #1</td>
<td>B.6</td>
</tr>
<tr>
<td>a2</td>
<td>Floating Adder argument #2</td>
<td>B.6</td>
</tr>
<tr>
<td>idx</td>
<td>Data Pad index</td>
<td>B.6</td>
</tr>
<tr>
<td>m1</td>
<td>Floating Multiplier argument #1</td>
<td>B.7</td>
</tr>
<tr>
<td>m2</td>
<td>Floating Multiplier argument #2</td>
<td>B.7</td>
</tr>
<tr>
<td>dbe</td>
<td>Data Pad Bus enable</td>
<td>B.8</td>
</tr>
<tr>
<td>adr</td>
<td>address or value</td>
<td>B.8</td>
</tr>
</tbody>
</table>
B.1 S-PAD OP-CODE GROUP

Purpose: S-Pad integer arithmetic

Double Operand Op-codes                  Function
ADD<sh><#>    s<sp>  ADD s<sp> to s<sp>
SUB<sh><#>    s<sp>  SUBtract s<sp> from s<sp>
MOV<sh><#>    s<sp>  MOVE s<sp> to s<sp>
AND<sh><#>    s<sp>  AND s<sp> to s<sp>
OR <sh><#>    s<sp>  OR s<sp> to s<sp>
EQV<sh><#>    s<sp>  EQuivalence s<sp> to s<sp>

The result

Single Operand Op-codes                  Function
CLR<sh><#>    spd  Clear spd
INC<sh><#>    spd  INCrement spd
DEC<sh><#>    spd  DECrement spd
COM<sh><#>    spd  COMplement spd

The result of the above op-codes is SPFN (S-Pad Function).

Miscellaneous                  Function
LDSPNL    spd  LoaD Spd from PaNeL bus
LDSPE    spd  LoaD Spd from data pad bus Exponent
LDSP1    spd  LoaD Spd from data pad bus Integer
             (low 16-bits)
             LoaD Spd from data pad bus Table
             look-up bits
WRTEXP     enable WRiTe of EXPonent only into
WRTHMN     DPX, DPY or MI
WRTLMN     enable WRiTe of High MaNtissa only
             into DPX, DPY or MI
             enable WRiTe of Low MaNtissa only into
             DPX, DPY or MI

ABBREVIATIONS:

Name        Meaning
sh           S-Pad shift:
            Choices      Meaning
            (omitted)    no shift
            L            shift SPFN left once
            R            shift SPFN right once
            RR           shift SPFN right twice
#
            S-Pad no-load: If present, do not load SPFN into spd
            (S-Pad destination register). If specified, a branch
            group op-code may not be used in the same instruction
            statement.
sp s          S-Pad source register: a name, number or expression
            specifying a register number between 0 and 178.
S-Pad destination register: a name, number, or expression specifying a register number between 0 and 17g. SPFN is loaded into the S-Pad destination register unless S-Pad no-load (#) is specified.

& Bit reverse: if present, bit reverse the contents of sps before using. The bit reverse is done as specified by bits 13-15 of the Internal Status Register.

Op-code Examples: MOV 3,6
SUBL 1,15
ADDL# &PTR, BASE
DEC CTR
CLR 9.
LDSP 6

B.2 MEMORY ADDRESS OP-CODE GROUP

Purpose: to initiate Main Data Memory cycles

Op-codes Function

INCMA INCrement Memory Address
DECMA DECrement Memory Address
SETMA SET Memory Address from SPFN

B.3 TABLE MEMORY ADDRESS OP-CODE GROUP

Purpose: to initiate Table Memory fetches

Op-codes Function

INCTMA INCrement Table Memory Address
DECTMA DECrement Table Memory Address
SETTMA SET Table Memory Address from SPFN

B.4 DATA PAD ADDRESS OP-CODE GROUP

Purpose: to change the DPA (Data Pad Address) register

Op-codes Function

INCDPA INCrement Data Pad Address
DECDPA DECrement Data Pad Address
SETDPA SET Data Pad Address from SPFN
### B.5 BRANCH OP-CODE GROUP

**Purpose:** Conditional branches

<table>
<thead>
<tr>
<th>Op-code</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>BR</td>
<td>disp</td>
</tr>
<tr>
<td>BINTRQ</td>
<td>disp</td>
</tr>
<tr>
<td>BION</td>
<td>disp</td>
</tr>
<tr>
<td>BIOZ</td>
<td>disp</td>
</tr>
<tr>
<td>BFPE</td>
<td>disp</td>
</tr>
<tr>
<td>BFEQ</td>
<td>disp</td>
</tr>
<tr>
<td>BFNE</td>
<td>disp</td>
</tr>
<tr>
<td>BFGE</td>
<td>disp</td>
</tr>
<tr>
<td>BFGT</td>
<td>disp</td>
</tr>
<tr>
<td>BEQ</td>
<td>disp</td>
</tr>
<tr>
<td>BNE</td>
<td>disp</td>
</tr>
<tr>
<td>BGE</td>
<td>disp</td>
</tr>
<tr>
<td>BGT</td>
<td>disp</td>
</tr>
</tbody>
</table>

**RETURN**

**RETURN from subroutine**

**ABBREVIATION:**

disp  Branch displacement: the branch target address, an address between 16 locations behind and 15 locations ahead of the current location.

**Examples:**
- BR LOOP
- BGT .+3
- BFNE A-4

### B.6 FLOATING ADDER OP-CODE GROUP

**Purpose:** Floating-point adds

<table>
<thead>
<tr>
<th>Double Operand Op-codes</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>FADD &lt; a₁,a₂&gt;</td>
<td>Floating ADD (a₁+a₂)</td>
</tr>
<tr>
<td>FSUB a₁,a₂</td>
<td>Floating SUBtract (a₁-a₂)</td>
</tr>
<tr>
<td>FSUBR a₁,a₂</td>
<td>Floating SUBtract Reverse (a₂-a₁)</td>
</tr>
<tr>
<td>FAND a₁,a₂</td>
<td>Floating AND (a₁ and a₂)</td>
</tr>
<tr>
<td>FOR a₁,a₂</td>
<td>Floating OR (a₁ or a₂)</td>
</tr>
<tr>
<td>FEQV a₁,a₂</td>
<td>Floating EQUiValence (a₁ eqv a₂)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Single Operand Op-codes</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>FIX a₂</td>
<td>FIX a₂ to an integer</td>
</tr>
<tr>
<td>FIXT a₂</td>
<td>FIX a₂ to an integer, (Truncated)</td>
</tr>
<tr>
<td>FSSCALE a₂</td>
<td>Floating SCALE of a₂</td>
</tr>
<tr>
<td>FSCLT a₂</td>
<td>Floating SCALE of a₂, (Truncated)</td>
</tr>
<tr>
<td>FSMAC a₂</td>
<td>Format conversion, Signed 'magnitude to 2's complement</td>
</tr>
<tr>
<td>F2CSM a₂</td>
<td>Format conversion, 2's complement to signed magnitude</td>
</tr>
<tr>
<td>FABS a₂</td>
<td>Floating ABSolute value</td>
</tr>
</tbody>
</table>

APAL B-4
ADDER OPERANDS:

a1 Floating adder argument #1:

<table>
<thead>
<tr>
<th>Choices</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>NC</td>
<td>No Change (use previous a1)</td>
</tr>
<tr>
<td>FM</td>
<td>Floating Multiplier output</td>
</tr>
<tr>
<td>DPX&lt;(idx)&gt;</td>
<td>Data Pad X</td>
</tr>
<tr>
<td>DPY&lt;(idx)&gt;</td>
<td>Data Pad Y</td>
</tr>
<tr>
<td>TM</td>
<td>Table Memory data</td>
</tr>
<tr>
<td>ZERO</td>
<td>floating-point ZERO</td>
</tr>
</tbody>
</table>

a2 Floating adder argument #2:

<table>
<thead>
<tr>
<th>Choices</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>NC</td>
<td>No Change (use previous a2)</td>
</tr>
<tr>
<td>FA</td>
<td>Floating Adder output</td>
</tr>
<tr>
<td>DPX&lt;(idx)&gt;</td>
<td>Data Pad X</td>
</tr>
<tr>
<td>DPY&lt;(idx)&gt;</td>
<td>Data Pad Y</td>
</tr>
<tr>
<td>TM</td>
<td>Table Memory data</td>
</tr>
<tr>
<td>ZERO</td>
<td>floating ZERO</td>
</tr>
<tr>
<td>MDPX&lt;(idx)&gt;</td>
<td>use Mantissa from Data Pad X, and exponent from SPFN</td>
</tr>
<tr>
<td>EDPX (idx)</td>
<td>use Exponent Data Pad X, and mantissa from SPFN</td>
</tr>
</tbody>
</table>

ABBREVIATION:

idx  Data Pad index: A name, expression, or number which lies in a range of -4 to +3.

Op-code examples:  FADD TM, MD
                   FSUB DPX(3), DPY(-4)
                   FEQV DPX, DPY(C)
                   FAND ZERO, MDPX(2)
                   FSUBR NC, FA
                   FADD

Note: Up to four unique Data Pad indices may be specified in one instruction statement. In particular, only one indexing each may be used for reading from Data Pad X and Y, regardless of how many op-codes use the data read from Data Pad.
B.7 FLOATING POINT MULTIPLY OP-CODE GROUP

Purpose: Floating Point multiplies

<table>
<thead>
<tr>
<th>Op-code</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>FMUL m1,m2</td>
<td>Floating MULtiply m1 times m2</td>
</tr>
</tbody>
</table>

MULTIPLIER OPERANDS:

m1 Multiplier-operand #1

<table>
<thead>
<tr>
<th>Choices</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>FM</td>
<td>Floating Multiplier output</td>
</tr>
<tr>
<td>D PX&lt;idx&gt;</td>
<td>Data Pad X</td>
</tr>
<tr>
<td>D PY&lt;idx&gt;</td>
<td>Data Pad Y</td>
</tr>
<tr>
<td>TM</td>
<td>Table Memory</td>
</tr>
</tbody>
</table>

m2 Multiplier-operand #2

<table>
<thead>
<tr>
<th>Choices</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>FA</td>
<td>Floating Adder output</td>
</tr>
<tr>
<td>D PX (idx)</td>
<td>Data Pad X</td>
</tr>
<tr>
<td>D PY (idx)</td>
<td>Data Pad Y</td>
</tr>
<tr>
<td>MD</td>
<td>Memory Data</td>
</tr>
</tbody>
</table>

Examples: FMUL TM, MD
          FMUL D PX (AR), D PY (BI)
          FMUL

B.8 DATA PAD X OP-CODE GROUP

Purpose: Storing into Data Pad X

<table>
<thead>
<tr>
<th>Op-code</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>D PX&lt;idx&gt; &lt;FA</td>
<td>Store Floating Adder output into Data Pad X</td>
</tr>
<tr>
<td>D PX&lt;idx&gt; &lt;FM</td>
<td>Store Floating Multiplier output into Data Pad X</td>
</tr>
<tr>
<td>D PX&lt;idx&gt; &lt;DB</td>
<td>Store Data Pad Bus into Data Pad X</td>
</tr>
<tr>
<td>D PX&lt;idx&gt; &lt;d be</td>
<td>Store d be into Data Pad X</td>
</tr>
</tbody>
</table>

ABBREVIATIONS:

d be Data Pad Bus enable: has the same effect as an explicit Data Pad Bus op-code. (see B.11)

<table>
<thead>
<tr>
<th>Choices</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>ZERO</td>
<td>Floating zero</td>
</tr>
<tr>
<td>adr</td>
<td>adr</td>
</tr>
<tr>
<td>D PX&lt;idx&gt;</td>
<td>Data Pad X</td>
</tr>
<tr>
<td>D PX&lt;idx&gt;</td>
<td>Data Pad Y</td>
</tr>
<tr>
<td>MD</td>
<td>Memory Data</td>
</tr>
<tr>
<td>SPF N</td>
<td>S-Pad Function</td>
</tr>
<tr>
<td>TM</td>
<td>Table Memory data</td>
</tr>
</tbody>
</table>
Note: only one choice of Data Pad Bus enable may be made per instruction statement.

adr An address or numeric value. Any 16-bit integer expression is legal. A Floating Multiplier, Memory Input, Memory Address, Table Memory Address, or Data Pad Address op-code may not be used in an instruction statement where an "adr" is used.

Examples: DPX(3)<FM
          DPX(-2)<SPFN
          DPX< MD
          DPX(1)<DPY (<-2)
          DPX(-2)< -123

B.9 DATA PAD Y OP-CODE GROUP

Purpose: Storing into Data Pad Y

<table>
<thead>
<tr>
<th>Op-Code</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>DPY&lt;(idx)&lt;FA</td>
<td>Store Floating Adder output into Data Pad Y</td>
</tr>
<tr>
<td>DPY&lt;(idx)&lt;FM</td>
<td>Store Floating Multiplier output into Data Pad Y</td>
</tr>
<tr>
<td>DPY&lt;(idx)&lt;DB</td>
<td>Store Data Pad Bus into Data Pad Y</td>
</tr>
<tr>
<td>DPY&lt;(idx)&lt;dbe</td>
<td>Store dbe into Data Pad Y</td>
</tr>
</tbody>
</table>

Examples: DPY(-2)<FA
          DPY< MD
          DPY(2)<TM
          DPY(1)<39.

B.10 MEMORY INPUT OP-CODE GROUP

Purpose: Writing into Main Data Memory

<table>
<thead>
<tr>
<th>Op-codes</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>MI&lt;FA</td>
<td>Move Floating Adder output to the Memory Input reg.</td>
</tr>
<tr>
<td>MI&lt;FM</td>
<td>Move Floating Multiplier output to the Mem. Input reg.</td>
</tr>
<tr>
<td>MI&lt;DB</td>
<td>Move Data Pad Bus to the Memory Input Register</td>
</tr>
<tr>
<td>MI&lt;dbe</td>
<td>Move dbe to the Memory Input Register</td>
</tr>
</tbody>
</table>

Note: to effect a memory write, an op-code from the memory address group, or an "LDMA" op-code must also be included in the instruction statement to supply the memory address.

Examples: MI<FA; INCMA
          MI<DPX(3); DECMA
          MI<MD; SETMA; ADD 3,6
B.11 DATA PAD BUS OP-CODE GROUP

Purpose: to explicitly enable data onto the Data Pad Bus.

<table>
<thead>
<tr>
<th>Op-codes</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>DB=ZERO</td>
<td>enable ZERO onto the Data Pad Bus</td>
</tr>
<tr>
<td>DB=adr</td>
<td>enable adr onto the Data Pad Bus</td>
</tr>
<tr>
<td>DB=DPX&lt;idx&gt;</td>
<td>enable Data Pad X onto the Data pad Bus</td>
</tr>
<tr>
<td>DB=DPY&lt;idx&gt;</td>
<td>enable Data Pad Y onto the Data Pad Bus</td>
</tr>
<tr>
<td>DB=MD</td>
<td>enable Memory Data onto the Data Pad Bus</td>
</tr>
<tr>
<td>DB=SPFN</td>
<td>enable S-Pad Function onto the Data Pad Bus</td>
</tr>
<tr>
<td>DB=TM</td>
<td>enable Table Memory data onto the Data Pad Bus</td>
</tr>
</tbody>
</table>

Note: as mentioned earlier, only one data source may be enabled onto the Data Pad bus per instruction statement.

Examples: DB = 37  
            DB = DPX(-2)  
            DB = MD  
            DB = SPFN

B.12 SPECIAL OPERATION OP-CODE GROUP

Note: if an op-code from this group is chosen, an S-Pad Group op-code may not be used in the same instruction statement.

B.12.1 SPECIAL TESTS

Purpose: additional conditional branches

<table>
<thead>
<tr>
<th>Op-codes</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>BFLT disp</td>
<td>Branch on Floating adder Less Than zero</td>
</tr>
<tr>
<td>BLT disp</td>
<td>Branch on s-pad function Less Than zero</td>
</tr>
<tr>
<td>BNC disp</td>
<td>Branch on Non-zero Carry bit</td>
</tr>
<tr>
<td>BZC disp</td>
<td>Branch on Zero Carry bit</td>
</tr>
<tr>
<td>BDBN disp</td>
<td>Branch if Data pad Bus Negative</td>
</tr>
<tr>
<td>BDBZ disp</td>
<td>Branch if Data pad Bus Zero</td>
</tr>
<tr>
<td>BIFN disp</td>
<td>Branch if Inverse FFT flag Non zero</td>
</tr>
<tr>
<td>BIFZ disp</td>
<td>Branch if Inverse FFT flag Zero</td>
</tr>
<tr>
<td>BFLØ disp</td>
<td>Branch if FFlag Ø is 1</td>
</tr>
<tr>
<td>BFL1 disp</td>
<td>Branch if FFlag 1 is 1</td>
</tr>
<tr>
<td>BFL2 disp</td>
<td>Branch if FFlag 2 is 1</td>
</tr>
<tr>
<td>BFL3 disp</td>
<td>Branch if FFlag 3 is 1</td>
</tr>
</tbody>
</table>

Note: if one of these tests is used along with a test from the Branch Group, the conditions are "or'd." In this case, only one of the branch op-codes need have the target address as an operand.

Examples: BNC ODD  
            BFEQ LOOP; BFLT LOOP "LESS THAN OR EQUAL TO
B.12.2 SETPSA

Purpose: jumps and subroutine jumps

<table>
<thead>
<tr>
<th>Op-codes</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>JMP&lt;A&gt; adr</td>
<td>Jump to location adr</td>
</tr>
<tr>
<td>JMPT</td>
<td>Jump to location whose address is in TMA</td>
</tr>
<tr>
<td>JMPP</td>
<td>Jump to location whose address is on the Panel bus</td>
</tr>
<tr>
<td>JSR&lt;A&gt; adr</td>
<td>Jump to SubRoutine at location adr</td>
</tr>
<tr>
<td>JSRT</td>
<td>Jump to SubRoutine at address in Tma</td>
</tr>
<tr>
<td>JSRP</td>
<td>Jump to SubRoutine at address on Panel bus</td>
</tr>
</tbody>
</table>

Examples:  
JMP LOOP + 3  
JSR FFT  
JMPA 300

B.12.3 SETEXIT

Purpose: to alter a subroutine return

<table>
<thead>
<tr>
<th>Op-codes</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>SETEX&lt;A&gt; adr</td>
<td>Set subroutine EXIT to adr</td>
</tr>
<tr>
<td>SETEXT</td>
<td>Set subroutine EXIT to contents of Tma</td>
</tr>
<tr>
<td>SETEXP</td>
<td>Set subroutine EXIT to contents of Panel bus</td>
</tr>
</tbody>
</table>

Example: SETEX BAD

B.12.4 P.S.

Purpose: read/write of Program Source Memory

<table>
<thead>
<tr>
<th>Op-codes</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>RPSL&lt;A&gt; adr</td>
<td>Read Program Source Left half of location adr</td>
</tr>
<tr>
<td>RPSF&lt;A&gt; adr</td>
<td>Read Program Source Floating-point number from location adr</td>
</tr>
<tr>
<td>RPSLT</td>
<td>Read Program Source Left half at address in Tma</td>
</tr>
<tr>
<td>RPSFT</td>
<td>Read Program Source Floating point number at address in Tma</td>
</tr>
<tr>
<td>RPSLP</td>
<td>Read Prog. Source Left half at address on Panel bus</td>
</tr>
<tr>
<td>RPSFP</td>
<td>Read Prog. Source Floating-point number at address on Panel bus</td>
</tr>
</tbody>
</table>

Note: these op-codes read onto the Data Pad Bus

<table>
<thead>
<tr>
<th>Op-codes</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>LPSL&lt;A&gt; adr</td>
<td>Load Program Source Left half of location adr</td>
</tr>
<tr>
<td>LPSR&lt;A&gt; adr</td>
<td>Load Program Source Right half of location adr</td>
</tr>
<tr>
<td>LPSLT</td>
<td>Load Program Source Left half pointed at by Tma</td>
</tr>
<tr>
<td>LPSRT</td>
<td>Load Program Source Right half pointed at by Tma</td>
</tr>
<tr>
<td>LPSLP</td>
<td>Load Prog. Src Left half pointed at by Panel bus</td>
</tr>
<tr>
<td>LPSRP</td>
<td>Load Prog. Src Right half pointed at by Panel bus</td>
</tr>
</tbody>
</table>

Note: these op-codes load from the Data Pad Bus

Example: RPSF PI
B.12.5 PS ODD AND EVEN

Purpose: reading the host panel switches into Program Source memory; writing Program Source to the panel lites.

<table>
<thead>
<tr>
<th>Op-codes</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>RPS0&lt;A &gt;  adr</td>
<td>Read Program Source quarter 0 from location adr</td>
</tr>
<tr>
<td>RPS1&lt;A &gt;  adr</td>
<td>Read Program Source quarter 1 from location adr</td>
</tr>
<tr>
<td>RPS2&lt;A &gt;  adr</td>
<td>Read Program Source quarter 2 from location adr</td>
</tr>
<tr>
<td>RPS3&lt;A &gt;  adr</td>
<td>Read Program Source quarter 3 from location adr</td>
</tr>
<tr>
<td>RPS0T</td>
<td>Read Program Source quarter 0 from address in Tma</td>
</tr>
<tr>
<td>RPS1T</td>
<td>Read Program Source quarter 1 from address in Tma</td>
</tr>
<tr>
<td>RPS2T</td>
<td>Read Program Source quarter 2 from address in Tma</td>
</tr>
<tr>
<td>RPS3T</td>
<td>Read Program Source quarter 3 from address in Tma</td>
</tr>
<tr>
<td>WPS0&lt;A &gt;  adr</td>
<td>Write Program Source quarter 0 into location adr</td>
</tr>
<tr>
<td>WPS1&lt;A &gt;  adr</td>
<td>Write Program Source quarter 1 into location adr</td>
</tr>
<tr>
<td>WPS2&lt;A &gt;  adr</td>
<td>Write Program Source quarter 2 into location adr</td>
</tr>
<tr>
<td>WPS3&lt;A &gt;  adr</td>
<td>Write Program Source quarter 3 into location adr</td>
</tr>
<tr>
<td>WPS0T</td>
<td>Write Program Source quarter 0 into address in Tma</td>
</tr>
<tr>
<td>WPS1T</td>
<td>Write Program Source quarter 1 into address in Tma</td>
</tr>
<tr>
<td>WPS2T</td>
<td>Write Program Source quarter 2 into address in Tma</td>
</tr>
<tr>
<td>WPS3T</td>
<td>Write Program Source quarter 3 into address in Tma</td>
</tr>
</tbody>
</table>

B.12.6 HOSTPANEL

Purpose: Reading the host panel switches; writing to the host panel lites

<table>
<thead>
<tr>
<th>Op-code</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>PNLLIT</td>
<td>PaNeL bus to LITes</td>
</tr>
<tr>
<td>DEBELIT</td>
<td>Data pad Bus Exponent to LITes</td>
</tr>
<tr>
<td>DBHLLT</td>
<td>Data pad Bus High mantissa to LITes</td>
</tr>
<tr>
<td>DBLLIT</td>
<td>Data pad Bus Low mantissa to LITes</td>
</tr>
<tr>
<td>SWDB</td>
<td>SWitches to Data pad Bus</td>
</tr>
<tr>
<td>SVDEB</td>
<td>SWitches to Data pad Bus Exponent</td>
</tr>
<tr>
<td>SWDBH</td>
<td>SWitches to Data pad Bus High mantissa</td>
</tr>
<tr>
<td>SWDBL</td>
<td>SWitches to Data pad Bus Low mantissa</td>
</tr>
</tbody>
</table>

B.12.7 Miscellaneous

| SPMDA     | SPin until a Main Data memory cycle Available |

APAL B-10
B.13 I/O OP-CODE GROUP

Note: if an op-code is used from this group, a Floating Adder op-code may not be used in the same instruction statement.

B.13.1 Load Reg, Read Reg

Purpose: reading/writing of various internal registers

<table>
<thead>
<tr>
<th>Op-codes</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDSPD</td>
<td>Load S-Pad Destination address register</td>
</tr>
<tr>
<td>LDMA</td>
<td>Load Memory Address register</td>
</tr>
<tr>
<td>LDTMA</td>
<td>Load Table Memory Address register</td>
</tr>
<tr>
<td>LDDPA</td>
<td>Load Data Pad Address register</td>
</tr>
<tr>
<td>LDSP</td>
<td>Load S-Pad register pointed at by spd</td>
</tr>
<tr>
<td>LDAPS</td>
<td>Load AP Status register</td>
</tr>
<tr>
<td>LDDA</td>
<td>Load i/o Device Address</td>
</tr>
</tbody>
</table>

Note: the above op-codes load from the Data Pad Bus

<table>
<thead>
<tr>
<th>Op-codes</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>RPSA</td>
<td>Read Program Source Address</td>
</tr>
<tr>
<td>RSPD</td>
<td>Read S-Pad Destination register</td>
</tr>
<tr>
<td>RMA</td>
<td>Read Memory Address register</td>
</tr>
<tr>
<td>RTMA</td>
<td>Read Table Memory Address register</td>
</tr>
<tr>
<td>RDPA</td>
<td>Read Data Pad Address register</td>
</tr>
<tr>
<td>RSPFNF</td>
<td>Read S-Pad Function</td>
</tr>
<tr>
<td>RAPS</td>
<td>Read AP Status</td>
</tr>
<tr>
<td>RDA</td>
<td>Read i/o Device Address</td>
</tr>
</tbody>
</table>

Note: the above read onto the Panel bus
B.13.2 INOUT

Purpose: Program control/input output of data

<table>
<thead>
<tr>
<th>Op-codes</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>OUT</td>
<td>OUTput data</td>
</tr>
<tr>
<td>SPNOUT</td>
<td>SPIN until device ready, then OUTput data</td>
</tr>
<tr>
<td>OUTDA</td>
<td>OUTput data, then set DA to spfn</td>
</tr>
<tr>
<td>SPOTDA</td>
<td>SPin until device ready, then OuTput data, then set DA to spfn</td>
</tr>
</tbody>
</table>

Note: the above write to the I/O device specified by the Device Address Register (DA) whatever data is enabled onto the Data Pad Bus.

<table>
<thead>
<tr>
<th>Op-codes</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>IN</td>
<td>INput data</td>
</tr>
<tr>
<td>SPININ</td>
<td>SPIN until device ready, then INput data</td>
</tr>
<tr>
<td>INDA</td>
<td>INput data, then set DA to spfn</td>
</tr>
<tr>
<td>SPINDA</td>
<td>SPin until device ready, then INput data, then set DA to spfn</td>
</tr>
</tbody>
</table>

Note: the above enable data onto the Input Bus from the I/O device specified by the Device Address Register (DA). To be used the data must be enabled onto the Data Pad Bus, and from there to a register or memory. An example:

```
IN; DPX(2)<INBS "READ I/O DATA INTO DPX
```

B.13.3 SENSE

Purpose: Sensing an I/O device condition

<table>
<thead>
<tr>
<th>Op-codes</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>SNSA</td>
<td>SeNSe condition A</td>
</tr>
<tr>
<td>SPINA</td>
<td>SPIN on condition A</td>
</tr>
<tr>
<td>SNSADA</td>
<td>SeNSe condition A, then set DA to spfn</td>
</tr>
<tr>
<td>SPNADA</td>
<td>SPIN on condition A, then set DA to spfn</td>
</tr>
<tr>
<td>SNSB</td>
<td>SeNSe condition B</td>
</tr>
<tr>
<td>SPINB</td>
<td>SPIN on condition B</td>
</tr>
<tr>
<td>SNSBDA</td>
<td>SeNSe condition B, then set DA to spfn</td>
</tr>
<tr>
<td>SPNSDA</td>
<td>SPIN on condition B, then set DA to spfn</td>
</tr>
</tbody>
</table>

APAL B-12
B.13.4  FLAG

Purpose: set/reset of program flags

<table>
<thead>
<tr>
<th>Op-codes</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>SFLØ</td>
<td>Set Flag Ø</td>
</tr>
<tr>
<td>SFL1</td>
<td>Set Flag 1</td>
</tr>
<tr>
<td>SFL2</td>
<td>Set Flag 2</td>
</tr>
<tr>
<td>SFL3</td>
<td>Set Flag 3</td>
</tr>
<tr>
<td>CFLØ</td>
<td>Clear Flag Ø</td>
</tr>
<tr>
<td>CFL1</td>
<td>Clear Flag 1</td>
</tr>
<tr>
<td>CFL2</td>
<td>Clear Flag 2</td>
</tr>
<tr>
<td>CFL3</td>
<td>Clear Flag 3</td>
</tr>
</tbody>
</table>

B.13.5  CONTROL

Purpose: miscellaneous control functions

<table>
<thead>
<tr>
<th>Op-code</th>
<th>Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>HALT</td>
<td>HALT processor</td>
</tr>
<tr>
<td>IORST</td>
<td>I/O ReSeT</td>
</tr>
<tr>
<td>INTEN</td>
<td>INTerrupt ENable</td>
</tr>
<tr>
<td>INTA</td>
<td>INTerrupt Acknowledge</td>
</tr>
<tr>
<td>REFR</td>
<td>memory REFresh synch</td>
</tr>
<tr>
<td>WRTEx</td>
<td>enable WRiTe of Exponent only into DPX, DPY or MI</td>
</tr>
<tr>
<td>WRTMN</td>
<td>enable WRiTe of MaNtissa only into DPX, DPY or MI</td>
</tr>
<tr>
<td>SPMDAV</td>
<td>SPin until a Main Data memory cycle AVailable</td>
</tr>
</tbody>
</table>
## APPENDIX C

### TABLE MEMORY SYMBOLS:

#### 1. TABLE MEMORY CONSTANTS:

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>CONSTANT REPRESENTED</th>
<th>VALUE IN TABLE MEMORY</th>
<th>TABLE MEMORY ADDRESS (OCTAL)</th>
</tr>
</thead>
<tbody>
<tr>
<td>IZERØ</td>
<td>ZERØ</td>
<td>0·0</td>
<td>4371</td>
</tr>
<tr>
<td>IØNE</td>
<td>ØNE</td>
<td>1·0</td>
<td>4001</td>
</tr>
<tr>
<td>ITWO</td>
<td>TWO</td>
<td>2·0</td>
<td>4002</td>
</tr>
<tr>
<td>ITHREE</td>
<td>THREE</td>
<td>3·0</td>
<td>4441</td>
</tr>
<tr>
<td>IFØUR</td>
<td>ØUR</td>
<td>4·0</td>
<td>4442</td>
</tr>
<tr>
<td>IFIVE</td>
<td>FIVE</td>
<td>5·0</td>
<td>4443</td>
</tr>
<tr>
<td>ISIX</td>
<td>SIX</td>
<td>6·0</td>
<td>4444</td>
</tr>
<tr>
<td>ISEVEN</td>
<td>SEVEN</td>
<td>7·0</td>
<td>4445</td>
</tr>
<tr>
<td>IEIGHT</td>
<td>EIGHT</td>
<td>8·0</td>
<td>4446</td>
</tr>
<tr>
<td>ININE</td>
<td>NINE</td>
<td>9·0</td>
<td>4447</td>
</tr>
<tr>
<td>ITEN</td>
<td>TEN</td>
<td>10·0</td>
<td>4450</td>
</tr>
<tr>
<td>ISIXTH</td>
<td>SIXTEEN</td>
<td>16·0</td>
<td>4451</td>
</tr>
<tr>
<td>IHALF</td>
<td>HALF</td>
<td>0·5</td>
<td>4427</td>
</tr>
<tr>
<td>ITHIRD</td>
<td>ØNE THIRD</td>
<td>0·333333333</td>
<td>4430</td>
</tr>
<tr>
<td>IFØORTH</td>
<td>ØNE FØURTH</td>
<td>0·25</td>
<td>4431</td>
</tr>
<tr>
<td>IFIFTH</td>
<td>ØNE FIFTH</td>
<td>0·2</td>
<td>4432</td>
</tr>
<tr>
<td>ISIXTH</td>
<td>ØNE SIXTH</td>
<td>0·166666667</td>
<td>4433</td>
</tr>
<tr>
<td>ISVNTH</td>
<td>ØNE SEVENTH</td>
<td>0·142857143</td>
<td>4434</td>
</tr>
<tr>
<td>IEIGHT</td>
<td>ØNE EIGHT</td>
<td>0·125</td>
<td>4435</td>
</tr>
<tr>
<td>ININTH</td>
<td>ØNE NINETH</td>
<td>0·111111111</td>
<td>4436</td>
</tr>
<tr>
<td>ITENTH</td>
<td>ØNE TENTH</td>
<td>0·1</td>
<td>4437</td>
</tr>
<tr>
<td>ISXNTH</td>
<td>ØNE SIXTEENT</td>
<td>0·0625</td>
<td>4440</td>
</tr>
<tr>
<td>ISQRT2</td>
<td>SQRT(2)</td>
<td>1·414213562</td>
<td>4203</td>
</tr>
<tr>
<td>ISQRT3</td>
<td>SQRT(3)</td>
<td>1·732050808</td>
<td>4222</td>
</tr>
<tr>
<td>ISQRT5</td>
<td>SQRT(5)</td>
<td>2·236067977</td>
<td>4243</td>
</tr>
<tr>
<td>ISQRT10</td>
<td>SQRT(10)</td>
<td>3·162277660</td>
<td>4244</td>
</tr>
<tr>
<td>IISQRT2</td>
<td>1·Ø/SQRT(2)</td>
<td>0·707106781</td>
<td>4206</td>
</tr>
<tr>
<td>IISQRT3</td>
<td>1·Ø/SQRT(3)</td>
<td>0·577350269</td>
<td>4452</td>
</tr>
<tr>
<td>IISQRT5</td>
<td>1·Ø/SQRT(5)</td>
<td>0·447213596</td>
<td>4453</td>
</tr>
<tr>
<td>IISQRT10</td>
<td>1·Ø/SQRT(10)</td>
<td>0·316227766</td>
<td>4454</td>
</tr>
<tr>
<td>ICBT2</td>
<td>CBRT(2)</td>
<td>1·259921050</td>
<td>4417</td>
</tr>
<tr>
<td>ICBT3</td>
<td>CBRT(3)</td>
<td>1·442249570</td>
<td>4420</td>
</tr>
<tr>
<td>IQDRT2</td>
<td>(2·Ø)×1/4</td>
<td>1·189207115</td>
<td>4242</td>
</tr>
<tr>
<td>ILØG2E</td>
<td>LOG2(E)</td>
<td>1·442695041</td>
<td>4317</td>
</tr>
<tr>
<td>ILØG2</td>
<td>LOG10(2)</td>
<td>0·301029996</td>
<td>4411</td>
</tr>
<tr>
<td>ILØGE</td>
<td>LOG10(E)</td>
<td>0·434294482</td>
<td>4337</td>
</tr>
<tr>
<td>ILN2</td>
<td>LN(2)</td>
<td>0·693147181</td>
<td>4336</td>
</tr>
<tr>
<td>ILN3</td>
<td>LN(3)</td>
<td>1·098612289</td>
<td>4407</td>
</tr>
<tr>
<td>ILN10</td>
<td>LN(10)</td>
<td>2·302585093</td>
<td>4410</td>
</tr>
<tr>
<td>IPE</td>
<td>E</td>
<td>2·718281828</td>
<td>4403</td>
</tr>
<tr>
<td>INSQ</td>
<td>E**2</td>
<td>7·389056096</td>
<td>4405</td>
</tr>
<tr>
<td>IPI</td>
<td>PI</td>
<td>3·141592654</td>
<td>4402</td>
</tr>
<tr>
<td>ITPWØPI</td>
<td>2*PI</td>
<td>6·283185308</td>
<td>4415</td>
</tr>
<tr>
<td>IINVPI</td>
<td>1·Ø/PI</td>
<td>0·318309886</td>
<td>4412</td>
</tr>
<tr>
<td>IPI2</td>
<td>PI/2</td>
<td>1·570796327</td>
<td>4312</td>
</tr>
<tr>
<td>IPI4</td>
<td>PI/4</td>
<td>0·785398164</td>
<td>4373</td>
</tr>
<tr>
<td>IPI180</td>
<td>PI/180</td>
<td>0·017453293</td>
<td>4413</td>
</tr>
<tr>
<td>IPI16Q</td>
<td>PI**2</td>
<td>9·369604404</td>
<td>4414</td>
</tr>
<tr>
<td>IISQPI</td>
<td>SQRT(PI)</td>
<td>1·772453851</td>
<td>4416</td>
</tr>
<tr>
<td>IILNPI</td>
<td>LN(PI)</td>
<td>1·144729886</td>
<td>4406</td>
</tr>
<tr>
<td>IIGAMMA</td>
<td>GAMMA</td>
<td>0·577215663</td>
<td>4425</td>
</tr>
<tr>
<td>IIPHI</td>
<td>PHI</td>
<td>1·618033989</td>
<td>4426</td>
</tr>
</tbody>
</table>
2. **ELEMENTARY FUNCTION TABLES**:

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>ELEMENTARY FUNCTION</th>
<th>TABLE MEMORY ADDRESS (OCTAL)</th>
</tr>
</thead>
<tbody>
<tr>
<td>DIV</td>
<td>DIVIDE</td>
<td>4000</td>
</tr>
<tr>
<td>SQRT</td>
<td>SQUARE ROOT</td>
<td>4202</td>
</tr>
<tr>
<td>SIN/COS</td>
<td>SIN/COS</td>
<td>4306</td>
</tr>
<tr>
<td>LOG</td>
<td>LOGARITHM</td>
<td>4333</td>
</tr>
<tr>
<td>EXP</td>
<td>EXPONENTIAL</td>
<td>4317</td>
</tr>
<tr>
<td>ATAN</td>
<td>ARC TANGENT</td>
<td>4365</td>
</tr>
</tbody>
</table>

3. **SIZE OF INSTALLED FFT COSINE TABLE**

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>SIZE (TYPICAL)</th>
</tr>
</thead>
<tbody>
<tr>
<td>FFTSZ</td>
<td>2048</td>
</tr>
</tbody>
</table>

**APAL C-2**
EXAMPLE OUTPUT

from

APAL
$TITLE SINCOS
$ENTRY SIN
$ENTRY C0S
"SINE, COSINE FUNCTION"

""--- ABSTRACT ---
""COMPUTES THE FUNCTION SIN(X) OR COS(X), WHERE X IS IN
""DPXX(DPA)
""
""--- STATISTICS ---
""LANGUAGE: AP-120B ASSEMBLER
""EQUIPMENT: AP-120B
""STORAGE: PS - 31 LOCATIONS
""MD - NOT AFFECTED
""TM - 9
""DPX - 2
""DPY - 2
""SP - NOT USED
""SPEED: SIN - 4.42 US, AVERAGE (4.00 - 4.83)
""COS - 4.75 US, AVERAGE (4.33 - 5.17)
""AUTHOR: A.E. CHARLESWORTH
""DATE: NOV. 1975
""REVISION: 2.2 FEB 76 CHANGED $ENTRY
""
""--- USAGE ---
""SAMPLE CALL: JSR SIN, JSR COS
""ARGUMENT: X IS IN DPX(DPA)
""ANSWER: SIN(X) OR COS(X) IS LEFT IN DPX(DPA)
""SCRATCH: DPX(0-2), DPY(0-3)
""
""--- ERROR CONDITIONS ---
""NONE
""--- ALGORITHM ---
""1. IF COS(X) IS DESIRED, COS(X) = SIN(X+PI/2)
""2. X IS MULTIPLIED BY 2/PI, AND SPLIT INTO (I+F
"" WHERE I IS AN INTEGER AND F A POSITIVE
"" BETWEEN 0 AND .9999999999...
"" IF I IS ODD, F <= (1.0 - F) ....
""4. SIN(F) = A + BF**3 + CF**5 + DF**7 + EF**9
"" THE POLYNOMIAL IS FROM
"" HART & CHANEY #3341 (PRECISION 8.27-5*
"" RANGE 0 TO PI/2
""5. IF 1/2 IS ODD, SIN(F) IS NEGATED
""
""NOTE: THE POLYNOMIAL IS FACTORED AS:
"" (AF + F**3(B + CF**2) + F**7(D + EF**2)
"

""THE TABLE IN TABLE MEMORY IS AS FOLLOWS:
""SINTBL: 0.63661 97724 2/PI
"" 0.79689 67894 6 E -1 C
"" 0.9999999995 FRACTION MASK (1000.37
"" 1.0 ODD BIT MASK
"" 0.15707 96318 44 E 1 A (PI/2)
"" 0.15148 5129 E -3 E
"" -0.64596 37105 99 B
"" -0.46737 6661 E -2 D
"" 2.0 APAL D-2 NEXT ODD BIT MASK
TABLE LOCATION

SINTBL SEQU 1 SNCS

"DATA PAD X:

000000  X SEQU 0
000001  TEMPX SEQU 1

"DATA PAD Y:

000000  C SEQU 0
000000  AF SEQU 0
000001  F SEQU 1
000001  F2 SEQU 1
000001  F3 SEQU 1

"COME HERE FOR COSINE(X)............

000000 000003  C0S:  LDTMA; DB=SINTBL+4""FETCH PI/2 (A)
103000
002000
004312

000001 000003  DB=SINTBL; LDTMA  "FETCH 2/PI
103000
002000
004306

000002 000001  FADD TM,DPX(X)  "DO X*2/PI
142000
000400
000000

000003 000001  FADD; INCTMA  "FETCH C
100000
000000
000001

000004 000000  FMUL TM,FA;
000124  "DO X*2/PI
000000  INCTMA;
000000  BR G0MMON
016001

"COME HERE FOR SINE(X)............

000005 000003  SIN:  LDTMA; DB=SINTBL""FETCH 2/PI
103000
002000
004306

000006 000000  INCTMA  "FETCH C
000000
000000
000001

000007 000000  FMUL TM,DPX(X);
000000  INCTMA
000000 000400
016401

000010 000000  G0MMON; FMUL; INCTMA;
000000  DPLY(C)<TM
017000
110001  APAL D-3.
"THE GLORIES OF A FLOATING POINT AND...
WE CAN GET THE FRACTIONAL PART OF A NUMBER, OR
WE CAN TEST TO SEE IF THE INTEGER PART OF
A NUMBER IS ODD...

FAND FM,DPX(TEMPX); "GET F = FRAC(2X/PI)
DPX(TEMPX)<TM "SAVE ODD BIT MASK

FAND FM,DPX(TEMPX); "SEE IF I IS ODD
DPX(X)<FM "SAVE 2X/PI

HERE WE PLUNGE AHEAD AND START THE POLYNOMIAL,
HOPING THAT WE AREN'T IN THE
SECOND OR FOURTH QUADRANTS

ODE: FMUL DPY(C),FA; "DO C*F
DPY(F)<FA; "SAVE F
FSUB DPX(TEMPX),FA "DO 1-0-F

FMUL DPY(F),DPY(F); "DO F**2
FADD ZERO,ZERO "PUSH 1-F OUT

IF I IS ODD, THE FAND WILL PRODUCE 1.0 AS A RESULT,
WHICH WE NOW TEST FOR...
THIS IS NOT AN INFINITE LOOP....
IF I IS ODD, AND WE COME THIS WAY AGAIN,
THE SECOND TIME WE WILL BE TESTING THE RESULT
OF ADDING 0-0 + 0-0, WHICH WILL
ALWAYS BE ZERO

FMUL TM,DPY(F); "DO A*F
BFNE ODD "BRANCH BACK IF I IS

NOW WE ARE INTO THE POLYNOMIAL FOR GOOD.......
FMUL FM, DPY(F) "DO CF * F"..............

FMUL FM,DPY(F); "DO F**3
DPY(F2)<FM "SAVE F**2
INCTMA "FETCH E

FMUL DPY(F2),DPY(F2); "DO F**4
DPY(AF)<FM "SAVE AF
INCTMA APAL D-4 "FETCH B
FMUL TM, DPX(DEP(F2));
DPX(TEMPX)<FM
INGTMA

"DØ E * F**2
** SAVE CF2
** FETCH D

FADD TM, DPX(TEMPX);
FMUL;
DPY(F3)<FM

"DØ B+CF2
** SAVE F**3

FMUL FM, DPY(F3);
DPX(TEMPX)<TM
FADD

"DØ F**7
** SAVE D

FMUL DPY(F3), FA;
FADD FM, DPX(TEMPX);
INGTMA

"DØ F**3 * (B+CF2)
** DØ D + EF2
** FETCH NEXT ODD BIT

FADD FM, DPY(AF); FMUL

"DØ AF + (BF3+CF5)

FMUL; FADD

"WAIT

"HERE WE SEE IF MOD(I/2, 2) IS 1 OR 0 .............

FMUL FM, FA;
FAND TM, DPX(X)

"DØ F**7\*(D+EF2)
** SEE IF I/2 IS ODD

FADD FM, DPY(AF); FMUL

"DØ AF + (BF3+CF5)

FMUL; FADD

"WAIT

FADD FM, FA;
BFNE NEG

"DØ (AF+BF3+CF5)+(DF7+
** SEE IF WE NEED TO N

DONE: FADD

"WAIT

DPX(X)<FA; RETURN

"STORE ANSWER AND RETU

"COME HERE IF WE NEED TO NEGATE THE ANSWER .......

NEG: FADD

"WAIT

APAL D-5
FSUB ZER0, FA;
BR DØNE
"0.0 - ANSWER"
"GØ FINISH"

SEND

**** 0 ERRØRS ****

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>SINTBL</td>
<td>004306</td>
</tr>
<tr>
<td>X</td>
<td>000000</td>
</tr>
<tr>
<td>TEMPX</td>
<td>000001</td>
</tr>
<tr>
<td>C</td>
<td>000000</td>
</tr>
<tr>
<td>AF</td>
<td>000000</td>
</tr>
<tr>
<td>F</td>
<td>000001</td>
</tr>
<tr>
<td>F2</td>
<td>000001</td>
</tr>
<tr>
<td>F3</td>
<td>000001</td>
</tr>
<tr>
<td>CØS</td>
<td>000000</td>
</tr>
<tr>
<td>SIN</td>
<td>000005</td>
</tr>
<tr>
<td>GØMMØN</td>
<td>000010</td>
</tr>
<tr>
<td>ØDD</td>
<td>000014</td>
</tr>
<tr>
<td>DØNE</td>
<td>000033</td>
</tr>
<tr>
<td>NEG</td>
<td>000035</td>
</tr>
</tbody>
</table>

APAL D-6
# TABLE OF CONTENTS

Section 1 - INTRODUCTION  
1.1 Introduction  
1-1

Section 2 - (PRESENTLY OMITTED)

Section 3 - OPERATING PROCEDURE  
3.1 Load, "L"  
3.2 Symbols, "S"  
3.3 Undefined, "U"  
3.4 Next Base, "B"  
3.5 Reset, "R"  
3.6 Force, "F"  
3.7 Memory, "M"  
3.8 End, "E"  
3.9 End with Assembly Code, "A"  
3.10 Set Number Radix, "N"  
3.11 Exit, "X"  
3.12 An Example Loading Session  
3-1  
3-2  
3-3  
3-3  
3-4  
3-4  
3-4  
3-4  
3-5  
3-5  
3-5  
3-6

Section 4 - ERROR MESSAGES  
4-1

Appendix A  
A-1

Appendix B  
B-1
SECTION 1
INTRODUCTION

1.1 INTRODUCTION

APLINK links separate object modules produced by APAL together into a single load module for execution by the AP-120B hardware or the simulator.

The user can separately code and assemble a main line program and the associated subroutines, and later link them together for execution. APLINK serves this purpose by performing the following tasks:

1. Relocating each object module and assigning absolute addresses.

2. Linking the modules together by correlating global entry symbols defined in one module with external symbols referenced in another module.

3. Selectively loading modules from program library.

4. Optionally producing a load map showing the layout of the load module.

APLINK is written in Fortran IV and requires roughly 10K of available memory in which to operate.
SECTION 3
OPERATING PROCEDURE

Program modules are linked interactively via a dialogue between the user and APLINK. The user enters a series of commands which direct the linking process.

When execution begins, APLINK outputs:

APLINK
###
*

The "###" is the version number of APLINK. The asterisk ("*") indicates that the program is ready to accept commands. After each user command, an "*" is typed when that command has been completed, and APAL is ready for a new command. An illegal command will cause a "?" to be output.

To load his relocatable programs and prepare them for execution, the user would normally follow the procedure outlined below:

1. Using the "L" (load) command, load the file or files containing the desired main program, required subroutines, and library subprograms, if any. If a fatal error occurs during this step, the user must reinitialize using the "R" command, and repeat this step.

2. Using the "U" (undefined) command, check to see if any global symbols are still undefined. If nothing is output from this command, continue to step 3. If any symbols are output, it usually means that there was an error in one or more of the programs loaded, or that the loading sequence was wrong. In these cases, the user should correct the error and restart the loading operation from step 1.

3. Obtain the memory limits of the loaded program and/or a loader map, by using the "M" (memory) or "S" (symbols) command.

4. Complete and output the load module by using the "E" (end) or "A" command. Note the values of HIGH and START as well as the possible presence of any remaining undefined symbols.

5. Return to the operating system with an "X" (exit) command.

The individual APLINK commands are described in the following sub-sections, and a complete example loading session is given in section 3.12.

The three following abbreviations are used in the following sub-sections:

APLINK 3-1
<table>
<thead>
<tr>
<th>Abbreviations</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>filename</td>
<td>A user specified input or output file. The &quot;Filename&quot; follows whatever naming conventions exist for the particular host computer operating systems.</td>
</tr>
<tr>
<td>+</td>
<td>Carriage Return</td>
</tr>
</tbody>
</table>
Indicates characters output by the program.

The examples given are illustrative only, as file and I/O device names will vary from system to system.

3.1 LOAD,"L"

To load a program module, or a program library enter:

L↑

filename ↑

where "filename" is the name of the file containing the desired program or library. Example:

* L↑

FFT, RB↑

Loads a program from file FFT, RB.

3.2 SYMBOLS, "S"

To output the global (external and entry) symbols enter:

S↑

filename ↑

where "filename" is the name of the file (or I/O device) to receive the symbol listing. The output of the loader map is as follows:

HIGH = aaaaaa

SYMBOL TABLE

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>ssssss</td>
<td>nnnnnn</td>
</tr>
<tr>
<td>.</td>
<td></td>
</tr>
<tr>
<td>.</td>
<td></td>
</tr>
<tr>
<td>.</td>
<td></td>
</tr>
</tbody>
</table>

where:

aaaaaa Highest program address so far loaded.

Normally, the next program will be loaded starting at location HIGH+1.

ssssss symbol name
symbol value; if undefined, the last location loaded which referenced this symbol.

U

If present indicates the symbol is as yet undefined.

An example command:

*S↓
LP:+

Dumps the loader symbol table onto the line printer.

3.3 UNDEFINED, "U"

To output to the console any presently undefined global symbols enter:

U↓
filename↓

where "filename" is the file to receive the list of undefined symbols. The list format is:

ssssss nnnnnn

where "ssssss" is the symbol name and "nnnnnn" is the location of the last program instruction which referenced the symbol. An example command:

*U↓
TP:+

Prints the names of any undefined symbols on the teletype.

3.4 NEXT BASE, "B"

To specify a base address at which to load the next program, enter:

B↓
loc↓

where "loc" is the location specified. An example:

*B↓
Z00↓

Sets the next location loaded to location 200.
3.5 RESET, "R"

To reset APLINK, enter:

R+

This reinitializes the program to its initial state. The symbol table is cleared, any previously loaded programs are disregarded, and the next location is set to zero. This command must be given following a fatal error.

3.6 FORCE, "F"

To force loading of a program module from a library, enter:

F+
name+

where "name" is the name of the symbol to be forced. This command enters "name" into the symbol table as an external symbol. This will cause the loading of a library program which has "name" as an entry symbol. An example:

*F+
DOTPRD+

Forces the loading of any program defining symbol "DOTPRD" from any subsequently loaded library file.

3.7 MEMORY, "M"

To get the address of the highest program source memory location so far loaded, enter:

M+

The information is printed as follows:

HIGH = aaaaaa

where "aaaaaa" is the highest address so far loaded, and "bbbbbb" if present, is the load module starting address.

3.8 END, "E"

To end a load module and output the completed load module for use with APDEBUG, enter:

E+
filename+

where "filename" is the name of the file to receive the loader output. The output is a "core image" which can be loaded by APDEBUG and executed by either the simulator APSIM, or the hardware.
APLINK outputs the following information to the user console:

```
HIGH = aaaaaa
```

where "aaaaaa" is the highest program address loaded. If any symbols were still undefined, APLINK outputs:

```
### UNDEFINED SYMBOLS
```

where "###" is the number still undefined. A value of Ø was used in linking these undefined symbols.

```
*E+
SAVE
```

Stores the completed load module into file "SAVE".

The "E" (or "A") command causes links between global symbols in the completed load module to be frozen. The load module can be output again (with another "E" or "A") but no further links can be added (with an "L").

To work on another load mode, a reset ("R") command must be given to clear the linker.

### 3.9 END with ASSEMBLY CODE, "A"

To end a load module and output the completed load module as host computer assembly code (for use with APEX), enter:

```
A+
filename+
```

where "filename" is the name of the file to receive the loader output. This output is a short host assembly language subroutine, which is the linkage between host computer Fortran "CALL's" and the AP-120B executive. The AP-120B code from the load module follows the host subroutine as assembly language data statements.

Information concerning the highest address loaded into, and any undefined symbols, are output to the user console as described above for the "E" command.

### 3.10 NUMBER RADIX, "N"

To set the radix for numeric input/output to and from the user console, enter:

```
N+
radix+
```

where the radix is either 8 (for octal), 10 (for decimal), or 16 (for hexadecimal). The default radix for user I/O is set to either of these choices at installation.
3.11 EXIT, "X"

To exit to the operating system, enter:

X+

Note: X does not cause any output. An "E" or "A" must be used to output a load module.
3.12 AN EXAMPLE LOADING SESSION

>>RUN APLINK
APLINK
REV 1
*L
BENCH:RB
APLIB
*S
/TT0
HIGH=000116

SYMBOL TABLE'

SYMBOL VALUE
BENCH 000000
DIV 000063

*E
TEMP
HIGH=000116
*X
STOP

>>

The user runs APLINK. He then loads his program, in file BENCH:RB. Since Bench uses the scalar divide subroutine, he links in the library of AP-120B subroutines, APLIB. APLINK extracts from the library any subroutines needed by BENCH, in this case DIV. The user prints out the loader map, and then ends with an "End" command, putting the linked-up code into file TEMP.

To debug the program, the user would run APSIM, where he could execute the code put into TEMP.
Another example loading session.

RUN APLINK
APLINK
REV 1
*F
POLAR

*L
APLIB
*S
/TT0
HIGH=000166

SYMBOL TABLE'

SYMBOL VALUE
POLAR 000000
SQRT 000133
ATN2 000023
ATAN 000035
DIV 000077

*A
TEMP
HIGH=000166
*X
STOP

>>

The user runs APLINK. He wants to install subroutine POLAR into his computer operating system, so that he can CALL POLAR from Fortran. The "F" (force) command sets up APLINK so that it will load in POLAR from the library APLIB. The loader map shows that POLAR used subroutines SQRT (square root), ATN2 and ATAN (arc-tangent), and DIV (divide). The "A" command stores the linked-up code as host assembly language in file TEMP.

The host assembly code in TEMP is assembled by the host computer assembler and the resulting relocatable binary saved where it can be linked with Fortran programs.
Any deviation from the prescribed command syntax will cause APLINK to output a "?" to the user console. The illegal command is ignored, and APLINK outputs a "*" to indicate its readiness to accept a new command.

If a specified "FILENAME" cannot be found, or is otherwise unavailable for use the message:

FILE NOT FOUND!!!

is outputted and the command is ignored.

The specific error messages outputted by APLINK are the result of loading errors detected during execution of an "L" (load) command. There are two classes of loading errors:

F - Fatal. Reinitialization of the loader (the "R" command) is required before loading can continue.

W - Warning. An advisory message indicating a non-error.

Any fatal error detected during loading will cause immediate termination of the "L" (load) command following the error message. If the user attempts to execute another "L" command, the program will output the message:

RESET!!!

and ignore the command. After the user reinitializes the loader ("R" command) he must reload any programs loaded up to that point.

Following are the error messages, along with notes of explanation for each:

F  SYMBOL TABLE OVERFLOW
The loader symbol table is full. The only recourse is to recompile APLINK with a longer symbol table size.

F  PROGRAM MEMORY OVERFLOW nnnnnn
An attempt was made to load past the upper limit of Program Source Memory. The load module is too large to fit in program memory. "nnnnnn" is the memory location involved.

F  OVERWRITE nnnnnn
An attempt was made to overwrite a previously loaded program memory location. The loader does not permit any given program memory location to be loaded more than once. "nnnnnn" is the program memory location involved.

F  ILLEGAL BLOCK TYPE nnnnnn
An illegal relocatable object code block type was encountered. The File specified does not contain legal object code. "nnnnnn" is the illegal block type, as read from the block header in question.
MULTIPLE ENTRY

An $ENTRY symbol having the same name as one already defined was encountered during a load. The name and value of the offending symbol is output to the console:

```
    sssssss       nnnnnnn
```

where "ssssss" is the symbol name and "nnnnnn" the symbol value. The loader proceeds by ignoring the latest definition.

MISSING OR IMPROPER ENTRY

The user attempted to put out host assembly code (an "A" command) from a load module which either 1) did not have any entry points (defined entry global symbols), or 2) the first entry point loaded did not have an S-Pad parameter count.
APPENDIX A
SUMMARY OF APLINK COMMANDS

These abbreviations are used:

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>+</td>
<td>Carriage Return</td>
</tr>
<tr>
<td>filename</td>
<td>Name of a file, as appropriate for the host operating system being used.</td>
</tr>
<tr>
<td>loc</td>
<td>A location, in octal or hex as appropriate</td>
</tr>
<tr>
<td>name</td>
<td>A symbol name, 6 characters or less</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Command</th>
<th>Effect</th>
</tr>
</thead>
<tbody>
<tr>
<td>L+filename+</td>
<td>Load the program in file FILENAME, link with previously loaded programs.</td>
</tr>
<tr>
<td>S+filename+</td>
<td>Output the loader symbol table to file FILENAME.</td>
</tr>
<tr>
<td>U+filename+</td>
<td>Output any undefined symbols to file FILENAME.</td>
</tr>
<tr>
<td>B+loc+</td>
<td>Set APLINK to load the next program at location LOC.</td>
</tr>
<tr>
<td>R+</td>
<td>Reset the loader.</td>
</tr>
<tr>
<td>F+name+</td>
<td>Force the loading of a program defining symbol. Name from any subsequent program libraries loaded.</td>
</tr>
<tr>
<td>M+</td>
<td>Output the highest program memory location used.</td>
</tr>
<tr>
<td>E+filename+</td>
<td>End the loading session. Store the resulting load module into file FILENAME.</td>
</tr>
<tr>
<td>A+filename+</td>
<td>End the loading session. Output host computer assembly code for use with APEX into file FILENAME.</td>
</tr>
<tr>
<td>N+number+</td>
<td>Set the Radix for numeric user console I/O to either 8, 10, or 16.</td>
</tr>
<tr>
<td>X+</td>
<td>Exit to the operating system.</td>
</tr>
</tbody>
</table>
INTENTIONALLY BLANK
APPENDIX B
RELOCATABLE OBJECT CODE BLOCK TYPES

Unlike most relocatable binary, the relocatable object code produced by APAL consists of numbers written as decimal integer characters. Those were output (and readable) by Fortran formatted I/O statements.

An advantage is that relocatable library files may be edited with an ordinary text editor. This makes unnecessary the need for a special-purpose Librarian or Library File Editor.

The relocatable object code is divided into a series of blocks. The order in which blocks appear, if each type is present, is as follows: (the block type number is in parenthesis).

1. Title Blocks (3)
2. Entry Blocks (4)
3. Code Blocks (Ø)
4. External Blocks (5)
5. End Block (1)

An object module contains at least a Title Block and a Start/End Block. The presence of one or more of the other block types will depend upon the particular program.

The first line of each block is a block header, which contains four seven-digit numbers:

1. Block type numbers
2. Number of items in the block
3. Initial address, if relevant
4. Unused

In addition, the block header is flagged with "***" to aid in identification of blocks.

Each block type is described below, in numeric order by block type numbers.

B.1 CODE BLOCK (Ø)

<table>
<thead>
<tr>
<th>LINE</th>
<th>CONTENTS:</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Ø count address Ø***</td>
</tr>
<tr>
<td>1</td>
<td>Bits 0-15 Bits 16-31 Bits 32-47 Bits 48-63</td>
</tr>
<tr>
<td>2</td>
<td>&quot; &quot; &quot; &quot;</td>
</tr>
<tr>
<td>⋮</td>
<td>⋮ ⋮ ⋮ ⋮</td>
</tr>
<tr>
<td>count</td>
<td>&quot; &quot; &quot;</td>
</tr>
</tbody>
</table>

Each code line contains a 64-bit program source word.
B.2 END BLOCK (1)

LINE CONTENTS
0 1 0 0 0***

B.3 TITLE BLOCK (3)

LINE CONTENTS
0 1 0 0***TITLE
1 0

B.4 ENTRY SYMBOL BLOCK (4)

LINE CONTENTS
0 4 count 0 0***
1 name value " " ≠ S-Pad parameters
2 " " " :
3 count " :

B.5 EXTERNAL SYMBOL BLOCK (5)

LINE CONTENTS
0 5 count 0 0***
1 name link " "
2 " "
3 " "
4 count " :

B.6 LIBRARY START BLOCK (6)

LINE CONTENTS
0 6 0 0 0***

B.7 LIBRARY END BLOCK (7)

LINE CONTENTS
0 7 0 0 0***

APLINK B-2
An example relocatable object module, from the Dot Product program.

```
3. 1. 0. 0.***TITLE
D0TPR 0.
4. 1. 0. 0.***
D0TPR 0. 6.
0. 9. 0. 0.***
16384. 0. 0. 48.
16520. 0. 0. 48.
596. 0. 18948. 0.
8257. 55808. 0. 48.
661. 32768. 256. 5888.
8392. 403. 0. 4144.
0. 0. 18948. 4096.
8257. 37453. 0. 48.
16656. 224. 0. 112.
1. 0. 0. 0.***
```

Title block
Entry block
Code block
End block

The Title block contains the title of the program, DOTPR

The Entry block has the name of the entry point, DOTPR; its relative address, Ø; and the number of expected S-Pad parameters, 6.

The Code block contains the 9 AP-120B program words in DOTPR, each as four 16-bit quarters of a 64-bit program word.

The End block tells APLINK that it has reached the end of the program.
Example output from APLINK produced by an "E" (End) command from the Dot Product program. APDBUG would load this output into either the simulated AP-120B (APSIM), or the actual hardware, for debugging.

```
9
16384
0
0
48
16520
0
0
48
596
0
18948
0
8257
-9728
0
48
661
-32768
256
5888
8392
403
0
4144
0
0
18948
4096
8257
-25083
0
48
16656
224
0
112
```

number of AP-120B program words

word #1

word #2

word #3

word #4

word #5

word #6

word #7

word #8

word #9
Example host assembly code produced by APLINK from the Dot Product program:

```
  TITL DOTPR
  ENTR DOTPR
  EXTD APEX
-1

DOTPR: JSR APEX
  6:
  9:
  0:
16384:
  0:
  0:
48:
16520:
  0:
  0:
48:
596:
  0:
18948:
  0:
8257:
-9728:
  0:
48:
661:
-32768:
256:
5388:
8392:
403:
  0:
4144:
  0:
18948:
4096:
8257:
-25083:
  0:
48:
16656:
224:
  0:
112:
- END
```

This is the appropriate host computer assembly code for use with Data General Corporation Fortran IV on Nova or Eclipse computers.

A CALL DOTPR in Fortran ends up at location "DOTPR" in the Nova, which does a subroutine jump to APEX, the AP-120B executive.

If this is the first CALL of DOTPR, then APEX will load the AP-120B program words for DOTPR from Nova memory into AP-120B Program Memory.

The "6" following the JSR APEX is the number of arguments expected in the Fortran CALL. "9" is the number of AP-120B program words in DOTPR. "0" is the relative starting address of DOTPR.

Following these three parameters is the nine AP-120B program words in DOTPR, 16-bits at a time.

For each particular host computer, the exact form of the host computer assembly language is different, but the content is the same.
TABLE OF CONTENTS

Appendix A

A.1 Program Execution Commands A-1
A.2 Register Examination/Modification A-2
      Commands
A.3 Memory Load/Dump Commands A-3
A.4 Accessable Functional Units A-3
A.5 Program Word Fields A-4
APPENDIX A
AP-120B SUMMARY OF DEBUG COMMANDS

Abbreviations used below:

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>+</td>
<td>Carriage Return</td>
</tr>
<tr>
<td>loc</td>
<td>An integer location number</td>
</tr>
<tr>
<td>count</td>
<td>An integer count</td>
</tr>
<tr>
<td>val</td>
<td>An integer value</td>
</tr>
<tr>
<td>fpn</td>
<td>A floating-point number in form acceptable to FORTRAN</td>
</tr>
<tr>
<td>mem</td>
<td>The name of an AP-120B internal memory</td>
</tr>
<tr>
<td>reg</td>
<td>The name of an AP-120B internal register</td>
</tr>
</tbody>
</table>

Debug types a "*" when ready for further action. A "?" is typed when a command is not understood.

A.1 Program Execution Commands

B+  Breakpoint. Delete the last breakpoint and set a new breakpoint at location LOC of memory MEM. MEM must be PS, MD, or TM.
mem+ Breakpoint. Delete the current breakpoint
loc+ List. List the current breakpoint
loc    Set the continue counter to (COUNT).
val    Step. If (VAL) is not zero place the AP-120B in step mode.
val+ Initialize. If VAL is not zero, reset the AP-120B before program execution is resumed next
R+  Run. Begin program execution at Program Source location LOC
loc+ Proceed. Begin instruction execution at the Program Source location pointed to by the AP-120B (PSA) (Program Source Address) Register.
loc    Exit to the operating system
A.2 Register Examination/Modification Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>E+ reg+</td>
<td>Examine register. Print out the contents of AP-120B register REG</td>
</tr>
<tr>
<td>E+ mem+</td>
<td>Examine memory. Print out the contents of AP-120B memory MEM, location LOC</td>
</tr>
<tr>
<td>* +</td>
<td>Re-examine the currently open register or memory location (the last location examined)</td>
</tr>
<tr>
<td>+ +</td>
<td>Examine the next higher sequential memory location of the memory that is currently open</td>
</tr>
<tr>
<td>- +</td>
<td>Examine the next lower sequential memory location of the memory that is currently open</td>
</tr>
<tr>
<td>F + val +</td>
<td>Floating Point Flag, affects the input/output of 38-bit wide registers and memory locations. VAL=0: 3 integers (Exponent, High Mantissa, Low Mantissa) VAL#0: floating-point</td>
</tr>
<tr>
<td>V + val +</td>
<td>Program Source field value flag, affects input/output of program source memory location. VAL=0: 4 integers (the four 16-bit quarters of PS) VAL#0: Decode into the 24 instruction word field values.</td>
</tr>
<tr>
<td>C + val +</td>
<td>Change. Change the contents of the currently open register or memory location to VAL. The format of VAL depends on the width of the current open locations as follows:</td>
</tr>
</tbody>
</table>

16-bit wide registers: an integer of the current radix.

38-bit wide registers:
F=0; Val+ three integers in the current radix VAL+ which represent the exponent, high VAL+ mantissa, and low mantissa
F#0: FPN+ a floating point number legal to Fortran

64-bit wide registers:
V=0 VAL+ four integers in the current radix VAL+ which are the four quarters of an AP-120B VAL+ program word VAL+
V#0: FIELD+ FIELD is the name of the instruction VAL+ field to be changes, VAL is the new integer value.
N\[1\] Number radix. Set the radix for integer user I/O to VAL, which must be 8 (for octal), 10 (for decimal), or 16 (for hexadecimal).

O\[1\] Offset. Sets the base address to which Program Source Memory addresses are relative (for user I/O).

Z Zero. Zero out all AP-120B memories and registers.

A.3 Memory Load/Dump Commands

Y\[1\] Yank. Load memory MEM starting at location LOC from an external data FILENAME.
MEM\[1\] MEM can be PS, MD, OR TM.
LOC\[1\] filename\[1\]

W\[1\] Write. Dump memory MEM starting at location (START) and ending at location (STOP) to external data FILENAME.
MEM\[1\] START\[1\] STOP\[1\] filename\[1\]
file name\[1\] MEM can be PS, MD, or TM.
A.4. Accessable Functional Units

AP-120B Functional Units that may be examined or changed using DEBUG:

### Memories:

- **PS**: Program Source Memory
- **MD**: Main Data Memory
- **TM**: Table Memory
- **DPX**: Data Pad X
- **DPY**: Data Pad Y
- **IODEV**: I/O Devices
- **SP**: S-Pad Registers
- **SRS**: Subroutine Return Stack*

### Contents:

- 64-bit instruction word
- 38-bit floating-point
- " "
- " "
- " "
- " 
- 16-bit integer
- " "

### Registers

- **MA**: Memory Address
- **TMA**: Table Memory Address
- **DPA**: Data Pad Address
- **PSA**: Program Source Address
- **SPD**: S-Pad Destination Address
- **STAT**: AP-120B Internal Status Register
- **DA**: I/O Device Address
- **SWCH**: Panel Switch Register
- **LGTS**: Panel Lights Register
- **MDR**: Memory Read Data Buffer*
- **TMR**: Table Memory Data Buffer*
- **MI**: Memory Input Register*
- **DPBS**: Data Pad Bus*
- **INBS**: Input Bus*
- **PNBS**: Panel Bus*
- **SPFN**: S-Pad Function
- **FLAG**: Program flags*
- **SRA**: Subroutine Return Stack Address*
- **A1**: Floating Adder Input Reg. #1*
- **A2**: Floating Adder Input Reg. #2*
- **FA**: Floating Adder Output*
- **M1**: Floating Multiplier Input Reg. #1*
- **M2**: Floating Multiplier Input Reg. #2*
- **FM**: Floating Multiplier Output*

### Contents

- 16-bit integer
- " 
- 38-bit floating point
- " 
- " 
- " 
- " 
- " 
- " 
- " 
- " 
- " 
- " 
- " 
- " 
- " 
- " 
- " 

*Accessable only when using the AP-120B Simulator
## A.5 Program Word Fields

Fields within an instruction word that may be examined or changed by name:

<table>
<thead>
<tr>
<th>Name</th>
<th>Program Word Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>0</td>
</tr>
<tr>
<td>SOP</td>
<td>1-3</td>
</tr>
<tr>
<td>SH</td>
<td>4-5</td>
</tr>
<tr>
<td>SPS</td>
<td>6-9</td>
</tr>
<tr>
<td>SPD</td>
<td>10-13</td>
</tr>
<tr>
<td>FADD</td>
<td>14-16</td>
</tr>
<tr>
<td>A1</td>
<td>17-19</td>
</tr>
<tr>
<td>A2</td>
<td>20-22</td>
</tr>
<tr>
<td>COND</td>
<td>23-26</td>
</tr>
<tr>
<td>DISP</td>
<td>27-31</td>
</tr>
<tr>
<td>DPX</td>
<td>32-33</td>
</tr>
<tr>
<td>DPY</td>
<td>34-35</td>
</tr>
<tr>
<td>DPBS</td>
<td>36-38</td>
</tr>
<tr>
<td>XR</td>
<td>39-41</td>
</tr>
<tr>
<td>YR</td>
<td>42-44</td>
</tr>
<tr>
<td>XW</td>
<td>45-47</td>
</tr>
<tr>
<td>YW</td>
<td>48-50</td>
</tr>
<tr>
<td>FM</td>
<td>51</td>
</tr>
<tr>
<td>M1</td>
<td>52-53</td>
</tr>
<tr>
<td>M2</td>
<td>54-55</td>
</tr>
<tr>
<td>MI</td>
<td>56-57</td>
</tr>
<tr>
<td>MA</td>
<td>58-59</td>
</tr>
<tr>
<td>DPA</td>
<td>60-61</td>
</tr>
<tr>
<td>TMA</td>
<td>62-63</td>
</tr>
<tr>
<td>SOP1</td>
<td>6-9</td>
</tr>
<tr>
<td>SPEC</td>
<td>6-9</td>
</tr>
<tr>
<td>STST</td>
<td>10-13</td>
</tr>
<tr>
<td>HPNL</td>
<td>10-13</td>
</tr>
<tr>
<td>SPSA</td>
<td>10-13</td>
</tr>
<tr>
<td>PSEV</td>
<td>10-13</td>
</tr>
<tr>
<td>PSD</td>
<td>10-13</td>
</tr>
<tr>
<td>PS</td>
<td>10-13</td>
</tr>
<tr>
<td>SEXT</td>
<td>10-13</td>
</tr>
<tr>
<td>FAD1</td>
<td>17-19</td>
</tr>
<tr>
<td>I0</td>
<td>17-19</td>
</tr>
<tr>
<td>LREG</td>
<td>20-22</td>
</tr>
<tr>
<td>RREG</td>
<td>20-22</td>
</tr>
<tr>
<td>IOUT</td>
<td>20-22</td>
</tr>
<tr>
<td>SNSE</td>
<td>20-22</td>
</tr>
<tr>
<td>FLAG</td>
<td>20-22</td>
</tr>
<tr>
<td>CONT</td>
<td>20-22</td>
</tr>
</tbody>
</table>