QD01
DISK CONTROLLER
TECHNICAL MANUAL
(MSCP COMPATIBLE)
WARNING

This equipment generates, uses and can radiate radio frequency energy, and if not installed and used in accordance with the technical manual, may cause interference to radio communications. It has been tested and found to comply with the limits for a Class A computing device pursuant to Subpart J of Part 15 of Federal Communications Commission (FCC) Rules, which are designed to provide reasonable protection against such interference when operating in a commercial environment. Operation of this equipment in a residential area is likely to cause interference in which case the user at his own expense will be required to take whatever measures may be required to correct the interference.

Copyright (C) 1985 Emulex Corporation

The information in this manual is for information purposes and is subject to change without notice.

Emulex Corporation assumes no responsibility for any errors which may appear in the manual.

Printed in U.S.A.
# TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>ONE  GENERAL DESCRIPTION</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.1</td>
<td>INTRODUCTION</td>
<td>1-1</td>
</tr>
<tr>
<td>1.2</td>
<td>SUBSYSTEM OVERVIEW</td>
<td>1-2</td>
</tr>
<tr>
<td>1.2.1</td>
<td>MASS STORAGE CONTROL PROTOCOL (MSCP)</td>
<td>1-2</td>
</tr>
<tr>
<td>1.3</td>
<td>PHYSICAL ORGANIZATION OVERVIEW</td>
<td>1-2</td>
</tr>
<tr>
<td>1.4</td>
<td>SUBSYSTEM MODELS and OPTIONS</td>
<td>1-3</td>
</tr>
<tr>
<td>1.4.1</td>
<td>SUBSYSTEM OPTIONS</td>
<td>1-4</td>
</tr>
<tr>
<td>1.5</td>
<td>FEATURES</td>
<td></td>
</tr>
<tr>
<td>1.5.1</td>
<td>MICROPROCESSOR DESIGN</td>
<td>1-6</td>
</tr>
<tr>
<td>1.5.2</td>
<td>CONFIGURATION FLEXIBILITY</td>
<td>1-6</td>
</tr>
<tr>
<td>1.5.3</td>
<td>SELF-TEST</td>
<td>1-6</td>
</tr>
<tr>
<td>1.5.4</td>
<td>SEEK OPTIMIZATION</td>
<td>1-6</td>
</tr>
<tr>
<td>1.5.5</td>
<td>COMMAND BUFFER</td>
<td>1-7</td>
</tr>
<tr>
<td>1.5.6</td>
<td>ADAPTIVE DMA</td>
<td>1-7</td>
</tr>
<tr>
<td>1.5.7</td>
<td>ERROR CONTROL</td>
<td>1-7</td>
</tr>
<tr>
<td>1.5.8</td>
<td>BLOCK-MODE DMA</td>
<td>1-7</td>
</tr>
<tr>
<td>1.5.9</td>
<td>TWENTY-TWO-BIT ADDRESSING</td>
<td>1-7</td>
</tr>
<tr>
<td>1.6</td>
<td>COMPATIBILITY</td>
<td>1-8</td>
</tr>
<tr>
<td>1.6.1</td>
<td>DIAGNOSTICS</td>
<td>1-8</td>
</tr>
<tr>
<td>1.6.2</td>
<td>OPERATING SYSTEMS</td>
<td>1-8</td>
</tr>
<tr>
<td>1.6.3</td>
<td>HARDWARE COMPATIBILITY</td>
<td>1-8</td>
</tr>
<tr>
<td>1.7</td>
<td>PERFORMANCE</td>
<td></td>
</tr>
<tr>
<td><strong>TWO  CONTROLLER SPECIFICATION</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.1</td>
<td>OVERVIEW</td>
<td>2-1</td>
</tr>
<tr>
<td>2.2</td>
<td>GENERAL SPECIFICATION</td>
<td>2-1</td>
</tr>
<tr>
<td>2.3</td>
<td>ENVIRONMENTAL SPECIFICATION</td>
<td>2-3</td>
</tr>
<tr>
<td>2.4</td>
<td>PHYSICAL SPECIFICATION</td>
<td>2-3</td>
</tr>
<tr>
<td>2.5</td>
<td>ELECTRICAL SPECIFICATION</td>
<td>2-4</td>
</tr>
<tr>
<td><strong>THREE  PLANNING THE INSTALLATION</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3.1</td>
<td>OVERVIEW</td>
<td>3-1</td>
</tr>
<tr>
<td>3.1.1</td>
<td>CONFIGURATION DEFINED</td>
<td>3-1</td>
</tr>
<tr>
<td>3.2</td>
<td>MSCP SUBSYSTEM CONFIGURATION</td>
<td>3-2</td>
</tr>
<tr>
<td>3.2.1</td>
<td>ARCHITECTURE</td>
<td>3-2</td>
</tr>
<tr>
<td>3.2.2</td>
<td>PERIPHERAL NUMBERING</td>
<td>3-2</td>
</tr>
<tr>
<td>3.2.3</td>
<td>PERIPHERAL CAPACITIES</td>
<td>3-3</td>
</tr>
<tr>
<td>3.3</td>
<td>A DEC MSCP SUBSYSTEM</td>
<td>3-3</td>
</tr>
<tr>
<td>3.4</td>
<td>THE QD01 MSCP SUBSYSTEM</td>
<td>3-4</td>
</tr>
<tr>
<td>3.4.1</td>
<td>LOGICAL UNIT NUMBERS</td>
<td>3-5</td>
</tr>
<tr>
<td>3.4.2</td>
<td>QD01 MSCP SUBSYSTEM LOGICAL CONFIGURATION</td>
<td>3-5</td>
</tr>
<tr>
<td>3.4.2.1</td>
<td>Logical Devices</td>
<td>3-5</td>
</tr>
<tr>
<td>3.4.2.2</td>
<td>Device Numbers</td>
<td>3-7</td>
</tr>
<tr>
<td>3.5</td>
<td>OPERATING SYSTEMS, DEVICE AND VECTOR ADDRESSES</td>
<td>3-8</td>
</tr>
<tr>
<td>3.5.1</td>
<td>RSTS/E OPERATING SYSTEMS (V8.0)</td>
<td>3-10</td>
</tr>
<tr>
<td>3.5.2</td>
<td>RT-ll OPERATING SYSTEMS (V5.1 and above)</td>
<td>3-10</td>
</tr>
<tr>
<td>3.5.2.1</td>
<td>Installing a Single MSCP Controller</td>
<td>3-11</td>
</tr>
<tr>
<td>3.5.2.2</td>
<td>Installing Multiple MSCP Controller</td>
<td>3-11</td>
</tr>
<tr>
<td>3.5.2.3</td>
<td>Disk Partitioning</td>
<td>3-12</td>
</tr>
</tbody>
</table>

Table of Contents iii
## TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.5.3</td>
<td>RSX-11M OPERATING SYSTEMS (V4.0 and above)</td>
<td>3-14</td>
</tr>
<tr>
<td>3.5.3.1</td>
<td>Installing a Single MSCP Controller</td>
<td>3-14</td>
</tr>
<tr>
<td>3.5.3.2</td>
<td>Installing Multiple MSCP Controllers</td>
<td>3-14</td>
</tr>
<tr>
<td>3.5.4</td>
<td>RSX-11M-PLUS OPERATING SYSTEMS (V2.1 and above)</td>
<td>3-17</td>
</tr>
<tr>
<td>3.5.4.1</td>
<td>Installing a Single MSCP Server</td>
<td>3-17</td>
</tr>
<tr>
<td>3.5.4.2</td>
<td>Installing Multiple MSCP Servers</td>
<td>3-17</td>
</tr>
<tr>
<td>3.5.5</td>
<td>MicroVMS OPERATING SYSTEMS</td>
<td>3-21</td>
</tr>
</tbody>
</table>

### FOUR INSTALLATION

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.1</td>
<td>OVERVIEW</td>
<td>4-1</td>
</tr>
<tr>
<td>4.1.1</td>
<td>SUBSYSTEM CONFIGURATIONS</td>
<td>4-1</td>
</tr>
<tr>
<td>4.1.2</td>
<td>DIP SWITCH TYPES</td>
<td>4-3</td>
</tr>
<tr>
<td>4.1.3</td>
<td>MAINTAINING FCC CLASS A COMPLIANCE</td>
<td>4-3</td>
</tr>
<tr>
<td>4.2</td>
<td>INSPECTION</td>
<td>4-4</td>
</tr>
<tr>
<td>4.2.1</td>
<td>QD01 DISK CONTROLLER INSPECTION</td>
<td>4-4</td>
</tr>
<tr>
<td>4.3</td>
<td>DISK CONTROLLER SETUP</td>
<td>4-4</td>
</tr>
<tr>
<td>4.3.1</td>
<td>DISK CONTROLLER BUS ADDRESS</td>
<td>4-7</td>
</tr>
<tr>
<td>4.3.2</td>
<td>INTERRUPT VECTOR ADDRESS</td>
<td>4-7</td>
</tr>
<tr>
<td>4.3.3</td>
<td>OPTIONS</td>
<td>4-7</td>
</tr>
<tr>
<td>4.3.3.1</td>
<td>Autoboot</td>
<td>4-7</td>
</tr>
<tr>
<td>4.3.3.2</td>
<td>MSCP Device Number</td>
<td>4-8</td>
</tr>
<tr>
<td>4.3.3.2.1</td>
<td>Logical Unit to Autoboot From</td>
<td>4-8</td>
</tr>
<tr>
<td>4.3.3.2.2</td>
<td>First Logical Unit Number for a QD01 at an Alternate Address</td>
<td>4-9</td>
</tr>
<tr>
<td>4.3.3.3</td>
<td>22-Bit Memory Addressing</td>
<td>4-10</td>
</tr>
<tr>
<td>4.4</td>
<td>PHYSICAL INSTALLATION</td>
<td>4-10</td>
</tr>
<tr>
<td>4.4.1</td>
<td>SYSTEM PREPARATION</td>
<td>4-10</td>
</tr>
<tr>
<td>4.4.2</td>
<td>SLOT SELECTION</td>
<td>4-11</td>
</tr>
<tr>
<td>4.4.3</td>
<td>MOUNTING</td>
<td>4-11</td>
</tr>
<tr>
<td>4.5</td>
<td>ST-506 DISK DRIVE PREPARATION</td>
<td>4-11</td>
</tr>
<tr>
<td>4.6</td>
<td>CABLELING</td>
<td>4-12</td>
</tr>
<tr>
<td>4.7</td>
<td>INTEGRATION AND OPERATION</td>
<td>4-15</td>
</tr>
<tr>
<td>4.7.1</td>
<td>DRIVE FORMATTING</td>
<td>4-15</td>
</tr>
<tr>
<td>4.7.2</td>
<td>TESTING</td>
<td>4-15</td>
</tr>
<tr>
<td>4.7.3</td>
<td>DIAGNOSTICS</td>
<td>4-16</td>
</tr>
<tr>
<td>4.7.4</td>
<td>OPERATION</td>
<td>4-16</td>
</tr>
<tr>
<td>4.7.4.1</td>
<td>Indicators</td>
<td>4-16</td>
</tr>
</tbody>
</table>

### FIVE TROUBLESHOOTING

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>5.1</td>
<td>OVERVIEW</td>
<td>5-1</td>
</tr>
<tr>
<td>5.2</td>
<td>SERVICE</td>
<td>5-1</td>
</tr>
<tr>
<td>5.3</td>
<td>FAULT ISOLATION PROCEDURE</td>
<td>5-2</td>
</tr>
<tr>
<td>5.4</td>
<td>POWER-UP SELF-DIAGNOSTIC</td>
<td>5-5</td>
</tr>
</tbody>
</table>

### SIX REGISTERS AND PROGRAMMING

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>6.1</td>
<td>OVERVIEW</td>
<td>6-1</td>
</tr>
<tr>
<td>6.2</td>
<td>OVERVIEW OF MSCP SUBSYSTEM</td>
<td>6-1</td>
</tr>
<tr>
<td>6.3</td>
<td>PROGRAMMING</td>
<td>6-2</td>
</tr>
<tr>
<td>6.3.1</td>
<td>EXPANDED COMMANDS</td>
<td>6-2</td>
</tr>
<tr>
<td>6.3.1.1</td>
<td>Drive Configuration Command</td>
<td>6-3</td>
</tr>
<tr>
<td>6.3.1.1.1</td>
<td>Drive Geometry Parameters</td>
<td>6-3</td>
</tr>
<tr>
<td>6.3.1.1.2</td>
<td>Loading the NOVRAM</td>
<td>6-9</td>
</tr>
</tbody>
</table>
# Table of Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>6.3.1.2</td>
<td><strong>Format Drive Command</strong></td>
<td>6-11</td>
</tr>
<tr>
<td>6.3.1.3</td>
<td><strong>Bootstrap Command</strong></td>
<td>6-13</td>
</tr>
<tr>
<td>6.3.2</td>
<td><strong>Unsupported Commands</strong></td>
<td>6-15</td>
</tr>
<tr>
<td>6.3.2.1</td>
<td><strong>Minimal Disk Subset</strong></td>
<td>6-15</td>
</tr>
<tr>
<td>6.3.2.2</td>
<td><strong>Diagnostic and Utility Protocol (DUP)</strong></td>
<td>6-15</td>
</tr>
<tr>
<td>6.4</td>
<td><strong>Registers</strong></td>
<td>6-15</td>
</tr>
</tbody>
</table>

# Seven Functional Description

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>7.1</td>
<td><strong>Overview</strong></td>
<td>7-1</td>
</tr>
<tr>
<td>7.2</td>
<td><strong>QD01 Disk Controller Architecture</strong></td>
<td>7-1</td>
</tr>
</tbody>
</table>

# Eight Interfaces

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>8.1</td>
<td><strong>Overview</strong></td>
<td>8-1</td>
</tr>
<tr>
<td>8.2</td>
<td><strong>LSI-11 Bus Interface</strong></td>
<td>8-1</td>
</tr>
<tr>
<td>8.2.1</td>
<td><strong>Interrupt Priority Level</strong></td>
<td>8-3</td>
</tr>
<tr>
<td>8.2.2</td>
<td><strong>Register Address</strong></td>
<td>8-3</td>
</tr>
<tr>
<td>8.2.3</td>
<td><strong>DCOK and INIT Signals</strong></td>
<td>8-3</td>
</tr>
<tr>
<td>8.2.4</td>
<td><strong>NPR Operations</strong></td>
<td>8-3</td>
</tr>
<tr>
<td>8.2.5</td>
<td><strong>Block Mode</strong></td>
<td>8-3</td>
</tr>
<tr>
<td>8.2.6</td>
<td><strong>SCATTER/GATHER</strong></td>
<td>8-3</td>
</tr>
<tr>
<td>8.3</td>
<td><strong>QD01 ST-506 Disk Drive Interface</strong></td>
<td>8-4</td>
</tr>
<tr>
<td>8.4</td>
<td><strong>Front Panel Interface</strong></td>
<td>8-7</td>
</tr>
</tbody>
</table>

# Appendices

<table>
<thead>
<tr>
<th>Appendix</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td><strong>Autoconfigure, CSR, and Vector Addresses</strong></td>
<td>A-1</td>
</tr>
<tr>
<td>A.1</td>
<td><strong>Overview</strong></td>
<td>A-1</td>
</tr>
<tr>
<td>A.2</td>
<td><strong>Determining the CSR Address for Use with Autoconfigure</strong></td>
<td>A-1</td>
</tr>
<tr>
<td>A.3</td>
<td><strong>Determining the Vector Address for Use with Autoconfigure</strong></td>
<td>A-3</td>
</tr>
<tr>
<td>A.4</td>
<td><strong>A System Configuration Example</strong></td>
<td>A-6</td>
</tr>
<tr>
<td>B</td>
<td><strong>PROM Removal and Replacement</strong></td>
<td>B-1</td>
</tr>
<tr>
<td>B.1</td>
<td><strong>Overview</strong></td>
<td>B-1</td>
</tr>
<tr>
<td>B.2</td>
<td><strong>Exchanging PROMs</strong></td>
<td>B-1</td>
</tr>
<tr>
<td>C</td>
<td><strong>Utilities and Software</strong></td>
<td>C-1</td>
</tr>
<tr>
<td>C.1</td>
<td><strong>Overview</strong></td>
<td>C-1</td>
</tr>
<tr>
<td>D</td>
<td><strong>Disk Drive Configuration Parameters</strong></td>
<td>D-1</td>
</tr>
<tr>
<td>D.1</td>
<td><strong>Overview</strong></td>
<td>D-1</td>
</tr>
</tbody>
</table>
### LIST OF FIGURES

<table>
<thead>
<tr>
<th>Figure</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-1</td>
<td>QD01 Subsystem Configuration</td>
<td>1-3</td>
</tr>
<tr>
<td>1-2</td>
<td>QD01 Disk Controller</td>
<td>1-5</td>
</tr>
<tr>
<td>1-3</td>
<td>Sales Order Example</td>
<td>1-5</td>
</tr>
<tr>
<td>2-1</td>
<td>QD01 Disk Controller Dimensions</td>
<td>2-4</td>
</tr>
<tr>
<td>3-1</td>
<td>DEC MSCP Subsystem Logical and Physical Configuration</td>
<td>3-3</td>
</tr>
<tr>
<td>3-2</td>
<td>QD01 Subsystem Logical and Physical Configuration</td>
<td>3-4</td>
</tr>
<tr>
<td>3-3</td>
<td>Sample SHOW CONFIGURATION</td>
<td>3-21</td>
</tr>
<tr>
<td>3-4</td>
<td>CONFIGURE Command Listing</td>
<td>3-22</td>
</tr>
<tr>
<td>4-1</td>
<td>QD01 Configuration Reference Sheet</td>
<td>4-2</td>
</tr>
<tr>
<td>4-2</td>
<td>Switch Setting Example</td>
<td>4-3</td>
</tr>
<tr>
<td>4-3</td>
<td>QD01 Disk Controller Assembly</td>
<td>4-5</td>
</tr>
<tr>
<td>4-4</td>
<td>QD01 Cabling Diagram</td>
<td>4-13</td>
</tr>
<tr>
<td>5-1</td>
<td>Fault Isolation Chart</td>
<td>5-3</td>
</tr>
<tr>
<td>6-1</td>
<td>Drive Configuration Parameter Block</td>
<td>6-4</td>
</tr>
<tr>
<td>6-2</td>
<td>Bootstrap Command Example</td>
<td>6-14</td>
</tr>
<tr>
<td>7-1</td>
<td>QD01 Block Diagram</td>
<td>7-2</td>
</tr>
<tr>
<td>8-1</td>
<td>Control Pin/Signal Assignments at ST-506 Interface</td>
<td>8-5</td>
</tr>
<tr>
<td>8-2</td>
<td>Data Pin/Signal Assignments at ST-506 Interface</td>
<td>8-6</td>
</tr>
<tr>
<td>8-3</td>
<td>Status and Control Interface</td>
<td>8-8</td>
</tr>
</tbody>
</table>

### LIST OF TABLES

<table>
<thead>
<tr>
<th>Table</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-1</td>
<td>Basic Subsystem Contents</td>
<td>1-3</td>
</tr>
<tr>
<td>1-2</td>
<td>Subsystem Options</td>
<td>1-4</td>
</tr>
<tr>
<td>2-1</td>
<td>QD01 Disk Controller General Specifications</td>
<td>2-1</td>
</tr>
<tr>
<td>2-2</td>
<td>QD01 Disk Controller Environmental Specifications</td>
<td>2-3</td>
</tr>
<tr>
<td>2-3</td>
<td>QD01 Disk Controller Physical Specification</td>
<td>2-3</td>
</tr>
<tr>
<td>2-4</td>
<td>QD01 Disk Controller Electrical Specifications</td>
<td>2-4</td>
</tr>
<tr>
<td>3-1</td>
<td>Subsystem Configuration Example</td>
<td>3-7</td>
</tr>
<tr>
<td>3-2</td>
<td>Device Names</td>
<td>3-9</td>
</tr>
<tr>
<td>4-1</td>
<td>QD01 Switch Definitions and Factory Configuration</td>
<td>4-6</td>
</tr>
<tr>
<td>4-2</td>
<td>Controller Address Switch Settings</td>
<td>4-7</td>
</tr>
<tr>
<td>4-3</td>
<td>Boot MSCP Device Number</td>
<td>4-9</td>
</tr>
<tr>
<td>4-4</td>
<td>MSCP Device Number for the First Drive on a QD01 at an Alternate Address</td>
<td>4-10</td>
</tr>
<tr>
<td>4-5</td>
<td>Emulex QD01 Cables</td>
<td>4-12</td>
</tr>
<tr>
<td>4-6</td>
<td>Interface and Cable Components</td>
<td>4-13</td>
</tr>
<tr>
<td>5-1</td>
<td>Flow Chart Symbol Definitions</td>
<td>5-2</td>
</tr>
<tr>
<td>5-2</td>
<td>Error Codes</td>
<td>5-5</td>
</tr>
<tr>
<td>6-1</td>
<td>QD01 IP and SA Registers</td>
<td>6-16</td>
</tr>
<tr>
<td>8-1</td>
<td>LSI-11 Bus Interface Pin Assignments</td>
<td>8-2</td>
</tr>
<tr>
<td>8-2</td>
<td>Control and Status Interface Pin Function</td>
<td>8-7</td>
</tr>
<tr>
<td></td>
<td>Description</td>
<td></td>
</tr>
<tr>
<td>A-1</td>
<td>SYSGEN Device Table</td>
<td>A-2</td>
</tr>
<tr>
<td>A-2</td>
<td>Priority Ranking for Floating Vectors Addresses</td>
<td>A-4</td>
</tr>
<tr>
<td>A-3</td>
<td>CSR and Vector Address Example</td>
<td>A-6</td>
</tr>
<tr>
<td>A-4</td>
<td>Floating Address Computation</td>
<td>A-7</td>
</tr>
<tr>
<td>B-1</td>
<td>QD01 PROM Location</td>
<td>B-1</td>
</tr>
<tr>
<td>Table</td>
<td>Title</td>
<td>Page</td>
</tr>
<tr>
<td>-------</td>
<td>-----------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>C-1</td>
<td>Utility and Diagnostic Software</td>
<td>C-1</td>
</tr>
<tr>
<td>D-1</td>
<td>Maxtor</td>
<td>D-1</td>
</tr>
<tr>
<td>D-2</td>
<td>ATASI 3046</td>
<td>D-2</td>
</tr>
<tr>
<td>D-3</td>
<td>Fujitsu M2243AS</td>
<td>D-2</td>
</tr>
<tr>
<td>D-4</td>
<td>RODIME</td>
<td>D-3</td>
</tr>
<tr>
<td>D-5</td>
<td>RD52</td>
<td>D-4</td>
</tr>
<tr>
<td>D-6</td>
<td>RD53</td>
<td>D-4</td>
</tr>
</tbody>
</table>
EMULEX PRODUCT WARRANTY

CONTROLLER WARRANTY: Emulex warrants for a period of twelve (12) months from the date of shipment that each Emulex controller product supplied shall be free from defects in material and workmanship.

CABLE WARRANTY: All Emulex provided cables are warranted for ninety (90) days from the time of shipment.

The above warranties shall not apply to expendable components such as fuses, bulbs, and the like, nor to connectors, adaptors, and other items not a part of the basic product. Emulex shall have no obligation to make repairs or to cause replacement required through normal wear and tear or necessitated in whole or in part by catastrophe, fault or negligence of the user, improper or unauthorized use of the product, or use of the product in such a manner for which it was not designed, or by causes external to the product, such as but not limited to, power failure or air conditioning. Emulex's sole obligation hereunder shall be to repair or replace any defective product, and, unless otherwise stated, pay return transportation cost for such replacement.

Purchaser shall provide labor for removal of the defective product, shipping charges for return to Emulex and installation of its replacement. THE EXPRESSED WARRANTIES SET FORTH IN THIS AGREEMENT ARE IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED OR IMPLIED, INCLUDING WITHOUT LIMITATION, ANY WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, AND ALL OTHER WARRANTIES ARE HEREBY DISCLAIMED AND EXCLUDED BY EMULEX. THE STATED EXPRESS WARRANTIES ARE IN LIEU OF ALL OBLIGATIONS OR LIABILITIES ON THE PART OF EMULEX FOR DAMAGES, INCLUDING BUT NOT LIMITED TO SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES ARISING OUT OF, OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THE PRODUCT.

RETURNED MATERIAL: Warranty claims must be received by Emulex within the applicable warranty period. A replaced product, or part thereof, shall become the property of Emulex and shall be returned to Emulex at Purchaser's expense. All returned material must be accompanied by a RETURN MATERIALS AUTHORIZATION (RMA) number assigned by Emulex.
1.1 INTRODUCTION

The QD01 Disk Controller, designed and manufactured by Emulex Corporation, is a MSCP-compatible controller with a ST-506 peripheral interface. This manual is designed to help you install and use your QD01 Disk Controller in the most efficient and straightforward manner possible. The contents of the eight sections and four appendices are described briefly below.

Section 1 General Description: This section contains an overview of the QD01 Disk Controller.

Section 2 Controller Specification: This section contains the specification for the QD01 Disk Controller.

Section 3 Planning the Installation: This section contains the information necessary to plan your installation.

Section 4 Installation: This section contains the information needed to set up and physically install the subsystem.

Section 5 Troubleshooting: This section describes fault isolation procedures that can be used to pinpoint trouble spots.

Section 6 Registers and Programming: This section contains a description of the subsystem's LSI-11 bus registers and an overview of the Mass Storage Control Protocol (MSCP).

Section 7 Functional Description: This section describes the controller architecture.

Section 8 Interfaces: This section describes the subsystem LSI-11 bus and ST-506 interfaces.

Appendix A Autoconfigure, CSR and Vector Addresses: This appendix contains a description of the DEC algorithm for the assignment of CSR addresses and vector addresses.

Appendix B PROM Removal and Replacement: This appendix contains PROM removal and replacement instructions to allow the user to upgrade the QD01 Disk Controller in the field.

Appendix C Utilities and Diagnostics: This appendix contains a list of the utilities and diagnostics that are applicable to the QD01.

Appendix D Disk Drive Configuration Parameters: This appendix contains configuration parameters for common ST-506 disk drives.
Physical Organization

1.2 SUBSYSTEM OVERVIEW

The QD01 Disk Controller connects high-capacity mass storage peripherals to LSI-11 computers manufactured by Digital Equipment Corporation (DEC). The QD01 implements DEC's Mass Storage Control Protocol (MSCP) to provide a software-transparent interface for the host DEC computer. To provide traditional Emulex flexibility in peripheral selection, the QD01 uses the versatile, industry standard ST-506 interface as its peripheral interface. The ST-506 interface is used on 5.25-inch Winchester disk drives built by a large number of manufacturers.

1.2.1 MASS STORAGE CONTROL PROTOCOL (MSCP)

MSCP is a software interface designed to lower the host computer's mass storage overhead by offloading much of the work associated with file management into an intelligent mass storage subsystem. In concert with ST-506 compatible peripherals, the QD01 provides just such a subsystem. The QD01 relieves the host CPU of many file maintenance tasks. The QD01 Disk Controller performs these MSCP functions: error checking and correction, bad block replacement, seek optimization, command prioritizing and ordering, and data mapping.

This last feature is, perhaps, the most important. This feature allows the host computer's operating system software to store data in logical blocks that are identified by simple logical block numbers (LBNs). Thus, the host does not need to have detailed knowledge of the peripheral's geometry (cylinders, tracks, sectors, etc.). This feature also makes autoconfiguration a simple matter. During system start-up, the host operating system queries the subsystem to find its capacity (the number of logical blocks that the subsystem can store).

Because the host operating system does not need to have detailed knowledge of its mass storage subsystem, the complexity of the operating system itself has been reduced. This reduction comes about because only one or two software modules are required to allow many different subsystems to be connected to a host.

1.3 PHYSICAL ORGANIZATION OVERVIEW

The QD01 Disk Controller is a modular, microprocessor-based disk controller that connects directly to the host computer's LSI-11 bus backplane. The microprocessor architecture ensures excellent reliability and compactness.
The QD01 is contained on a single quad-wide printed circuit board assembly (PCBA) that plugs directly into an LSI-11 bus backplane slot.

The QD01 supports up to two physical or four logical disk drives. Aggregate data storage capacities are limited only by the capacities of the peripherals. Figure 1-1 shows one possible ST-506 configuration.

![QD01 Subsystem Configuration](QD0101-0611)

**Figure 1-1. QD01 Subsystem Configuration**

### 1.4 SUBSYSTEM MODELS and OPTIONS

The QD01 Disk Controller, with appropriate peripherals, provides a DEC MSCP-compatible mass storage subsystem. The QD01 is pictured in Figure 1-2. The QD01 is identified by a top level assembly tag that is glued to the 8031 microprocessor chip on the FWB. The QD01 top level assembly number is given in Table 1-1 along with the part numbers of the items that are delivered with the QD01.

**Table 1-1. Basic Subsystem Contents**

<table>
<thead>
<tr>
<th>Itm</th>
<th>Qty</th>
<th>Description</th>
<th>Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>QD01 Disk Controller</td>
<td>QD0110201</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>22-Bit Addressing Kit</td>
<td>QD0113001</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>QD01 Technical Manual</td>
<td>QD0151002</td>
</tr>
</tbody>
</table>
Subsystem Models and Options

1.4.1 SUBSYSTEM OPTIONS

Table 1-2 lists the options that can be ordered to tailor your QD01 to your particular application. Software programs are offered in distribution kits that include media and documentation.

Table 1-2. Subsystem Options

<table>
<thead>
<tr>
<th>Option</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PX995180n-0n³</td>
<td>Includes the Emulex PDP/LSI MSCP Formatter Program (SXM8A) and the Emulex UDA50 Subsystem Reliability Program (ULMX9?). Distribution kit is per customer order.</td>
</tr>
<tr>
<td>VX9951804</td>
<td>Includes the Emulex MicroVAX QD01 MSCP Disk Formatter Program (FQD01M).</td>
</tr>
<tr>
<td>PD9951802-01</td>
<td>Backup and Restore Program (BRP) Software Kit. This stand-alone PDP/LSI-ll program allows image backup and restoration of disk. Compatible with TSll, ST-506 Tape, and all DEC disks. Distributed on 0.5-inch tape, PE format with MS boot.</td>
</tr>
<tr>
<td>QU011201-0n²</td>
<td>34-line, control interface cable for ST-506 disk drives. Cable length is per customer order.</td>
</tr>
<tr>
<td>QU011202-0n²</td>
<td>20-line, data interface cable for ST-506 disk drives. Cable length is per customer order.</td>
</tr>
<tr>
<td>QU011203-0n²</td>
<td>34-line, daisy-chain control interface cable for ST-506 disk drives. Cable length is per customer order.</td>
</tr>
</tbody>
</table>

¹ See Appendix C for distribution kit part numbers.

² See Table 4-5 for part numbers for specific cable lengths.
Subsystem Models and Options

Figure 1-2. QD01 Disk Controller

Options are specified as separate line items on a sales order. An example of an actual sales order is shown in Figure 1-3.

<table>
<thead>
<tr>
<th>Item</th>
<th>Qty</th>
<th>Model Number</th>
<th>Comment/Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>1</td>
<td>QD01</td>
<td>Disk Controller implementing DEC MSCP with ST-506 drives.</td>
</tr>
<tr>
<td>2.</td>
<td>1</td>
<td>QU011201-04</td>
<td>Control interface cable for ST-506 drives, 12 ft</td>
</tr>
<tr>
<td>3.</td>
<td>2</td>
<td>QU011202-04</td>
<td>Data interface cable for ST-506 drives, 12 ft</td>
</tr>
<tr>
<td>4.</td>
<td>1</td>
<td>QU011203-04</td>
<td>Daisy-chain control interface cable for ST-506 drives, 4 ft</td>
</tr>
<tr>
<td>5.</td>
<td>1</td>
<td>PD9951802-01</td>
<td>Backup and Restore Program 0.5-inch tape, PE, MS boot</td>
</tr>
</tbody>
</table>

Figure 1-3. Sales Order Example
1.5 FEATURES

The following features enhance the usefulness of the QD01 Disk Controller.

1.5.1 MICROPROCESSOR DESIGN

The QD01 design incorporates an eight-bit, high-performance CMOS microprocessor to perform all controller functions. The microprocessor approach provides a reduced component count, high reliability, easy maintainability, and the microprogramming flexibility that allows MSCP to be implemented without expensive, dedicated hardware.

1.5.2 CONFIGURATION FLEXIBILITY

The QD01 Disk Controller provides complete configuration flexibility. It supports two physical (four logical) ST-506 compatible disk drives of various types and capacities. The user can specify many different drive configurations by using the QD01's Nonvolatile Random Access Memory (NOVRAM). The QD01 NOVRAM supports two, ST-506 drive interfaces. In addition, the user can change these stored subsystem configurations by altering the NOVRAM using Emulex software or the QD01's extended command set. The flexibility of the QD01 configuration NOVRAM eliminates the need for special configuration PROMs and field upgrade kits.

1.5.3 SELF-TEST

The QD01 incorporates an internal self-test routine that is executed upon power-up. This test exercises all parts of the microprocessor, the on-board memory, the LSI-11 bus interface, and the ST-506 interface. Although this test does not completely test all circuitry, successful execution indicates a very high probability that the disk controller is operational. If the QD01 fails the self-test, it leaves three light-emitting diodes (LEDs) ON and sets an error bit in the Status and Address (SA) register (base address plus 2).

1.5.4 SEEK OPTIMIZATION

The QD01 is able to pool the various seeks that need to be performed and determine the most efficient order in which to do them. This is an especially important feature in heavily loaded systems. The disk controller's ability to arrange seeks in the optimum order saves a great deal of time and makes the entire system more efficient.
1.5.5 COMMAND BUFFER

The QD01 contains a buffer that is able to store 13 MSCP commands. This large buffer allows the subsystem to achieve a higher throughput and to operate at a very efficient level.

1.5.6 ADAPTIVE DMA

During each DMA data transfer burst, the QD01 monitors the LSI-11 bus for other pending DMA requests and suspends its own DMA activity to permit other DMA transfers to occur. The host processor programs the DMA burst length during the MSCP initialization sequence or the QD01 defaults to 16 words per burst. In addition, the QD01 firmware design includes a 4-microsecond delay in between DMA bursts to avoid data late conditions. Because of these adaptive DMA techniques, the QD01 ensures that CPU functions, including interrupt servicing, are not locked out for excessive periods of time by high-speed disk transfers.

1.5.7 ERROR CONTROL

The disk controller presents error-free media to the operating system by correcting soft errors and retrying operations without intervention by the host.

1.5.8 BLOCK-MODE DMA

The QD01 supports block-mode DMA for accessing memory. In this mode, the initial address of the data is transmitted, followed by a burst of up to 16 words of data. The memory address is automatically incremented to accommodate this burst. Block mode transfers considerably reduce the overhead associated with DMA operations.

1.5.9 TWENTY-TWO-BIT ADDRESSING

The QD01 supports full 22-bit addressing to utilize the full 4M byte capacity of the LSI-11.
1.6 COMPATIBILITY

1.6.1 DIAGNOSTICS

Emulex offers diagnostic programs to support the use and maintenance of the QD01. For PDP/LSI systems, Emulex offers the Emulex PDP/LSI MSCP Formatter Program (SXMX8A) and the UDA50 Subsystem Reliability Program (ULMX9?). For MicroVAX systems, Emulex offers the MicroVAX QD01 MSCP Disk Formatter Program (PQD01M).

1.6.2 OPERATING SYSTEMS

The QD01 implements MSCP. Emulex supports its implementation of MSCP beginning with the indicated version of the following DEC operating systems:

<table>
<thead>
<tr>
<th>Operating System</th>
<th>Version</th>
</tr>
</thead>
<tbody>
<tr>
<td>Micro/VMS</td>
<td>4.0</td>
</tr>
<tr>
<td>RSTS/E</td>
<td>8.0</td>
</tr>
<tr>
<td>RSX-11M</td>
<td>4.1</td>
</tr>
<tr>
<td>RSX-11M-PLUS</td>
<td>2.1</td>
</tr>
<tr>
<td>RT-11</td>
<td>5.1</td>
</tr>
</tbody>
</table>

1.6.3 HARDWARE COMPATIBILITY

The QD01 Disk Controller complies with DEC LSI-11 bus protocol, and it directly supports 22-bit addressing and block-mode DMA. The QD01 also supports scatter-write and gather-read operations on the MicroVAX I.

The disk drives supported by the QD01 are not media compatible with comparable DEC MSCP products.

ST-506 disk drives that are supported by the QD01 should provide buffered head stepping. Buffered stepping is required to provide adequate performance in DEC operating environments. (See subsection 6.3.1.1.1 for more information on step code.)

1.7 PERFORMANCE

The QD01 Disk Controller provides performance superior to that of DEC MSCP mass storage subsystems for the LSI-11 bus. The QD01 allows the user to select from a wide range of low-cost peripherals that, when combined with the QD01, provide very cost-effective solutions to mass storage on LSI-11 bus based computer systems.
Section 2
CONTROLLER SPECIFICATION

2.1 OVERVIEW

This section contains the general, environmental, physical, electrical, and port specifications for the QD01 Disk Controller. Specifications are contained in tables, and the tables are oriented around areas of interest as listed below:

<table>
<thead>
<tr>
<th>Subsection</th>
<th>Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.2</td>
<td>General Specification</td>
</tr>
<tr>
<td>2.3</td>
<td>Environmental Specification</td>
</tr>
<tr>
<td>2.4</td>
<td>Physical Specification</td>
</tr>
<tr>
<td>2.5</td>
<td>Electrical Specification</td>
</tr>
</tbody>
</table>

2.2 GENERAL SPECIFICATION

A general specification for the QD01 Disk Controller is contained in Table 2-1.

Table 2-1. QD01 Disk Controller General Specifications

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FUNCTION</td>
<td></td>
</tr>
<tr>
<td>Logical CPU Interface</td>
<td></td>
</tr>
<tr>
<td>Diagnostic Software</td>
<td>Providing mass data storage to LSI-11 computers manufactured by Digital Equipment Corporation (DEC)</td>
</tr>
<tr>
<td></td>
<td>Emulates DEC's Mass Storage Control Protocol (MSCP)</td>
</tr>
<tr>
<td></td>
<td>Emulex PDF/LSI MSCP Disk Formatter Program (SXM8A), UDA50 Subsystem Reliability Program (ULMX9?), MicroVAX QD01 MSCP Disk Formatter Program (FQD01M)</td>
</tr>
<tr>
<td>Operating System Compatibility</td>
<td>Micro/VMS V4.0</td>
</tr>
<tr>
<td></td>
<td>RSTE/S V8.0</td>
</tr>
<tr>
<td></td>
<td>RSX-11M V4.1</td>
</tr>
<tr>
<td></td>
<td>RSX-11M PLUS V2.1</td>
</tr>
<tr>
<td></td>
<td>RT-11 V5.1</td>
</tr>
</tbody>
</table>

(continued on next page)
Table 2-1. QD01 Disk Controller General Specifications (continued)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>CPU I/O Technique</strong></td>
<td>Direct Memory Access, including Adaptive Techniques and Block Mode; supports scatter-gather on the MicroVAX I</td>
</tr>
<tr>
<td><strong>INTERFACE</strong></td>
<td></td>
</tr>
<tr>
<td><strong>CPU Interface</strong></td>
<td></td>
</tr>
<tr>
<td>Device CSR Address</td>
<td></td>
</tr>
<tr>
<td>Standard</td>
<td>177721508</td>
</tr>
<tr>
<td>Alternates</td>
<td>177721548</td>
</tr>
<tr>
<td></td>
<td>177603348</td>
</tr>
<tr>
<td></td>
<td>177603408</td>
</tr>
<tr>
<td></td>
<td>177603448</td>
</tr>
<tr>
<td></td>
<td>177603508</td>
</tr>
<tr>
<td></td>
<td>177603548</td>
</tr>
<tr>
<td></td>
<td>177603608</td>
</tr>
<tr>
<td>Vector Address</td>
<td>Programmable</td>
</tr>
<tr>
<td>Priority Level</td>
<td>BR4/5</td>
</tr>
<tr>
<td>Bus Loading</td>
<td>1 DC Load, 2.5 AC Loads</td>
</tr>
<tr>
<td><strong>Peripheral Interface</strong></td>
<td></td>
</tr>
<tr>
<td>Number of Physical Drives Supported</td>
<td>2</td>
</tr>
<tr>
<td>Maximum Cable Length</td>
<td>20 feet (ft)</td>
</tr>
<tr>
<td></td>
<td>6 meters (m)</td>
</tr>
<tr>
<td>Step Pulse Interval</td>
<td>Programmable, 3 msec to 12 usec</td>
</tr>
</tbody>
</table>

1. For adequate performance under DEC operating systems, Emulex recommends using a disk drive that can buffer step pulses. (See subsection 6.3.1.1.1 for more information on step code.)

2-2 Controller Specification
2.3 ENVIRONMENTAL SPECIFICATION

Table 2-2 contains the environmental specifications for the QD01 Disk Controller.

Table 2-2. QD01 Disk Controller
Environmental Specifications

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPERATING TEMPERATURE</td>
<td>10°C (50°F) to 40°C (104°F), where maximum temperature is reduced 1.8°C per 1000 meters (1°F per 1000 feet) altitude</td>
</tr>
<tr>
<td>RELATIVE HUMIDITY</td>
<td>10% to 90% with a maximum wet bulb of 28°C (82°F) and a minimum dewpoint of 2°C (3.6°F)</td>
</tr>
<tr>
<td>COOLING</td>
<td>6 cubic feet per minute</td>
</tr>
<tr>
<td>HEAT DISSIPATION</td>
<td>82 BTU per hour</td>
</tr>
</tbody>
</table>

2.4 PHYSICAL SPECIFICATION

Table 2-3 contains the physical specifications for the QD01 Disk Controller.

Table 2-3. QD01 Disk Controller
Physical Specifications

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PACKAGING</td>
<td>Single, quad-size, four-layer PCBA</td>
</tr>
<tr>
<td>Dimensions</td>
<td>10.436 by 8.7 inches</td>
</tr>
<tr>
<td></td>
<td>26.507 by 22.098 centimeters</td>
</tr>
<tr>
<td></td>
<td>see Figure 2-1</td>
</tr>
<tr>
<td>Shipping Weight</td>
<td>4 pounds</td>
</tr>
</tbody>
</table>
2.5 ELECTRICAL SPECIFICATION

Table 2-4 lists and describes the electrical specification for the QD01 Disk Controller.

Table 2-4. QD01 Disk Controller
Electrical Specifications

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>POWER</td>
<td>5 VDC ± 5%, 4.8 amperes (A)</td>
</tr>
</tbody>
</table>

Figure 2-1. QD01 Disk Controller Dimensions
Section 3
PLANNING THE INSTALLATION

3.1 OVERVIEW

This section is designed to help you plan the installation of your QD01 Disk Controller. Taking a few minutes and planning the configuration of your subsystem before beginning its installation will result in a smoother installation with less system down time. As a planning tool, this section explains some of the practical matters that need to be considered before you begin your installation.

This section contains QD01 application examples and configuration procedures. The subsections are listed in the following table:

<table>
<thead>
<tr>
<th>Subsection</th>
<th>Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.2</td>
<td>MSCP Subsystem Configuration</td>
</tr>
<tr>
<td>3.3</td>
<td>A DEC MSCP Subsystem</td>
</tr>
<tr>
<td>3.4</td>
<td>The QD01 MSCP Subsystem</td>
</tr>
<tr>
<td>3.5</td>
<td>Operating Systems, Device and Vector Addresses</td>
</tr>
</tbody>
</table>

Following the procedures contained in these subsections will help you get the most from your QD01 Disk Controller.

3.1.1 CONFIGURATION DEFINED

As used in the computer industry, the term configuration is generally used to define the physical and logical arrangement of a system, or put another way, the manner in which the parts of a system relate to one another.

When used this way, the word configuration has quite a number of implications: size (capacity, speed, bandwidth), cabling (what is hooked to what), logical arrangement (which functions are combined on which components), location (bus slot, local/remote, bus address, vector, unit address), and so on.

Many of these factors can be affected by the user, either through the use of switches or by cabling the system appropriately. In other words, the configuration, and thus the function, of a system is defined and determined by the user.
MSCP Subsystem Logical and Physical Configuration

3.2 MSCP SUBSYSTEM CONFIGURATION

The following paragraphs describe MSCP Subsystem concepts, including architecture, unit numbering, capacities, and related concepts.

3.2.1 ARCHITECTURE

The main components in a mass storage subsystem that uses DEC's MSCP are the MSCP controller, the peripheral controller, and the peripherals themselves. The functions of the components are as follows:

- The MSCP controller is a co-processor that processes high-level requests or commands from the host. The MSCP controller determines the type and number of the devices attached to it. The MSCP controller optimizes and prioritizes the requests from the host, transfers data to and from the host, transfers data to and from the peripheral controller, and buffers data as necessary. When the command is complete, the MSCP controller sends a response to the host.

- The peripheral controller must have detailed knowledge of the geometry of the devices attached to it. With this knowledge, the MSCP controller converts the logical block numbers that the host system uses to identify data into positioning and data transfer commands that the disk drive can understand. These commands are low-level commands, which specify data locations in terms specific to the media at hand: cylinder, track, and sector, for example. In addition, the peripheral controller converts the parallel data from the host bus to serial data for writing on the drive, and converts the serial data read from the drive to parallel format. The peripheral controller also handles error detection and correction.

- As with most peripheral devices, MSCP drives have a low degree of intelligence. They contain only the phase-locked-loop (PLL) circuitry that converts digital to analog data for recording on magnetic media; the timing electronics; the write and read amplifiers; and the positioning mechanism.

Depending on the MSCP subsystem, these functions can be executed by separate pieces of hardware, or combined into a single piece of hardware.

3.2.2 PERIPHERAL NUMBERING

To the operating system, each MSCP peripheral on the system is identified by a unique unit number. MSCP devices are also identified by device class. The device class is indicated by a two-letter prefix attached to the device's unit number.
MSCP disk devices are indicated by the prefix DU. Together, the unit number and class prefix form the specification used by the operating system to select a device.

Unlike other DEC mass storage subsystems, all of the MSCP peripherals on the system must have different MSCP unit numbers, even if they are managed by separate MSCP controllers at separate LSI-11 bus device addresses. Thus, if there are three peripherals on the first MSCP controller (at 7721508), then the first peripheral on the second MSCP controller (at 7721548 or in floating CSR address space) is numbered DU3.

3.2.3 PERIPHERAL CAPACITIES

The capacity of peripherals in an MSCP subsystem is measured in logical blocks. Each logical block contains 512 bytes of data. The MSCP controller reports the capacity of a peripheral to the operating system during configuration. A 10M byte peripheral such as DEC's RD51 is able to store about 20,000 logical blocks.

3.3 A DEC MSCP SUBSYSTEM

A typical DEC MSCP subsystem for the LSI-11 bus is organized as shown in Figure 3-1. This subsystem combines the controller and controller functions in a single piece of hardware, which is referred to as the RQDX1. The hard disk drive that attaches to the RQDX1 is referred to as the RD51, RD52, or RD53 and the 5.25-inch floppy as the RX50. The RQDX1 plugs directly into the LSI-11 bus and is attached to the disk drives via a disk-drive-native interface. These model numbers are not used to identify peripherals to the operating system, but are displayed to the operator by some operating systems during configuration for informational purposes.

![Diagram of DEC MSCP Subsystem Logical and Physical Configuration](Q00101-0595)
3.4 THE QD01 MSCP SUBSYSTEM

Figure 3-2 illustrates a typical QD01 MSCP subsystem. As with the DEC implementation, the QD01 is connected directly to the LSI-11 bus. On the other side the QD01 uses the ST-506 interface to communicate with one or two disk drives.

The MSCP subsystem provided by the QD01 is essentially analogous to the DEC MSCP subsystem. As in the DEC subsystem, the QD01 MSCP controller connects directly to the LSI-11 bus and performs many of the same functions as the RQDX1. As an MSCP controller, the QD01 receives requests from the host, optimizes the requests, generates ST-506 commands to perform the operations, transfers data to and from the host, transfers data to and from the device, and buffers data as necessary. When the command is complete, the controller sends a response to the host.

The QD01 also performs all of the functions of the peripheral controller, including serialization and deserialization of data. The QD01 connects to the peripherals it supports via the ST-506 interface.
3.4.1 LOGICAL UNIT NUMBERS

As noted in subsection 3.2.2, MSCP protocol does not allow any MSCP disk devices on one computer to have the same unit number, even though they may be controlled by separate MSCP controllers at different LSI-11 bus addresses.

DEC MSCP-type drives can accept unit identification plugs that define addresses from 0 to 255. ST-506 disk drives and the QD01 do not have this flexibility; the QD01 can detect only two unique drive addresses at its ST-506 interface - 0 and 1. To prevent a unit-number conflict between the QD01's drives and another MSCP controller's drives, the QD01 has switches that can be used to change the unit numbers reported to the operating system for its drives.

Example 3-1 An MSCP controller supports four disk drives. An offset of four is specified for the QD01. This causes the QD01 disk with address 0 to be reported to the operating system as logical unit number (LUN) 4. QD01 disk 1 is reported as LUN 5.

The offset for the logical unit number is specified by using switches SW2-2 through SW2-4 on the QD01. See subsection 4.3.3.2.2 for switch setting information.

3.4.2 QD01 MSCP SUBSYSTEM LOGICAL CONFIGURATION

This subsection explains the algorithm used by the QD01 to map logical MSCP peripherals onto the physical disk drives provided by the QD01 subsystem.

3.4.2.1 Logical Devices

The phrase "logical MSCP disk drive" refers to the disk drive as it appears to the operating system. That is, the operating system associates a disk drive of known type (in this case, an MSCP disk drive) with a unit number and a capacity. The QD01 MSCP controller presents that information to the operating system after initialization or on command.

Because the MSCP controller is responsible for establishing the relationship between unit number and capacity, it is possible for the controller to divide its physical disk drives into more than one logical unit. That is, if a physical disk drive has a capacity of 234,090 blocks, the MSCP controller can divide that capacity into unequal parts: for example, 208,080 blocks and 26,010 blocks. Each part is then assigned a separate unit number, and the the unit number and capacity of each part is presented to the operating system.
MSCP Subsystem Logical and Physical Configuration

The operating system then sees the two parts as separate disk drives, even though the data is actually stored on the same physical drive. The two parts are called logical disk drives, and the numbers that identify them are called MSCP unit numbers.

This technique of dividing physical units into smaller logical units is designed to make file management easier. For example, the larger of the two logical units could be used as the system disk or the main data storage disk. The smaller unit would be used as a scratch pad. Data to be stored offline on tape could be transferred from the larger disk to the smaller, and then the smaller disk could be copied in its entirety to the tape. This procedure would eliminate having to backup the entire disk, a time-consuming operation.

A drive configuration that supports multiple logical units is specified by the data that is stored in the configuration Nonvolatile Random Access Memory (NOVRAM). Information for programming the configuration NOVRAM is given in Section 6, Registers and Programming. The field that causes a drive to be divided into multiple logical units is called the Split Code (word 11). There are three types of split codes: no split, cylinder split, and head split:

- The use of the first type is obvious. When no split is specified, the entire physical drive is one logical drive.

- Cylinder split codes divide a physical drive by cylinders. The split code specifies a ratio such as half and half, or seven-eighths/one-eighth. The cylinders assigned to a logical drive are contiguous. For example, if the physical drive has 645 cylinders and is split 50/50, the first 322 cylinders are assigned to one drive and the second 322 cylinders are assigned to the other (the odd cylinder is not used).

- Head split codes divide the drive by data heads. A Starting Head Offset field in the NOVRAM specifies the first head of the second logical drive. When the drive is split by data heads, each logical drive has its own platter(s); consequently, the low tracks of one logical drive are in the same physical cylinder as the low tracks of the other logical drive.

The head splitting technique has an advantage over the cylinder method. Typically, most disk accesses are made in the lower cylinders of a disk because many system-oriented files are located there, including the drive's directory. Because the low (and high) cylinders are vertically aligned when the head splitting technique is used, switching between head-split logical drives requires less head movement than switching between cylinder-split drives. This discrepancy occurs because it is necessary to move the heads back and forth between the low cylinders of the logical drives.

3-6 Planning the Installation
3.4.2.2 Device Numbers

As with any MSCP subsystem, the drives on the QD01 are identified using unit numbers.

Drives are assigned MSCP device numbers beginning with zero (DU0). This number is assigned to the first drive on the first MSCP controller, where "first" means the controller located at the standard LSI-11 bus address. Unit number 1 would be the second drive on the first controller, etc. If there are two MSCP controllers on the system, the units installed on the second begin numbering at n+1, where n equals the highest unit number of the first MSCP controller.

Table 3-1 is an MSCP unit numbering example that shows the MSCP number versus the actual physical addresses assigned to all the components. The physical disk drive (unit number 0) of the second controller is split into two logical units. Note that two device names are associated with that drive.

<table>
<thead>
<tr>
<th>QD01 Address</th>
<th>Device Description</th>
<th>Drive Unit Number</th>
<th>Device Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>772150</td>
<td>Atasi 3046</td>
<td>0</td>
<td>DU0</td>
</tr>
<tr>
<td></td>
<td>Atasi 3046</td>
<td>1</td>
<td>DU1</td>
</tr>
<tr>
<td>772154</td>
<td>Maxtor XT1140</td>
<td>0</td>
<td>DU2</td>
</tr>
<tr>
<td></td>
<td>(split 50/50)</td>
<td></td>
<td>DU3</td>
</tr>
<tr>
<td></td>
<td>Maxtor XT1140</td>
<td>1</td>
<td>DU4</td>
</tr>
</tbody>
</table>

**NOTE**

All of the MSCP peripherals supported by the QD01 use the same device identifier - QCVL. Unique device identifiers are not available to the host because of the nature of the NOVRAM.
3.5 OPERATING SYSTEMS, DEVICE AND VECTOR ADDRESSES

Before the installation of any peripheral device can be considered complete, the computer's operating system must be made aware of the new resource. The information provided in this section is intended to supplement your DEC operating system resources and to be used as an aid in planning the installation of your QD01.

An operating system can be made aware of a new resource in three ways:

- The operating system can poll the computer's I/O device address space.
- The device can be manually connected using CONNECT or CONFIGURE statements.
- The user can tell the operating system about a device during an interactive SYSGEN procedure.

The first technique is referred to as autoconfigure, and it is essentially automatic. The second technique requires that CONNECT statements be placed in a special command file that is executed each time the computer is powered up. The third technique, interactive SYSGEN, creates a configuration file that the operating system references when the system is powered up. All techniques accomplish the same result: they associate a specific device type with a bus address and interrupt vector.

Most recent versions of DEC operating systems use autoconfigure to some extent, and try to follow the same rules. The RT-11 operating system does not use autoconfigure, but can locate devices that reside at a standard address. There are some differences among operating systems, however, especially with regard to MSCP controllers at alternate LSI-11 bus addresses. The following paragraphs address these differences for each supported operating system. This discussion includes information on choosing appropriate LSI-11 bus device addresses and interrupt vectors for the subsystem.

LSI-11 Bus Device Addresses:

The following operating system discussions give procedures for choosing LSI-11 bus addresses for the first MSCP controller and any subsequent controllers in the host configuration. No instructions are provided for programming the chosen address into the QD01. See subsection 4.3.1 for detailed switch setting information.
MSCP-type controllers contain two registers that are visible to the LSI-11 bus I/O page. They are the Initialization and Polling (IP) register (base address) and the Status and Address (SA) register (base address plus 2). The IP register, the CSR address, LSI-11 bus address and the base address all refer to the same register. All of the operating systems described in the following subsections use the standard LSI-11 bus address of 17721508 for the first controller on the host system.

Vector Addresses:

Vector addresses for MSCP controllers are not selected by using switches on the controller FWB, but are programmed into the controller during the Initialization process. Many operating systems select the vector address automatically. If an operating system requires manual input of the vector, the procedure notes that fact.

Device Names:

Again, although DEC has attempted to standardize treatment of peripherals by operating systems, some differences do exist. Table 3-2 lists and describes the device names assigned to MSCP devices under five operating systems. Two controller names and two drive names are given to indicate the numbering scheme.

<table>
<thead>
<tr>
<th>Operating System</th>
<th>Controller First, Second</th>
<th>Drive First, Second</th>
</tr>
</thead>
<tbody>
<tr>
<td>RSTS/E</td>
<td>RU0, RUL</td>
<td>DU0, DU1</td>
</tr>
<tr>
<td>RSX-11M</td>
<td>---- ----</td>
<td>DU0, DU1</td>
</tr>
<tr>
<td>RSX-11M-PLUS</td>
<td>DUA, DUB</td>
<td>DU0, DU1</td>
</tr>
<tr>
<td>RT-11</td>
<td>Port0, Port1</td>
<td>DU0, DU1</td>
</tr>
<tr>
<td>VAX/VMS</td>
<td>PUA, PUB</td>
<td>DUA0, DUAL</td>
</tr>
</tbody>
</table>
Operating Systems, Device and Vector Addresses

Assumptions:

The information regarding operating systems in these subsections is subject to change. The following discussions are based on three assumptions:

- This is the first pass that is being made through SYSGEN; therefore, no saved answer file exists. Answer N (no) to questions such as "Use as input saved answer file?"

- Your host system configuration conforms to the standard LSI-11 device configuration algorithm (otherwise autoconfigure results are not reliable).

- You are generating a mapped version of the operating system on the appropriate hardware (unless you are using RT-11).

3.5.1 RSTS/E OPERATING SYSTEMS (V8.0 and above)

RSTS/E scans the hardware to determine configuration each time the system is bootstrapped. The scanning program is called INIT.SYS and it relies on the same hardware configuration conventions as do the other DEC operating systems.

The RSTS/E operating system can support two MSCP controllers. The first MSCP controller must be located at the standard LSI-11 bus address, 7721508. According to DEC documentation, the second unit should be located in floating address space. For an alternate QD01, Emulex suggests specifying a LSI-11 bus address of 7721548 using the HARDWARE sub-option of the INIT.SYS program.

The INIT.SYS program uses a user-specified table, located in the currently installed monitor, to make exceptions to the autoconfigure algorithm. This table is modified by the HARDWARE sub-option of the INIT.SYS program. Use of this table allows an MSCP controller to be placed at virtually any address on the I/O page. Note that this table must be reset any time a new monitor is installed. Emulex suggests using a LSI-11 bus address of 7721548 for an alternate QD01. An MSCP controller must be located at the standard address to be a bootstrap device.

Interrupt vector addresses are assigned to the MSCP controllers by INIT.SYS and programmed into the devices during initialization.

3.5.2 RT-11 OPERATING SYSTEMS (V5.1 and above)

The RT-11 Operating System supports up to four MSCP controllers with up to 256 devices (total) on the four controllers. The following paragraphs discuss the LSI-11 bus and vector addresses for MSCP controllers under RT-11 in host systems with only one MSCP controller and in those with more than one controller. Disk partitioning, a unique feature of RT-11 that is applicable regardless of the number of controllers, is also discussed.

3-10 Planning the Installation
3.5.2.1 Installing a Single MSCP Controller

If your host system includes only one MSCP controller, install it with a LSI-11 bus address of 7721508. RT-11 will find and install the handler (driver) for that controller. In single MSCP controller configurations, it is not necessary to run SYSGEN. You may use one of the pregenerated monitors that are provided with the RT-11 Distribution. To get the most out of your MSCP subsystem, however, you must modify the system start-up command file, STARTx.COM, to properly partition the disk drives. See subsection 3.5.2.3.

3.5.2.2 Installing Multiple MSCP Controllers

If your host system includes more than one MSCP controller, you may either modify the MSCP handler as described in the RT-11 Software Support Manual or perform a SYSGEN. The following procedure describes the SYSGEN technique (user input is in **boldface** print):

1. Initiate SYSGEN:

```
IND SYSGEN<return>
```

Answer the next group of questions appropriately.

2. Indicate that you want the system to use the start-up command file when booting:

```
Do you want the start-up indirect file (Y)? Y<return>
```

The start-up command file is required to allow additional MSCP controller LSI-11 bus addresses to be specified and to partition the disks consistently when the system is bootstrapped. Answer the next set of questions appropriately.

3. Indicate that you want MSCP support when the Disk Options question appears:

```
Enter the device name you want support for [dd]: DU<return>
```

4. Indicate the number of MSCP controllers on your system in response to this question:

```
How many ports are to be supported (1)? 2<return>
```

RT-11 refers to individual MSCP controllers or controllers as ports. Each port has its own LSI-11 bus and vector addresses.
5. Specify support for all other devices in your host system configuration as well. Indicate that there are no more devices by entering a period:

   Enter the device name you want support for [dd]: .<return>

6. You must specify the addresses of all MSCP controllers (ports) using the SET CSR keyboard command. To ensure that this is done consistently and automatically on power-up, you must add the commands to the system start-up command file, STARTx.COM. The x stands for the monitor that is being used, where x is S, P, or X for single-job, foreground/background, or extended memory, respectively. Edit the command file to include the following statements:

   SET DU CSR=772150                     (DEFAULT)
   SET DU CSR2=772154
   SET DU VECTOR=154                    (DEFAULT)
   SET DU VEC2=300

The LSI-11 bus for the second device can be any unused address in the I/O page which is supported by QD01 address switch settings; the vector address can be any unused address in the vector page. Default statements are not required.

3.5.2.3 Disk Partitioning

RT-11 is unable to handle drives with a capacity of more than 65,535 blocks (33.5M bytes). To allow drives with larger capacities to be used, RT-11 allows individual physical drives to be partitioned into multiple logical drives. This is done by assigning as many logical drive names (DUO, DUL, etc.) to a physical drive as that drive can support. The statements that make that assignment should be placed in the system start-up command file. This ensures that the drives are automatically partitioned every time the system is bootstrapped and that the partitions are always the same. Use the following procedure to determine the total number of logical drives to be assigned to each physical drive.

1. Determine the drive configuration(s) that you intend to use. You need to know the LUN of each logical drive and the data storage capacity (in logical blocks) of each logical unit. If the QD01 is at an alternate LSI-11 bus address (not 7721508), then you must specify an MSCP device number by using switches SW2-2 through SW2-4 (see subsection 4.3.3.2.2).
2. Divide the capacity for each MSCP Unit by 65,535. If the result is a number greater than 1, then that MSCP Unit should be partitioned into multiple logical units. (The last partition on a disk may be smaller that 65,535 blocks.) Round the result up to the nearest whole number. That whole number equals the number of logical disks into which that MSCP Unit should be partitioned.

3. You must then include a series of statements in the system start-up command file, STARTx.COM, that assigns logical names to each partition. Each statement has the following format:

```
SET DU\(n\) UNIT=\(y\) PART=x PORT=z
```

where \(n\) is the logical device name, \(y\) is the physical MSCP unit number, \(x\) is the partition number, and \(z\) is the controller number. You must do this for each partition on each drive, including drives that can hold only one partition.

**Example:** You have selected a drive that has a capacity of 219,283 blocks (unit 0) and a drive that has a capacity of 20,002 blocks (unit 1).

\[
\begin{align*}
219,283 & = 3.35 \text{ (4 logical units)} \\
65,535 & \\
20,002 & = 0.31 \text{ (1 logical unit)} \\
65,535 & 
\end{align*}
\]

Dividing the unit capacities by 65,535 and rounding the result up to the nearest whole number gives the number of logical units into which each should be partitioned.

You begin assigning logical names to the partitions beginning with DU0. Assign logical names to the partitions on MSCP Unit 0 first. The assignments are made as follows:

```
SET DU0 UNIT=0 PART=0 PORT=0
SET DU1 UNIT=0 PART=1 PORT=0
SET DU2 UNIT=0 PART=2 PORT=0
SET DU3 UNIT=0 PART=3 PORT=0
SET DU4 UNIT=1 PART=0 PORT=0
```

Modify the system start-up command file to include the disk partitioning statements.
3.5.3 RSX-11M OPERATING SYSTEMS (V4.0 and above)

RSX-11M SYSGEN is an interrogative program that allows a complete, running RSX-11M system to be configured for a particular hardware environment. SYSGEN is well documented in the RSX-11M System Generation and Installation Guide, and you are expected to rely primarily on that manual. This explanation is provided only to remove some ambiguities that the installation of the QD01 may present.

SYSGEN supports autoconfigure, and MSCP controllers are detected by autoconfigure. However, autoconfigure detects only the MSCP controller that is located at the standard LSI-11 bus address. Additional MSCP controllers at alternate addresses must be attached to the operating system manually.

NOTE

If the QD01 controls the system disk, you must select 22-bit addressing (SW1-6 ON) even if your system has only 256K bytes of memory.

3.5.3.1 Installing a Single MSCP Controller

If you have only one QD01, install it at the standard address (772150g) and use autoconfigure to connect your peripherals. The procedure given in the RSX-11M System Generation and Configuration Guide is adequate for this purpose.

3.5.3.2 Installing Multiple MSCP Controllers

If you have two MSCP controllers, say an RQDX1 and a QD01, you must perform a complete manual initialization. We recommend that the RQDX1 be installed at the standard LSI-11 bus address. Locating the QD01 at the alternate LSI-11 bus address does not prevent its being used as the system device. Both MSCP controllers are connected to the operating system by using the following procedure.

1. Invoke SYSGEN.

   > SET /UIC=[200,200]<return>
   > @SYSGEN<return>

2. To indicate that you want to use autoconfigure, answer Y (yes) to the following question:

   * Autoconfigure the host system hardware? [Y/N]: Y<return>

3-14 Planning the Installation
3. To indicate that you do not want to override autoconfigure results, answer N (no) to this question:

   * Do you want to override Autoconfigure results? [Y/N]: N<return>

Answer the rest of the questions in the SETUP section appropriately, and continue to the next section, TARGET CONFIGURATION. In TARGET CONFIGURATION, the defaults presented for the first group of questions should be accurate for your system because autoconfigure was requested.

4. In response to the question regarding devices, indicate that you have two MSCP-type controllers:

   * Devices: DU=2<return>
   Devices: . . <return>

This entry supersedes the value of 1 that autoconfigure has determined. Typing a period (.) terminates device input.

Continue through the next four sections, HOST CONFIGURATION, EXECUTIVE OPTIONS, TERMINAL DRIVER OPTIONS, and SYSTEM OPTIONS, answering questions appropriately.

5. When you reach the PERIPHERAL OPTIONS section, SYSGEN asks you questions that pertain only to the MSCP devices on your system. (Unless you indicated that you wished to override other autoconfigure results when you responded to the Devices question, SYSGEN asks questions on those devices.)

The first question requests information about the controller's interrupt vector address, LSI-11 bus address, the number of DU-type disk drives (there is no default value for this parameter), the number of command rings, and the number of response rings. The question is asked twice, once for controller 0 and once for controller 1, because we have specified two DU-type controllers. The dialog uses the abbreviation contr to indicate controller.

   * DU contr 0 [D:154,172150,,4,4]
   154,172150,3,4,4<return>

The standard vector address for MSCP controllers is 1548. The vector for a second unit should be allocated from floating vector address space. Any unused vector between 300g and 7748 can be allocated. See Appendix A for a description of DEC's algorithm for assigning floating vectors.
The standard LSI-11 bus address for MSCP controllers is 772150g. The second unit can be located at 772154g or in floating LSI-11 bus address space. See Appendix A for a description of the DEC algorithm for assigning floating addresses.

The number of DU-type disk drives depends on the configuration that you have selected for the QD01, or on the number of drives that are attached to a DEC MSCP controller.

When you select a configuration for the QD01, you are taking into account the number of physical disk drives that you are attaching to the QD01's ST-506 interface. When you select a configuration, you are also specifying a logical arrangement for the QD01 MSCP subsystem. Some configurations split one physical drive into two logical drives to make file management easier. You determine the configuration of each ST-506 disk drive when you program the QD01's NOVRAM; see Section 6.

The following types of disk drives can be attached to DEC MSCP controllers:

- RX50
- RD51
- RD52
- RD53
- RC25
- RA60
- RA80
- RA81

The RX50 contains two 5.25-inch floppy diskette drives; count each RX50 as two drives. The RC25 has both fixed and removable hard media; count each RC25 as two drives.

RSX-11M supports up to eight command and eight response rings; the number of command and response rings that you specify depends on your application. Four command and four response rings are reasonable and adequate for most applications. For further information about command and response rings, refer to the MSCP documentation listed in subsection 6.3 of this manual. In most instances, further information is not required to install the QD01.
6. SYSGEN then asks you to specify the type of disk drive(s) on each controller:

* DU contr 0 unit 0. is an RA60/80/81/RC25/RD51/RX50 [D:RA81] RD51<return>

For the RQDX1, indicate that you have an RD51 and two RX50 (in that order).

For the QD01, indicate that you have one RD51 for each logical disk drive.

RSX-11M does not tolerate gaps in sequence; the unit numbers must be contiguous. In addition, the unit numbers specified for each controller must be the same as those reported by the controller during initialization.

3.5.4 RSX-11M-PLUS OPERATING SYSTEMS (V2.1 and above)

RSX-11M-PLUS SYSGEN is an interrogative program that allows a complete, running RSX-11M-PLUS system to be configured for a particular hardware environment. SYSGEN is well documented in the RSX-11M-PLUS System Generation and Installation Guide, and you are expected to rely primarily on that manual. This explanation is provided only to remove some ambiguities that the installation of the QD01 may involve.

SYSGEN supports autoconfigure, and MSCP controllers are detected by autoconfigure. However, autoconfigure detects only the MSCP controller that is located at the standard LSI-11 bus address. Additional MSCP controllers at alternate addresses must be attached to the operating system manually.

3.5.4.1 Installing a Single MSCP Controller

If you have only one QD01, install it at the standard address (772150g) and use autoconfigure to connect your peripherals. The procedure given in the RSX-11M-PLUS System Generation and Configuration Guide is adequate for this purpose.

3.5.4.2 Installing Multiple MSCP Controllers

If your initial system configuration includes two MSCP controllers, connect the alternate MSCP controller to the operating system during the initial SYSGEN. We recommend that you use autoconfigure to connect the first controller at the standard address (772150g). We recommend that the RQDX1 be installed at the standard LSI-11 bus address; locating the QD01 at the alternate LSI-11 bus address does not prevent its being used as the system device.
Operating Systems, Device and Vector Addresses

If you are adding the second MSCP controller to the system configuration, use the Add a Device option of SYSGEN or a complete SYSGEN. The following procedure describes the Add a Device process (user input is in **boldface** print):

1. **Invoke SYSGEN.**
   
   > SET /UIC=[200,200]<return>
   > @SYSGEN<return>

2. To indicate that you want to do a subset of the SYSGEN procedure, answer N (no) to the following questions:
   
   * SU120 Do you want to do a complete SYSGEN? [Y/N D:Y]: N<return>
   
   * SU130 Do you want to continue a previous SYSGEN from some point? [Y/N D:Y]: N<return>

3. To indicate that you want to execute a specific module of the SYSGEN procedure, answer Y (yes) to this question:
   
   * SU150 Do you want to do any individual sections of SYSGEN? [Y/N D:Y]: Y<return>

4. **Select the Add a Device section of SYSGEN:**
   
   * SU160 Which sections would you like to do? [S R:0.-15.]: H<return>

   Type the letter H to select the Add a Device section. SYSGEN now asks you all of the questions in the Choosing Peripheral Configuration section.

   The questions that SYSGEN asks pertain to the type and number of controllers that are installed on your system. There is one question for each type of controller that RSX-11M-PLUS can support. Answer 0 (zero) for all types of controllers until you are prompted for the number of UDA-type devices.

5. When you are asked to specify the number of MSCP-type devices, answer appropriately:
   
   * CP3004 How many MSCP disk controllers do you have? [D R:0.-63. D:0.] 2<return>

3-18 Planning the Installation
Operating Systems, Device and Vector Addresses

6. Give the total number of MSCP disk drive (on all controllers) installed on the system.

* CP3008  How many MSCP disk drives do you have?
[D R:0.-n. D:1.] 5<return>

The answer to this question depends on the configuration that you have selected for the QD01 and on the number of drives that are attached to any DEC MSCP controllers.

When you select a configuration for the QD01, you are taking into account the number of physical disk drives that you are attaching to the QD01's ST-506 interface. When you select a configuration, you are also specifying a logical arrangement for the QD01 MSCP subsystem. Some configurations split one physical drive into two logical drives to make file management easier. You determine the configuration of each ST-506 disk drive when you program the QD01's NOVRAM (see Section 6).

The following types of disk drives can be attached to DEC MSCP controllers:

- RX50
- RD51
- RD52
- RD53
- RC25
- RA60
- RA80
- RA81

The RX50 contains two 5.25-inch floppy diskette drives; count each RX50 as two drives. The RC25 has both fixed and removable hard media; count each RC25 as two drives.

7. SYSGEN then asks you to specify controllers per disk drives.

* CP3044  To which DU controller is DU0: connected?
[S R:1-1]: A<return>

This question is asked as many times as the number of MSCP drives that you have indicated are on the system. RSX-11M-PLUS does not tolerate gaps in sequence; the MSCP unit numbers must be contiguous. In addition, the unit numbers specified for each controller must be the same as those reported by the controller during initialization. Use A for the primary controller and B for the alternate controller.
8. Enter the vector address for each MSCP controller:

* CP3068 Enter the vector address of DUA
  [O R:60-774 D:154]

The standard vector address for MSCP controllers is 1548. The vector for a second unit should be allocated from floating vector address space. Any unused vector between 3008 and 7748 can be allocated. See Appendix A for a description of DEC's algorithm for assigning floating vectors.

9. Enter the CSR address for each MSCP controller:

* CP3072 What is its CSR address?
  [O R:160000-177700 D:172150]

The standard CSR address for MSCP controllers is 7721508. The second unit can be located at 7721548, or in floating CSR address space. See Appendix A for a description of the DEC algorithm for assigning floating addresses.

10. Specify the number of command rings for each MSCP controller:

* CP3076 Enter the number of command rings for DUA
  [D R:1.-8. D:4.] 4<return>

RSX-11M-PLUS supports up to eight command rings. The value you specify depends on your application. Four command rings are reasonable and adequate for most applications. For further information about command and response rings, refer to the MSCP documentation listed in subsection 6.3 of this manual. In most instances, further information is not required to install the QD01.

11. Specify the number of response rings for each MSCP controller:

* CP3076 Enter the number of response rings for DUA
  [D R:1.-8. D:4.] 4<return>

RSX-11M-PLUS supports up to eight response rings. The value you specify depends on your application. Four response rings are reasonable and adequate for most applications.
3.5.5 MicroVMS OPERATING SYSTEMS

MicroVAX/MicroVMS supports MSCP controllers at the standard address, 772150g, and in floating address space. MicroVMS has a software utility called SYSGEN which can be used to determine the LSI-11 bus address and interrupt vector address for any I/O devices to be installed on the computer's LSI-11 bus. A running MicroVAX/MicroVMS computer system is required in order to use this utility.

If you do not have access to a running system, you must determine the LSI-11 bus addresses and vector addresses manually (although autoconfigure can still be used to connect the devices to the computer automatically on power-up). See Appendix A for a description of the algorithm used by SYSGEN to determine LSI-11 bus addresses.

NOTE

If you are installing a second MSCP controller in a MicroVAX system which includes a DZV11 controller, you must locate the second MSCP device at 760354g.

The following procedure tells how to use MicroVMS SYSGEN to determine LSI-11 bus addresses and interrupt vectors.

1. Login to the system manager's account (this procedure requires system manager privileges). Run the SYSGEN utility:

   $ RUN SYS$SYSTEM:SYSGEN<return>
   SYSGEN>

   The SYSGEN> prompt indicates that the utility is ready to accept commands.

2. Obtain a list of devices already installed on the MicroVAX LSI-11 bus by typing:

   SYSGEN> SHOW/CONFIGURATION<return>

   Name: PUA Units: 1 Nexus: 0 CSR: 772150 Vector1: 154 Vector2: 000
   Name: TXA Units: 1 Nexus: 0 CSR: 760500* Vector1: 310* Vector2: 000

   *Floating address or vector
   Note: All addresses and vectors are expressed in octal notation.

   Figure 3-3. Sample SHOW CONFIGURATION

SYSGEN lists by logical name the devices already installed on the LSI-11 bus. Make a note of these other devices with floating addresses (greater than 760000g) or floating vectors (greater than 300g) that you plan to re-install with your QD01.
3. To determine the LSI-11 bus addresses and vectors that autoconfigure expects for a particular device type, execute the CONFIGURE command:

    SYSGEN> CONFIGURE<return>
    DEVICE>

Specify the LSI-11 bus devices to be installed by typing their LSI-11 bus names at the DEVICE prompt (the device name for MSCP controllers under MicroVMS is UDA).

    DEVICE> UDA,2<return>
    DEVICE> DHV11<return>

A comma separates the device name from the number of devices of that type to be installed. The number of devices is specified in decimal.

In addition to the QD01, you need only specify devices that have floating addresses or vectors. Devices with fixed addresses or vectors do not affect the address or vector assignments of devices with floating addresses and vectors.

4. Indicate that all devices have been entered by pressing the <ctrl> and Z keys simultaneously:

    DEVICE> ^Z

SYSGEN lists the addresses and vectors of the devices entered in the format shown in Figure 3-4.

    SYSGEN> CONFIGURE
    DEVICE> DHV11
    DEVICE> UDA,2
    DEVICE> ^Z
    Device: UDA   Name: PUA   CSR: 772150   Vector: 154   Support: yes
    Device: UDA   Name: PUB   CSR: 760334*  Vector: 300*  Support: yes
    Device: DHV11 Name: TXA   CSR: 760500*  Vector: 310*  Support: yes

*Floating address or vector
Note: All addresses and vectors are expressed in octal notation.

    Figure 3-4. CONFIGURE Command Listing

5. Note the CSR addresses listed for the LSI-11 bus devices in floating address space. Program the listed addresses into non-Emulex devices as instructed by the manufacturer's documentation. For the QD01, program the address given for the QD01 (lowest numerical address) into the board as described in subsection 4.5.1.
Operating Systems, Device and Vector Addresses

If you want to select a non-standard address for the QD01, that is one that differs from the address selected by the CONFIGURE command, you must enter CONNECT statements in the SYS$CONIF.COM file that is in the system manager's account, SYS$MANAGER. Use the syntax of the CONNECT statements as described in the DEC documentation on MicroVMS SYSGEN.

NOTE

Do not alter the STARTUP.COM or UVSTARTUP.COM command files in the main system account, SYS$SYSTEM.
4.1 OVERVIEW

The procedure for installing the QD01 Disk Controller is described in this section. The subsection titles are listed below to serve as an outline of the procedure.

<table>
<thead>
<tr>
<th>Subsection</th>
<th>Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.1</td>
<td>Overview</td>
</tr>
<tr>
<td>4.2</td>
<td>Inspection</td>
</tr>
<tr>
<td>4.3</td>
<td>QD01 Disk Controller Setup</td>
</tr>
<tr>
<td>4.4</td>
<td>Subsystem Cabling</td>
</tr>
<tr>
<td>4.5</td>
<td>Subsystem Power-Up and Verification</td>
</tr>
</tbody>
</table>

If you are unfamiliar with the subsystem installation procedure, Emulex recommends reading this Installation Section before beginning.

4.1.1 SUBSYSTEM CONFIGURATIONS

This section is limited to switch setting data and physical installation instructions. No attempt is made to describe the many subsystem configurations that are possible. If you are not familiar with the possible configurations, we strongly recommend reading Section 3, PREPARING THE INSTALLATION, before attempting to install this subsystem.

When you are installing the subsystem, you should make a record of the subsystem configuration and environment. Figure 4-1 is a Configuration Record Sheet that lists the information required and shows where the data can be found. This information will be of help to an Emulex service representative should your subsystem require service.
Figure 4-1. QD01 Configuration Reference Sheet

4-2 Installation
4.1.2 DIP SWITCH TYPES

Switch-setting tables in this manual use the numeral one (1) to indicate the ON (closed) position and the numeral zero (0) to indicate the OFF (open) position.

The two DIP switch types used in this product are shown in Figure 4-2. Both are set to the code shown in the switch setting example.

<table>
<thead>
<tr>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Figure 4-2. Switch Setting Example

4.1.3 MAINTAINING FCC CLASS A COMPLIANCE

Emulex has tested the QD01 Intelligent Disk Controller with DEC computers that comply with FCC Class A limits for radiated and conducted interference. When properly installed, the QD01 does not cause compliant computers to exceed Class A limits.

There are two possible configurations in which the QD01 and its associated ST-506 peripherals can be installed:

- With both the QD01 Disk Controller and the ST-506 disk drives both mounted in the same cabinet, and
- With the QD01 mounted in the CPU cabinet and the ST-506 drives mounted in a separate cabinet.

To limit radiated interference, DEC completely encloses the components of its computers that generate or could conduct radio-frequency interference (RFI) with a grounded metal shield (earth ground). During installation of the QD01, nothing must be done that would reduce this shield's effectiveness. That is, when the QD01 installation is complete, no gap in the shield that would allow RFI to escape can be allowed.
Disk Controller Setup

Conducted interference is generally prevented by installing a filter in the AC line between the computer and the AC outlet. Most power distribution panels that are of current manufacture contain suitable filters.

The steps that must be taken to maintain the integrity of the shield and to limit conducted interference are explained fully in subsection 4.12.

4.2 INSPECTION

Emulex products are shipped in special containers designed to provide full protection under normal transit conditions. Immediately upon receipt, the shipping container should be inspected for evidence of possible damage incurred in transit. Any obvious damage to the container, or indications of actual or probable equipment damage, should be reported to the carrier company in accordance with instructions on the form included in the container.

Unpack the QD01 subsystem and, using the shipping invoice, verify that all equipment is present. Verify also that model or part numbers (P/N), revision levels, and serial numbers agree with those on the shipping invoice. Paragraph 1.4 explains model numbers and details kit contents. These verifications are important to confirm warranty. If evidence of physical damage or identity mismatch is found, notify an Emulex representative immediately. If the equipment must be returned to Emulex, it should be shipped in the original container.

4.2.1 QD01 DISK CONTROLLER INSPECTION

Visually inspect the QD01 Disk Controller after unpacking. Check for such items as bent or broken connector pins, damaged components, or any other evidence of physical damage.

Examine all socketed components carefully to ensure that they are properly seated.

4.3 DISK CONTROLLER SETUP

Several configuration setups must be made on the QD01 Disk Controller before inserting it into the chassis. These setups are made by option switches SW1 and SW2.

Figure 4-3 shows the locations of the configuration switches referenced in the following paragraphs.
Figure 4-3. QD01 Disk Controller Assembly
Disk Controller Setup

NOTE

If you change a switch position on the QD01, you must also reset the QD01 so that the host operating system's initialization sequence reads the codes established by the switch settings. To reset the QD01, either toggle switch SW1-1 (ON then OFF), or power-down and power-up the the system.

Table 4-1 defines the function and factory configuration of all switches on the QD01 controller. The factory configuration switch settings are representative of most QD01 Disk Controller applications.

Table 4-1. QD01 Switch Definitions and Factory Configuration

<table>
<thead>
<tr>
<th>SW</th>
<th>OFF(0)</th>
<th>ON(1)</th>
<th>Fact</th>
<th>Function</th>
<th>Section</th>
</tr>
</thead>
<tbody>
<tr>
<td>SW1-1</td>
<td>Run</td>
<td>Reset/Halt</td>
<td>OFF(0)</td>
<td>Run vs. Reset/Halt</td>
<td>4.3.3.1</td>
</tr>
<tr>
<td>SW1-2</td>
<td>Disable</td>
<td>Enable</td>
<td>OFF(0)</td>
<td>Automatic Bootstrap</td>
<td>4.3.1</td>
</tr>
<tr>
<td>SW1-3</td>
<td>-</td>
<td>-</td>
<td>NS</td>
<td>LSI-11 Bus Address</td>
<td>4.3.1</td>
</tr>
<tr>
<td>SW1-4</td>
<td>-</td>
<td>-</td>
<td>NS</td>
<td>LSI-11 Bus Address</td>
<td>4.3.1</td>
</tr>
<tr>
<td>SW1-5</td>
<td>-</td>
<td>-</td>
<td>NS</td>
<td>LSI-11 Bus Address</td>
<td>4.3.1</td>
</tr>
<tr>
<td>SW1-6</td>
<td>18-bit</td>
<td>22-bit</td>
<td>OFF(0)</td>
<td>Twenty-Two-Bit Addressing</td>
<td>4.3.3.3</td>
</tr>
<tr>
<td>SW1-7</td>
<td>4 usec</td>
<td>8 usec</td>
<td>OFF(0)</td>
<td>DMA Burst Delay</td>
<td>4.3.3.4</td>
</tr>
<tr>
<td>SW1-8</td>
<td>-</td>
<td>-</td>
<td>OFF(0)</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>SW2-1</td>
<td>Disable</td>
<td>Enable</td>
<td>OFF(0)</td>
<td>Loop on Self-Test Error</td>
<td>4.3.3.2</td>
</tr>
<tr>
<td>SW2-2</td>
<td>-</td>
<td>-</td>
<td>OFF(0)</td>
<td>MSCP Device Number (LSB)</td>
<td>4.3.3.2</td>
</tr>
<tr>
<td>SW2-3</td>
<td>-</td>
<td>-</td>
<td>OFF(0)</td>
<td>MSCP Device Number</td>
<td>4.3.3.2</td>
</tr>
<tr>
<td>SW2-4</td>
<td>-</td>
<td>-</td>
<td>OFF(0)</td>
<td>MSCP Device Number (MSB)</td>
<td>4.3.3.2</td>
</tr>
</tbody>
</table>

ON(1) = Closed
OFF(0) = Open
NS = No standard
Fact = Factory switch setting

4-6 Installation
4.3.1 DISK CONTROLLER BUS ADDRESS

Every LSI-11 bus I/O device has a block of several registers through which the system can command and monitor that device. The registers are addressed sequentially from a starting address assigned to that controller, in this case an MSCP-class Disk Controller.

The address for the first of the QD01's two LSI-11 bus registers is selected by DIP switches SW1-3 through SW1-5. See Table 4-2 for register address switch settings. For more information on determining the LSI-11 bus address, see Section 3 and Appendix A.

Table 4-2. Controller Address Switch Setting

<table>
<thead>
<tr>
<th>Bus Address (in octal)</th>
<th>-- SW1 --</th>
<th>Factory</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>3 4 5</td>
<td></td>
</tr>
<tr>
<td>772150</td>
<td>0 0 0</td>
<td></td>
</tr>
<tr>
<td>772154</td>
<td>1 0 0</td>
<td></td>
</tr>
<tr>
<td>760334</td>
<td>0 1 0</td>
<td></td>
</tr>
<tr>
<td>760340</td>
<td>1 1 0</td>
<td></td>
</tr>
<tr>
<td>760344</td>
<td>0 0 1</td>
<td></td>
</tr>
<tr>
<td>760350</td>
<td>1 0 1</td>
<td></td>
</tr>
<tr>
<td>760354</td>
<td>0 1 1</td>
<td></td>
</tr>
<tr>
<td>760360</td>
<td>1 1 1</td>
<td></td>
</tr>
</tbody>
</table>

4.3.2 INTERRUPT VECTOR ADDRESS

The interrupt vector address for the QD01 is programmed into the device by the operating system during power-up. See subsection 3.4.2 for a discussion of device configuration.

4.3.3 OPTIONS

There are other QD01 options that can be implemented by the user. These features are selected by physically installing the option on the PCBA or by enabling the option using a switch.

4.3.3.1 Autoboot

The Autoboot option causes the system to boot automatically from logical unit 0 through 3 on power-up when the QD01 is at the standard bus address. To enable this option, set SW1-2 ON (1). This option cannot be enabled with a MicroVAX I or II or in a system that uses an 11/73B CPU module.

<table>
<thead>
<tr>
<th>Switch</th>
<th>OFF</th>
<th>ON</th>
<th>Factory</th>
</tr>
</thead>
<tbody>
<tr>
<td>SW1-2</td>
<td>Disable</td>
<td>Enable</td>
<td>OFF</td>
</tr>
</tbody>
</table>
Disk Controller Setup

The Autoboot process requires that the LSI-11 CPU be configured for power-up mode 0. The following table lists the configuration settings for several popular LSI-11 CPUs.

<table>
<thead>
<tr>
<th>CPU</th>
<th>Configuration Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>11/73A</td>
<td>Install W3 and W7</td>
</tr>
<tr>
<td>11/23+</td>
<td>Remove J18-J19 and J18-J17</td>
</tr>
<tr>
<td>11/23</td>
<td>Remove W5 and W6</td>
</tr>
<tr>
<td>11/02</td>
<td>Remove W5 and W6</td>
</tr>
</tbody>
</table>

If the bootstrap device is not powered-up or safe (e.g., it failed its self-test), the autoboot routine in the QD01 halts the CPU after 4 minutes. This causes the CPU to enter Console ODT. You can then examine the Status and Address (SA) register (base address plus 2) for an error code and bootstrap the system from an another device.

4.3.3.2 MSCP Device Number

QD01 switches SW2-2 through SW2-4 specify MSCP device numbers. The functions of these switches are dependent on the options you select for your QD01:

- If the QD01 is installed at the standard LSI-11 bus address and you enable automatic bootstrapping, these switches identify the MSCP device number of the drive from which to bootstrap. The QD01 automatic bootstrap option supports only MSCP units 0 through 3 at the standard address.

- If the QD01 is installed at an alternate LSI-11 bus address and you disable automatic bootstrapping, these switches identify the MSCP device number of the first drive supported by that alternate QD01. The first drive supported by the QD01 at alternate address may be drive 1 through 8.

4.3.3.2.1 Logical Unit to Autoboot From

If the QD01 automatic bootstrapping option is enabled (SW1-2 ON) and the QD01 is at the standard LSI-11 bus address (772150g), switches SW2-2 through SW2-4 define the MSCP device number of the drive from which the QD01 bootstraps. By using these switches, you may select one of four logical units to bootstrap from. Table 4-3 defines the MSCP device numbers selected by switches SW2-2 through SW2-4 if the QD01 is at a standard address.
Table 4-3. Bootstrap MSCP Device Number

<table>
<thead>
<tr>
<th>Bootstrap MSCP Device Number</th>
<th>-- SW2 --</th>
<th>Factory</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0 0 0</td>
<td>V</td>
</tr>
<tr>
<td>1</td>
<td>1 0 0</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>0 1 0</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>1 1 0</td>
<td></td>
</tr>
</tbody>
</table>

4.3.3.2.2 First Logical Unit Number for an Alternate QD01

The QD01 can be installed as an alternate MSCP controller at an alternate LSI-11 bus address (7721548, 7603348, etc.). MSCP requires that no two MSCP drives have the same MSCP device number, even though the units may be attached to different MSCP controllers at different LSI-11 bus addresses.

If your QD01 is installed at an alternate address, switches SW2-2 through SW2-4 select the MSCP device number of the first drive supported by the QD01. Emulex recommends that you specify a device number that is contiguous with the last device number supported by the MSCP controller at the standard LSI-11 bus address (772150). Table 4-4 defines the MSCP device numbers selected by switches SW2-2 through SW2-4 if the QD01 is at an alternate address.

Example 4-1: Your system has two QD01 Disk Controllers. The first QD01 is at the standard LSI-11 bus address for MSCP controllers, 7721508, and it supports three logical drives, Unit 0, Unit 1, and Unit 2. The second QD01 is at the alternate LSI-11 bus address, and it supports two logical drives. DEC operating systems require that the first drive on the alternate QD01 have an MSCP device number of 3 and that the second drive have an MSCP device number of 4. Set SW2-2 ON (0), SW2-3 ON (1), and SW2-4 OFF (0) on the alternate QD01 to specify a MSCP device number of 3 for the first drive.

This example would also apply if the first MSCP controller were a DEC RQDXI with three logical drives.
Physical Installation

Table 4-4. MSCP Device Number for the First Drive on a QD01 at an Alternate Address

<table>
<thead>
<tr>
<th>Starting MSCP Device Number</th>
<th>-- SW2 --</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1 0 0</td>
</tr>
<tr>
<td>2</td>
<td>0 1 0</td>
</tr>
<tr>
<td>3</td>
<td>1 1 0</td>
</tr>
<tr>
<td>4</td>
<td>0 0 1</td>
</tr>
<tr>
<td>5</td>
<td>1 0 1</td>
</tr>
<tr>
<td>6</td>
<td>0 1 1</td>
</tr>
<tr>
<td>7</td>
<td>1 1 1</td>
</tr>
<tr>
<td>8</td>
<td>0 0 0</td>
</tr>
</tbody>
</table>

4.3.3.3 22-Bit Memory Addressing

Twenty-two-bit addressing capability is a standard option for the QD01. The QD01 22-Bit Addressing Kit, part number QD01L3001, is supplied with the QD01. To enable 22-bit addressing, install the single AMD8641 IC in socket U150 on the QD01 PCBA and set SW1-6 ON (1).

CAUTION

Some manufacturers of LSI-11 bus backplanes use the backplane lines now devoted to extended addressing for power distribution. Installing an QD01 with the extended addressing option in such a system will damage the option IC. Before installing the option, confirm that there is neither positive nor negative potential between lines BCl, BD1, BE1, BF1, and logic ground. An QD01 without the addressing option will not be damaged if power is present on those lines.

4.4 PHYSICAL INSTALLATION

4.4.1 SYSTEM PREPARATION

To prepare your CPU to accept the QD01, use the following procedures:

MICRO/PDP/VAX Preparation:

1. Power down the system by switching OFF the main AC breaker.
2. Remove the rear cover from the chassis so that the patch panel is exposed. The rear cover is held on by snap pads. Grasp the cover at the top and bottom, and pull straight back.

4-10 Installation
3. Loosen the captive screws from the patch panel using a standard screwdriver.

4. Remove the patch panel.

5. Find the flat-ribbon cable that connects the CPU module to the patch panel. For easier board installation, you may disconnect the CPU flat-ribbon cable from the patch panel.

LSI-11 Series Preparation:

1. Power down the system by switching OFF the main AC breaker.

2. Remove the cover from the chassis so that the backplane is exposed.

Do not replace the covers or patch panels until the installation is verified (subsection 4.7).

4.4.2 SLOT SELECTION

The QD01 may be assigned to any desired slot because it uses the LSI four-level interrupt scheme to perform distributed interrupt arbitration. There must be no unused slots, however, between the CPU and the QD01. If you have a DEC RQDX1 in your backplane, be sure to install the QD01 in front of the RQDX1; not all RQDX1 controllers pass Nonprocessor Grant (NPG) signals.

4.4.3 MOUNTING

The QD01 Disk Controller FWB should be plugged into the LSI-11 backplane with components oriented in the same direction as the CPU and other modules. Always insert and remove the boards with the computer power OFF to avoid possible damage to the circuitry. Be sure that the board is properly positioned in the throat of the connector before attempting to seat the board by means of the extractor handles.

4.5 ST-506 DISK DRIVE PREPARATION

There is only one configuration setup that needs to be made on common ST-506 disk drives: drive unit numbering.

Some peripherals, such as the Atasi and Maxtor disk drives, must have unit numbers assigned to them during installation. The QD01 supports drive unit numbers of only 0 and 1. Check the manual supplied with the drive for instructions on how to program the unit number into the drive.
Select either 0 or 1 for your drives in accordance with the configuration that you have programmed into the NOVRAM. See Section 6, Registers and Programming.

4.6 Cabling

The QD01 Disk Controller controls its two physical disk drives via a standard ST-506 interface. The interface has two parts: a 34-line control segment, which is connected to both drives, and two 20-line data segments, one of which goes to each drive. The physical interface is implemented by using three headers (J1, J2, and J3) that are located on the outside edge of the PWB. J1 is the control segment header; J2 and J3 are the data segment headers. The control cable that begins at J1 is daisy-chained between the two disk drives, and each of the data cables that begin at J2 and J3 goes to one of the drives. Maximum cable length is 20 ft (6 m).

Table 4-5 lists the cables offered by Emulex for the QD01. Table 4-6 lists the components that are required to construct both control and data cables. Figure 4-4 shows cable installation.

<table>
<thead>
<tr>
<th>Cable Description</th>
<th>Part Number</th>
<th>Cable Length</th>
</tr>
</thead>
<tbody>
<tr>
<td>Control, 34-line</td>
<td>QU011201-01</td>
<td>3 ft</td>
</tr>
<tr>
<td></td>
<td>QU011201-02</td>
<td>6 ft</td>
</tr>
<tr>
<td></td>
<td>QU011201-03</td>
<td>9 ft</td>
</tr>
<tr>
<td></td>
<td>QU011201-04</td>
<td>12 ft</td>
</tr>
<tr>
<td></td>
<td>QU011201-05</td>
<td>15 ft</td>
</tr>
<tr>
<td></td>
<td>QU011201-06</td>
<td>18 ft</td>
</tr>
<tr>
<td>Data, 20-line</td>
<td>QU011202-01</td>
<td>3 ft</td>
</tr>
<tr>
<td></td>
<td>QU011202-02</td>
<td>6 ft</td>
</tr>
<tr>
<td></td>
<td>QU011202-03</td>
<td>9 ft</td>
</tr>
<tr>
<td></td>
<td>QU011202-04</td>
<td>12 ft</td>
</tr>
<tr>
<td></td>
<td>QU011202-05</td>
<td>15 ft</td>
</tr>
<tr>
<td></td>
<td>QU011202-06</td>
<td>18 ft</td>
</tr>
<tr>
<td>Daisy-chain, 34-line</td>
<td>QU011203-01</td>
<td>1 ft</td>
</tr>
<tr>
<td></td>
<td>QU011203-02</td>
<td>2 ft</td>
</tr>
<tr>
<td></td>
<td>QU011203-03</td>
<td>3 ft</td>
</tr>
<tr>
<td></td>
<td>QU011203-04</td>
<td>4 ft</td>
</tr>
</tbody>
</table>
### Table 4-6. Interface and Cable Components

<table>
<thead>
<tr>
<th>Cnctr Number</th>
<th>Controller Function</th>
<th>Header Type</th>
<th>Cable Components</th>
<th>Drive Cnctr</th>
</tr>
</thead>
<tbody>
<tr>
<td>J1</td>
<td>Control</td>
<td>3594</td>
<td>3414</td>
<td>3463</td>
</tr>
<tr>
<td>J2/J3</td>
<td>Data</td>
<td>3592</td>
<td>3421</td>
<td>3461</td>
</tr>
</tbody>
</table>

Cnctr = Connector
All component numbers are 3M. Equivalents may be used.

![Diagram](QDO01-0617.png)

**Figure 4-4. QD01 Cabling Diagram**
Cabling

The Federal Communications Commission (FCC) has mandated that equipment that uses radio-frequency signals in its operation must limit the amount of electromagnetic interference (EMI) that it radiates. Most manufacturers, including DEC, limit EMI by building continuous metal shields into their equipment cabinets.

When installing the QD01 and its disk drives, you must take care that the shield that DEC has built into its equipment cabinets is not defeated.

The routing of the cables that connect the QD01 and its disk drives can have a major impact on the amount of EMI that is radiated by the subsystem (the combination of the QD01 and its drives), especially if the QD01 and the disk drives are installed in separate cabinets.

As noted in subsection 4.1.3, the QD01 and its ST-506 disk drive(s) can be installed in either of two configurations:

- With both the QD01 Disk Controller and the ST-506 disk drive(s) that it supports mounted in the same cabinet
- With the QD01 mounted in the CPU cabinet and the ST-506 disk drive(s) mounted in a separate cabinet

When the QD01 and the ST-506 disk drive are installed in the same cabinet, it is possible that the cabinet itself provides sufficient shielding. In such cases, it is not usually necessary to shield the cable that carries the ST-506 interface between the QD01 and the ST-506 peripherals.

**NOTE**

If the cabinet in which the QD01 and LSI-11 CPU are installed was manufactured before 1 October 1983, it may not provide sufficient shielding or filtering to prevent excessive RFI radiation or conduction. In case of complaint, it is the operator's responsibility to take whatever steps are necessary to correct the interference.

If the ST-506 disk drives are mounted in a separate cabinet from the QD01 Disk Controller, then the cables that connect the QD01 to the drives should probably be shielded, because they run outside the shielded cabinet environment.

In addition, you should take special care that the integrity of the shield is maintained where the cables pass through it. Usually, designers use clamps that effectively connect the cable shielding to the cabinet shield.
4.7 INTEGRATION AND OPERATION

Before you can use the QD01, you must load the NOVRAM with the configuration parameters of the drives that are controlled by the QD01. This can be done in two ways: by using a console emulator or by using a software program. Subsection 6.3.1.1 describes the console emulator technique. The Emulex PDP/LSI MSCP Formatter Program (SXMX8A) and the MicroVAX QD01 MSCP Disk Formatter Program (FQD01M) are supplied on several Emulex diagnostic program distributions as listed and described in Appendix C.

NOTE

Drive configuration parameters must be loaded into the NOVRAM before the controller can be used. The NOVRAM is not loaded at the factory, and its contents are indeterminate as delivered by the factory.

4.7.1 DRIVE FORMATTING

Before data can be stored on the QD01's disk drives, the drives must be formatted. The same program that Emulex provides to load the QD01's drive configuration NOVRAM can also format the disk drives, verify the disk media, and reassign the blocks that it finds to be bad. The QD01 implements a format option that allows it to format its disk drives without help from system software; however, the QD01 does not verify the disk media or reassign bad blocks. See subsection 6.3.1.2. We strongly recommend using the Emulex software programs to format and verify the disk media. See subsection 1.4 for ordering information.

4.7.2 TESTING

Successfully loading the NOVRAM and formatting the disk drives gives good indication that the QD01 and its disk drives are in good operating condition. Figure 5-1 illustrates the loading and formatting procedure in flow chart format, and the figure gives fault isolation information that can be used with the procedure. The Emulex PDP/LSI MSCP Formatter Program (SXMX8A) program follows a similar path, and the fault isolation information can be used with the program as well.
Integration and Operation

4.7.3 DIAGNOSTICS

If you have successfully formatted the drive(s), it is highly probable that the QD01 and its peripherals are fully functional. To add an additional level of confidence with your PDP/LSI system, however, you may run the UDA50 Subsystem Reliability Program (ULMX9?) that can be ordered from Emulex. This program is distributed on several of the diagnostic media that Emulex provides for its products. See subsection 1.4 for ordering information. The program requires that the drive(s) be formatted before it can be run.

4.7.4 OPERATION

There are no operational instructions. The QD01 is ready for MSCP initialization as soon as it is powered up.

4.7.4.1 Indicators

There are three light emitting diodes (LED) on the QD01 FWB. These LEDs are used for both diagnostics and for normal operations.

If switch SW2-1 is OFF, the QD01 executes a self-test at the following times:

- on power-up
- after a reset condition
- after a bus initialization
- after a write operation to the Initialization and Polling (IP) register (base address)

The self-test routine consists of two test sequences: preliminary and self-test. The preliminary test sequence exercises the 8031 microprocessor chip and the Disk Formatter chip. When the QD01 successfully completes the preliminary test, LED3 illuminates indicating that the QD01 is waiting for the MSCP initialization sequence.

During the MSCP initialization sequence, initiated by host software control, the QD01 executes a second self-test that exercises the buffer controller chip, the Host Adapter Controller (HAC) chip and its associated circuitry, the on-board RAM, and the control memory PROM. If the QD01 passes this sequences of its self-test successfully, all the LED indicators on the edge of the QD01 are OFF.

4-16 Installation
Integration and Operation

If a fatal error is detected either during self-test or while the system is running, all three of the edge-mounted LED indicators are ON (illuminated). If the QD01 fails to pass its power-up self-tests, you can select a special diagnostic mode (switch SW2-1 ON) which causes the LED indicators to display an error code. See Self-Test Error Reporting, in Section 5, TROUBLESHOOTING.

During normal operation, LED1 and LED2 flicker occasionally. These LEDs are used to indicate LSI-11 bus activity and ST-506 disk drive activity respectively.
5.1 OVERVIEW

This section describes the several diagnostic features with which the QD01 Disk Controller is equipped, and outlines fault isolation procedures that use these diagnostic features.

<table>
<thead>
<tr>
<th>Subsection</th>
<th>Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>5.2</td>
<td>Service</td>
</tr>
<tr>
<td>5.3</td>
<td>Fault Isolation Procedures</td>
</tr>
<tr>
<td>5.4</td>
<td>Power-Up Self-Diagnostics</td>
</tr>
</tbody>
</table>

5.2 SERVICE

Your Emulex QD01 Disk Controller was designed to give years of trouble-free service, and it was thoroughly tested before leaving the factory.

Should one of the fault isolation procedures indicate that the QD01 is not working properly, the product must be returned to the factory or to one of Emulex's authorized repair centers for service. Emulex products are not designed to be repaired in the field.

Before returning the product to Emulex, whether the product is under warranty or not, you must contact the factory or the factory's representative for instructions and a Return Materials Authorization (RMA) number.

Do not return a component to EMULEX without authorization. A component returned for service without an authorization will be returned to the owner at the owner's expense.

In the continental United States, Alaska, and Hawaii contact:

Emulex Technical Support  
3545 Harbor Boulevard  
Costa Mesa, CA 92626  
(714)662-5600  TWX 910-595-2521

Outside the United States, contact the distributor from whom the subsystem was initially purchased.
Fault Isolation Procedures

To help you efficiently, Emulex or its representative requires certain information about the product and the environment in which it is installed. During installation, a record of the switch setting should have been made on the Configuration Reference Sheet. This sheet is contained in the Installation Section, Figure 4-1.

After you have contacted Emulex and received an RMA, package the component (preferably using the original packing material) and send the component **postage paid** to the address given you by the Emulex representative. The sender must also insure the package.

5.3 FAULT ISOLATION PROCEDURE

This fault isolation procedure is provided in flowchart format. The procedure is based on the self-diagnostics incorporated into the QD01. The procedure is designed to be used if the product's self-diagnostic fails or if many errors are flagged by the subsystem during normal operation. If neither of these events happens, it is not necessary to follow these procedures.

The Fault Isolation Chart is shown in Figure 5-1. The chart symbols are defined in Table 5-1.

If the fault isolation procedure indicates that a component needs to be returned to Emulex, see subsection 5.2 for instructions on how to do so.

Table 5-1. Flow Chart Symbol Definitions

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><img src="image" alt="Start point, ending point." /></td>
<td>Start point, ending point.</td>
</tr>
<tr>
<td><img src="image" alt="Decision, go ahead according with YES or NO." /></td>
<td>Decision, go ahead according with YES or NO.</td>
</tr>
<tr>
<td><img src="image" alt="Connector, go to same-numbered symbol on another sheet." /></td>
<td>Connector, go to same-numbered symbol on another sheet.</td>
</tr>
<tr>
<td><img src="image" alt="Process." /></td>
<td>Process.</td>
</tr>
</tbody>
</table>

5-2 Troubleshooting
Fault Isolation Procedures

Figure 5-1. Fault Isolation Chart (sheet 1 of 2)
Fault Isolation Procedures

Figure 5-1. Fault Isolation Chart (Sheet 2 of 2)

5-4 Troubleshooting
5.4 POWER-UP SELF-DIAGNOSTIC

The QD01 executes an extensive self-diagnostic to ensure that the disk controller is in good working order. The self-diagnostic is divided into several parts. Table 5-2 lists the tests in the order in which they are performed.

The first two tests are executed immediately after power-up, a reset, a bus INIT, or a write to the IP register (base address). The other tests are executed as the controller interacts with the MSCP initialization routine. If the QD01 fails any of the tests, it posts an error code in the SA register (base address plus 2) and turns on all of its status LEDs. There are three LEDs, and they are located on the outside edge of the PWB.

To help determine the location of the problem, the operator can select a special diagnostic mode that causes the LEDs to display an error code. To enable this diagnostic mode, place the CPU halt switch in the ON position and set the QD01 switch SW2-1 ON (1). After setting SW2-1 ON, the host computer must be powered down or QD01 switch SW1-1 must be toggled (turned ON and then OFF) to cause the QD01 to again perform its self-test.

Upon encountering an error, the host microprocessor halts and the LEDs display an error code. The error codes are listed and described in Table 5-2.

If the QD01 completes the diagnostic mode without errors, all three LEDs are OFF. Set switch SW2-1 in the OFF position and reset the QD01 controller before using.

### Table 5-2. Error Codes

<table>
<thead>
<tr>
<th>LED</th>
<th>Error Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>3 2 1</td>
<td></td>
</tr>
<tr>
<td>0 0 1</td>
<td>CPU Chip Test failed</td>
</tr>
<tr>
<td>0 1 0</td>
<td>Formatter Chip Test failed</td>
</tr>
<tr>
<td>1 0 0</td>
<td>Controller idle, waiting for unit to start</td>
</tr>
<tr>
<td>0 1 1</td>
<td>Buffer Controller or External Memory Test failed</td>
</tr>
<tr>
<td>1 0 1</td>
<td>HAC Test failed</td>
</tr>
<tr>
<td>1 1 0</td>
<td>RAM Refresh Test failed</td>
</tr>
<tr>
<td>1 1 1</td>
<td>Emulation PROM Checksum Test failed</td>
</tr>
<tr>
<td>0 0 0</td>
<td>Self-Diagnostic complete without errors. Entering main program</td>
</tr>
</tbody>
</table>
Section 6

DEVICE REGISTERS and PROGRAMMING

6.1 OVERVIEW

This section contains an overview of the QD01 device registers that are accessible to the LSI-11 Bus and that are used to monitor and control the QD01 Disk Controller. The registers are functionally compatible with DEC implementations of MSCP Controllers.

The following table outlines the contents of this section.

<table>
<thead>
<tr>
<th>Subsection</th>
<th>Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>6.1</td>
<td>Overview</td>
</tr>
<tr>
<td>6.2</td>
<td>Overview of MSCP Subsystem</td>
</tr>
<tr>
<td>6.3</td>
<td>Programming</td>
</tr>
<tr>
<td>6.4</td>
<td>Registers</td>
</tr>
</tbody>
</table>

6.2 OVERVIEW OF MSCP SUBSYSTEM

Mass Storage Control Protocol (MSCP) is the protocol used by a family of mass storage controllers and devices designed and built by Digital Equipment Corporation. MSCP allows a host system to be connected to subsystems with a variety of capacities and geometries. This flexibility is possible because MSCP defines data locations in terms of sequential, logical blocks, not in terms of a physical description of the data's location (i.e., cylinder, track, and sector). This scheme gives the MSCP subsystem the responsibility for converting MSCP logical block numbers into physical addresses that the peripheral device can understand.

This technique has several implications. First, the MSCP subsystem must have detailed knowledge of the peripheral's capacity, geometry, and status. Second, the ability to make the translation between logical and physical addresses implies considerable intelligence on the part of the subsystem. Finally, the host is relieved of responsibility for error detection and correction because its knowledge of the media is insufficient to allow error control to be done efficiently.

There are several advantages to this type of architecture. First, it provides the host with an "error free" media. Second, it provides for exceptional operating system software portability because, with the exception of capacity, the characteristics of all MSCP subsystems are the same from the operating system's point of view.
Programming

In terms of implementation, this protocol requires a high degree of intelligence on the part of the subsystem. Essentially, this intelligence is a process that runs on a microprocessor and is referred to as an MSCP Controller. The MSCP Controller has all of the responsibilities outlined above.

The host computer runs corresponding software processes which take calls from the operating system, convert them into MSCP commands, and cause the resulting command to be transferred to the MSCP Controller.

In summary, an MSCP subsystem is characterized by an intelligent controller that provides the host with the view of a perfect media. It is further characterized by host independence from a specific bus, controller, or device type.

6.3 PROGRAMMING

A complete description of MSCP commands and the corresponding status responses which the QD01 Disk Controller posts is beyond the scope of this manual. A comprehensive description of MSCP may be ordered from the DEC Software Distribution Center, Order Administration/Processing, 20 Forbes Rd., Northboro, Massachusetts 01532.

- UDA50 Programmer's Documentation Kit (QP905-GZ). This kit consists of the following three software manuals:
  - MSCP Basic Disk Function Manual (AA-L619A-TK)
  - Storage System Diagnostic and Utilities Protocol (AA-L260A-TK)
  - Storage System UNIBUS Port Description (AA-L621A-TK)

The QD01 Disk Controller executes the Minimal Disk Subset of MSCP Commands. This subsection contains a description of the extra commands that the QD01 executes and a list of the MSCP functions that are not supported by the QD01 Disk Controller.

6.3.1 EXPANDED COMMANDS

The following subsection describes the MSCP-type commands that the QD01 Disk Controller executes in addition to the Minimal Disk Subset described in the MSCP Basic Disk Functions Manual.
6.3.1.1 **Drive Configuration Command**

The QD01 allows the user to specify media geometry for the ST-506 disk drives that it supports. The geometry data is stored in a Nonvolatile Random Access Memory (NOVRAM) on the QD01. When used with the QD01, the NOVRAM can store configurations for two physical (four logical) ST-506 disk drives.

The NOVRAM is programmed while the QD01 is installed by loading the drive geometry parameters into the host computer's memory and by executing a command sequence that causes the QD01 to read those parameters. Both operations can be performed manually by using the CPU console (or a console emulator such as ODT), or automatically by using a special utility. Emulex provides utilities for VAX-11, and PDP-11 and LSI-11 processors: the MicroVAX QD01 MSCP Disk Formatter Program (FQD01M) and the Emulex PDP/LSI MSCP Formatter Program (SXMX8A). See paragraph 1.4, Options, for ordering information.

The following paragraphs describe the geometry parameters that are required, their format, and the command sequence that causes the parameters to be stored in the NOVRAM.

6.3.1.1.1 **Drive Geometry Parameters** Figure 6-1 shows the format of the parameters and lists them. Emulex recommends that you document the parameters you select for your drive types using either Figure 6-1 or Figure 4-1. In the event that you need to know the parameters that you have specified in the NOVRAM for a particular configuration, your records may be your only source.

The parameter information block consists of 16 words of data. Each word contains a drive parameter. A separate block is required for each different type of drive on the controller. There may be only two physical drives. The blocks are placed anywhere in the first 64K of memory and must be contiguous. The first word of the parameter block can be stored at any address; the addresses of subsequent words (and parameter blocks) are contiguous and numerically higher.

The first block (lowest numerical address) defines the first drive that is connected to the controller (Drive 0). A second block would define Drive 1. The first word of the block gives the number of drives to which the block applies. If it is the first block and the first word contains a 2, then the block defines drives 0 and 1. If you are defining only one drive under the console emulator, be sure that the memory location that is contiguous with the last word in the parameter block contains 0.
### Programming

<table>
<thead>
<tr>
<th>Word</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Number of Units of this Type</td>
</tr>
<tr>
<td>2</td>
<td>Type Code</td>
</tr>
<tr>
<td>3</td>
<td>Starting Head Offset</td>
</tr>
<tr>
<td>4</td>
<td>Number of Sectors per Track</td>
</tr>
<tr>
<td>5</td>
<td>Number of Heads</td>
</tr>
<tr>
<td>6</td>
<td>Number of Cylinders</td>
</tr>
<tr>
<td>7</td>
<td>Number of Spare Sectors per Track</td>
</tr>
<tr>
<td>8</td>
<td>Number of Alternate Cylinders</td>
</tr>
<tr>
<td>9</td>
<td>Reserved</td>
</tr>
<tr>
<td>10</td>
<td>Split Code</td>
</tr>
<tr>
<td>11</td>
<td>Removable Media Flag</td>
</tr>
<tr>
<td>12</td>
<td>Hard/Soft Sector Flag</td>
</tr>
<tr>
<td>13</td>
<td>Reduced Write Current Cylinder</td>
</tr>
<tr>
<td>14</td>
<td>Write Precompensation Cylinder</td>
</tr>
<tr>
<td>15</td>
<td>Step Code</td>
</tr>
<tr>
<td>16</td>
<td>Spiral Offset</td>
</tr>
</tbody>
</table>

Figure 6-1. Drive Configuration Parameter Block

All of the parameters are expressed in binary notation and are right-justified in the cells. The most significant bit (MSB) is 15. Each parameter is described in the following paragraphs.

**Number of Units of this Type (1)**

This word specifies the number of physical disk drives that this parameter block defines. This number cannot be larger than 2. If this word is 0, then words 1 through 17 are ignored.

**Type Code (2)**

This word indicates the drive type. The only valid entry is 1.
<table>
<thead>
<tr>
<th>Field</th>
<th>DEC</th>
<th>OCT</th>
<th>DEC</th>
<th>OCT</th>
<th>DEC</th>
<th>OCT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Units of this Type</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Type Code</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Starting Head Offset</td>
<td>0</td>
<td>0</td>
<td>5</td>
<td>5</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>Number of Sectors per Track</td>
<td>17</td>
<td>21</td>
<td>17</td>
<td>21</td>
<td>10</td>
<td>20</td>
</tr>
<tr>
<td>Number of Heads</td>
<td>0</td>
<td>11</td>
<td>15</td>
<td>17</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>Number of Cylinders</td>
<td>1220</td>
<td>1776</td>
<td>1220</td>
<td>2304</td>
<td>922</td>
<td>1032</td>
</tr>
<tr>
<td>Number of Spare Sectors per Track</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Number of Alternate Cylinders</td>
<td>2</td>
<td>2</td>
<td>4</td>
<td>4</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>Reserved</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>Split Code</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Removable Media Flag</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Hard/Soft Sector Flag</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Reduced Write Current Cylinder</td>
<td>120</td>
<td>2000</td>
<td>1724</td>
<td>2310</td>
<td>4728</td>
<td>1035</td>
</tr>
<tr>
<td>Write Precompensation Cylinder</td>
<td>1024</td>
<td>2000</td>
<td>1224</td>
<td>2310</td>
<td>922</td>
<td>1035</td>
</tr>
<tr>
<td>Step Code</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Spiral Offset</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>Column</td>
<td>Description</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>--------</td>
<td>-----------------------------------------------</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>Number of Units of this Type</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Type Code</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>Starting Head Offset</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>Number of Sectors per Track</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>Number of Heads</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>Number of Cylinders</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>Number of Spare Sectors per Track</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>Number of Alternate Cylinders</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>Reserved</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>Split Code</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>Removable Media Flag</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>Hard/Soft Sector Flag</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>Reduced Write Current Cylinder</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>Write Precompensation Cylinder</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>Step Code</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>Spiral Offset</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Starting Head Offset (3)

This word specifies the physical drive head that is to be used as the first head of the second logical drive. This field has meaning only if a Split Code of 3 (word 11) is specified. For example, if a split code of 3 was specified and the Starting Head Offset was set to 2 for a drive with four heads, then heads 0 and 1 would be used for the first logical drive and 2 and 3 would be used for the second logical drive. If a Split Code of 3 is not selected, this word must be 0.

Number of Sectors per Track (4)

This word specifies the number of logical sectors per physical track. Spare sectors are not included in this number. The valid range is from 1 through 63.

Number of Heads (5)

This word specifies the number of data heads per drive. The valid range is from 1 through 16.

Number of Cylinders (6)

This word specifies the number of logical cylinders per physical drive. Spare cylinders are not included in this number. The valid range is from 1 through 4095.

Number of Spare Sectors per Track (7)

This word specifies the number of spare sectors reserved per track. This number plus the number of logical sectors per track (word 3) equals the total number of physical sectors per track. The valid range is 0 or 1. If 0 is specified, no spare sectors are reserved.

Number of Alternate Cylinders (8)

This word specifies the number of spare cylinders per physical drive. This number plus the number of logical cylinders (word 5) equals the total number of physical cylinders. The valid range is from 0 through 127. If 0 is specified, no spare cylinders are reserved. You must reserve two cylinders if spare sectors are specified (the sector replacement algorithm needs the cylinders for working space). A minimum of 2 two cylinders must be specified as alternates. Emulex recommends 2 cylinders for an Atasi and 4 cylinders for a Maxtor drive.
Programming

If Split code 1 or 2 is specified, the alternate cylinders are divided evenly between the two logical drives. Therefore, an even number of alternate cylinders should be specified. If split code 3 is specified, the alternate cylinders are divided on a per head basis (as the logical units are).

Reserved (9)

Emulex reserves this word for future use. The only valid value is 0.

Split Code (10)

This word allows the drive defined by this parameter block to be split into two logical disk units (two each, if more than one drive is defined by this block). The relative sizes of the logical drives are defined as follows:

<table>
<thead>
<tr>
<th>Code</th>
<th>Drive 0</th>
<th>Drive 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>100%</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>50% (approx.)</td>
<td>50% (approx.)</td>
</tr>
<tr>
<td>2</td>
<td>87.5% (approx.)</td>
<td>12.5% (approx.)</td>
</tr>
<tr>
<td>3</td>
<td>Head Offset Dependent</td>
<td></td>
</tr>
</tbody>
</table>

**Code 0:** No split.

**Code 1:** The cylinders are split evenly between the two logical drives. If there is an odd number of cylinders, the odd cylinder is not used.

**Code 2:** The total number of cylinders are divided by 8. The first drive contains seven-eighths of the total, and the second contains one-eighth. When the number of cylinders is not evenly divisible by eight, the odd cylinders (remainder of the division) are assigned to the larger logical unit.

**Code 3:** The drive's data heads are divided between the two logical drives. See Starting Head Offset, word 2.

If you use the split option, seek-ordering and overlapped seek processing in the MSCP Controller are performed within each logical unit. This reduces performance, particularly when both logicals of a split physical drive are active. Therefore, we do not recommend using this option unless necessary to allow for convenient file backup and restoration.
Removable Media (11)

This word indicates whether the disk media is fixed or removable. This word uses a 1-bit field for physical drive units and a 2-bit field for split or mapped logical drives. If you are using a physical drive, 0 indicates fixed media and 1 indicates removable media. If you are using split logical drives, 1 indicates fixed media and 2 indicates removable media.

Hard or Soft Sectored (12)

Bit 0 of this word indicates whether the disk drive is hard or soft sectored. As all ST-506 drives are currently soft sectored, the QD01 always interprets this bit as 0. No other values are valid.

Reduced Write Current Cylinder (13)

This word specifies the physical cylinder at which the write current to the data heads is reduced. Some disk drives require that the write current to the heads be reduced above a certain cylinder to reduce the strength of the flux transition. This reduction prevents adjacent flux transitions in the higher cylinders (where they are closer together) from displacing one another to such an extent as to force data bits out of their data clock windows.

Consult the drive manufacturer's technical manual for the proper cylinder. The valid range is from 0 through 4095. If no reduction is required, specify the total number of physical cylinders.

Write Precompensation Cylinder (14)

This word specifies the physical cylinder at which the timing of write data transmitted to the disk drive must be advanced or retarded (with reference to the disk data clock). This timing shift compensates for timing shifts that are caused by adjacent flux transitions in the higher cylinders (where they are closer together). Shifting the write data with respect to the data clock ensures that, when the data is read back, the data will fall within the clock window, despite the tendency of one transition to affect the apparent position of the adjacent transition. This shifting is called precompensation.

Consult the drive manufacturer's technical manual for the proper cylinder. The valid range is from 0 through 4095. If no precompensation is required, specify the total number of physical cylinders.

Write data is precompensated by 12 nanoseconds (both early and late).
Programming

Step Code (15)

Bits 0 and 1 of this word are used to specify one of four head stepping codes:

<table>
<thead>
<tr>
<th>Stepping Code</th>
<th>Timing</th>
<th>Technique</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>3 msec</td>
<td>Non-buffered</td>
</tr>
<tr>
<td>1</td>
<td>13.2 usec</td>
<td>Buffered</td>
</tr>
<tr>
<td>2</td>
<td>30 usec</td>
<td>Buffered</td>
</tr>
<tr>
<td>3</td>
<td>Reserved</td>
<td></td>
</tr>
</tbody>
</table>

**Timing:** This number indicates the rate at which step pulses are transmitted to the disk drive.

**Technique:** This term indicates whether or not the QD01 expects the drive to buffer step pulses (i.e., to accept pulses faster than it can execute them). Actually, timing is what is being specified, but because few drives can seek faster than 3 msec cylinder to cylinder, shorter pulse intervals assume that the drive is buffering pulses.

Spiral Offset (16)

This word specifies the number of sectors by which sector 0 is offset from sector 0 of the previous cylinder. Offsetting sector 0 from one cylinder to the next is a technique that is used to reduce latency when performing write or read operations that cross a cylinder boundary. When the drive is formatted, sector 0 of a cylinder is offset a certain number of sectors from the position of sector 0 on the previous cylinder. When this is done, spiral write and read operations are more efficient because the drive has time to seek from cylinder to cylinder before encountering sector 0. The number of sectors by which to offset is computed by using the following procedure:

1. Find the number of sectors that pass under the drive heads per millisecond using the formula outlined in steps 1 through 3. Each step shows an example using a Maxtor drive.

\[
\text{Spindle Speed (RPM)} \times \text{Sectors per Track} \quad \frac{\text{-}}{\text{-----------------------------}} = \text{Sectors per msec} \quad \frac{\text{-}}{\text{------------------------}}
\]

\[
\begin{array}{c}
3600 \times 17 = 1.02 \\
\frac{\text{-}}{\text{------------------------}}
\end{array}
\]

\[
\frac{\text{-}}{\text{------------------------}}
\]

60,000

6-8 Device Registers and Programming
2. Compare the sectors per millisecond with the cylinder-to-
cylinder seek time for your drive:

Sectors per msec x Cylinder-Cylinder Seek Time = Sectors per Seek
1.02 x 5.1 = 5.1

3. Round the Sectors per Seek figure up to the next integer, add
1, and round up to the next even integer. Divide that even
number by 2, and use the quotient as the value for the Spiral
Offset parameter.

In this Maxtor example, the sectors per seek value is 5.1;
5.1 rounds up to 6; 6 plus 1 equals 7 and rounds up to the
next even integer of 8. That integer, 8 divided by 2 leaves
a quotient of 4. In this example, 4 is the value entered for
the Spiral Offset parameter (word 17).

The valid range for this field is 0 through number of sectors
divided by 2. If no offset is desired, specify 0.

6.3.1.1.2 Loading the NOVRAM A special sequence of commands causes
the QD01 to load the parameter blocks from memory into the NOVRAM.
The process uses the Initialization and Polling (IP) register (QD01
base address) and the Status and Address (SA) register (base address
plus 2). (See section 6.4 for register octal and hexadecimal
notation.) The sequence is as follows:

1. Initialize the QD01 by writing any value into the IP
   register (base address). The QD01 performs its self-test
   and begins the initialization dialog.

<table>
<thead>
<tr>
<th>Register</th>
<th>Octal</th>
<th>Hexadecimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>IP: Host Write</td>
<td>000001</td>
<td>0001</td>
</tr>
</tbody>
</table>

2. The QD01 indicates that initialization step 1 has begun by
   setting bit 11 in the SA register (base address plus 2).
The host must poll the register for this value (no interrupt
   is generated). Bit 8 should also be set. If 22-bit
   addressing is enabled, bit 9 will be set.

<table>
<thead>
<tr>
<th>Register</th>
<th>Octal</th>
<th>Hexadecimal</th>
<th>Addressing</th>
</tr>
</thead>
<tbody>
<tr>
<td>SA: Host Read</td>
<td>004400</td>
<td>0900</td>
<td>18-Bit</td>
</tr>
<tr>
<td></td>
<td>005400</td>
<td>0B00</td>
<td>22-Bit</td>
</tr>
</tbody>
</table>
3. When the controller indicates that step 1 of the initialization dialog is begun, load the SA register (base address plus 2) with the "special initialization code:"

<table>
<thead>
<tr>
<th>Register</th>
<th>Octal</th>
<th>Hexadecimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>SA: Host Write</td>
<td>030003</td>
<td>3003</td>
</tr>
</tbody>
</table>

4. The controller acknowledges the initialization code with: 00400.

<table>
<thead>
<tr>
<th>Register</th>
<th>Octal</th>
<th>Hexadecimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>SA: Host Read</td>
<td>000400</td>
<td>0100</td>
</tr>
</tbody>
</table>

5. Write the Define Unit Geometry command into the SA register (base address plus 2):

<table>
<thead>
<tr>
<th>Register</th>
<th>Octal</th>
<th>Hexadecimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>SA: Host Write</td>
<td>041000</td>
<td>4200</td>
</tr>
</tbody>
</table>

6. The QD01 finishes its self-test (about two seconds) before acknowledging with:

<table>
<thead>
<tr>
<th>Register</th>
<th>Octal</th>
<th>Hexadecimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>SA: Host Read</td>
<td>001000</td>
<td>0200</td>
</tr>
</tbody>
</table>

You must wait until the QD01 acknowledges before proceeding.

7. Write the 16-bit memory address of the first word of the first parameter block into the SA register (base address plus 2).

For example, if you loaded the first word of the first parameter block at memory address 001000:

<table>
<thead>
<tr>
<th>Register</th>
<th>Octal</th>
<th>Hexadecimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>SA: Host Write</td>
<td>001000</td>
<td>0200</td>
</tr>
</tbody>
</table>

6-10 Device Registers and Programming
8. The QD01 begins loading the parameter blocks. Word 17 of
the last parameter block must be 0 to indicate that there is
no more data (Word 17 would be the first word of the next
parameter block, if there was another).

After the QD01 has stored the parameter data in the NOVRAM,
it reads the data from the NOVRAM and computes a one-byte
checksum. It places the checksum in the SA register (base
address plus 2). The host knows that the checksum is
available when bit 09 of SA register (base address plus 2)
is clear (0).

If the QD01 sets SA register (base address plus 2) bit 15
after it clears bit 09, an error has occurred. The low byte
contains the error code.

<table>
<thead>
<tr>
<th>Error Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1018 4116</td>
<td>Checksum error (NOVRAM may be bad)</td>
</tr>
<tr>
<td>1028 4216</td>
<td>NOVRAM capacity exceeded (too many parameters)</td>
</tr>
</tbody>
</table>

6.3.1.2 Format Drive Command

The QD01 also has the ability to format the disk drives attached to
it. This format operation is performed autonomously by the QD01 in
response to a special initialization command. The process uses the
IP register (base address) and SA register (base address plus 2).
Refer to subsection 6.4 for register octal and MicroVAX I and II
notation. To initiate the format operation, use the following
procedure.

1. Initialize the QD01 by writing any value into the IP
register (base address). The QD01 performs self-test and
begins the initialization dialog.

<table>
<thead>
<tr>
<th>Register</th>
<th>Octal</th>
<th>Hexadecimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>IP: Host Write</td>
<td>000001</td>
<td>0001</td>
</tr>
</tbody>
</table>
2. The QD01 indicates that initialization step 1 has begun by setting bit 11 in the SA register (base address plus 2). The host must poll the register for this value (no interrupt is generated). Bit 8 should also be set. If 22-bit addressing is enabled, bit 9 will be set.

<table>
<thead>
<tr>
<th>Register</th>
<th>Octal</th>
<th>Hexadecimal</th>
<th>Addressing</th>
</tr>
</thead>
<tbody>
<tr>
<td>SA: Host</td>
<td>004400</td>
<td>0900</td>
<td>18-Bit</td>
</tr>
<tr>
<td>Read</td>
<td>005400</td>
<td>0B00</td>
<td>22-Bit</td>
</tr>
</tbody>
</table>

3. When the controller indicates that step 1 of the initialization dialog is begun, load the SA register (base address plus 2) with the "special initialization code:"

<table>
<thead>
<tr>
<th>Register</th>
<th>Octal</th>
<th>Hexadecimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>SA: Host</td>
<td>030003</td>
<td>3003</td>
</tr>
<tr>
<td>Write</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

4. The controller acknowledges the initialization code with 00400.

<table>
<thead>
<tr>
<th>Register</th>
<th>Octal</th>
<th>Hexadecimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>SA: Host</td>
<td>000400</td>
<td>0100</td>
</tr>
<tr>
<td>Read</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

5. Write the Format Unit command into the SA register (base address plus 2):

<table>
<thead>
<tr>
<th>Register</th>
<th>Octal</th>
<th>Hexadecimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>SA: Host</td>
<td>0420nn</td>
<td>440n</td>
</tr>
<tr>
<td>Write</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

where n is the number of the (logical) unit to be formatted. Valid values for n range from 0 through 8. If the logical drive is supported by an alternate QD01 controller, add the unit offset specified by switches SW2-2 through SW2-4.

6. The QD01 acknowledges the command with:

<table>
<thead>
<tr>
<th>Register</th>
<th>Octal</th>
<th>Hexadecimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>SA: Host</td>
<td>001000</td>
<td>0200</td>
</tr>
<tr>
<td>Read</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

6-12 Device Registers and Programming
7. Write the 16-bit volume serial number into the SA register (base address plus 2). This number may be any value from 1 to 17777778 (FFFF\textsubscript{16}).

<table>
<thead>
<tr>
<th>Register</th>
<th>Octal</th>
<th>Hexadecimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>SA: Host Write</td>
<td>000001</td>
<td>0001</td>
</tr>
</tbody>
</table>

8. The QD01 acknowledges the serial number with:

<table>
<thead>
<tr>
<th>Register</th>
<th>Octal</th>
<th>Hexadecimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>SA: Host Read</td>
<td>002000</td>
<td>0400</td>
</tr>
</tbody>
</table>

9. Write the format parameter word into the SA register (base address plus 2). (The format parameter word is not defined and is reserved for future use. Write all zeros into the register.) The QD01 begins formatting the selected drive.

<table>
<thead>
<tr>
<th>Register</th>
<th>Octal</th>
<th>Hexadecimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>SA: Host Write</td>
<td>000000</td>
<td>0000</td>
</tr>
</tbody>
</table>

10. Poll the SA register (base address plus 2) until the QD01 clears SA bit 10 to indicate that the format operation concluded. If the operation was not successful, the QD01 sets bit 15 in the SA register (base address plus 2). The low byte of the register contains the error code:

<table>
<thead>
<tr>
<th>Error Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Octal</td>
<td>Hex</td>
</tr>
<tr>
<td>100</td>
<td>40</td>
</tr>
<tr>
<td>103</td>
<td>43</td>
</tr>
<tr>
<td>105</td>
<td>45</td>
</tr>
<tr>
<td>106</td>
<td>46</td>
</tr>
<tr>
<td>107</td>
<td>47</td>
</tr>
</tbody>
</table>

6.3.1.3 Bootstrap Command

To allow the system to be easily bootstrapped from peripherals attached to the QD01 Disk Controller, Emulex has incorporated a Bootstrap Command into the controller. This feature is not part of the standard MSCP command set nor is it supported on the MicroVAX I or II or on systems using an 11/73B CPU module.
Programming

The Bootstrap Command can be issued from the console after the system is powered up, or it may be incorporated into a firmware routine that is located in a Bootstrap ROM. (The ROM would not be located on the QD01 FWE, but on some other module in the system.)

The Bootstrap Command causes the QD01 to load the first logical block from the selected peripheral into host memory starting at location 00000.

To issue the Bootstrap Command to the QD01, load the SA register (base address plus 2) with the following values (see section 6.4 for register octal and MicroVAX I notation):

1. 0300038 or 300316
2. 04000n8 or 400n16, where n is the MSCP logical unit number (see Section 3).

No other operation can be performed between the loading of the two numbers. After issuing the command to the QD01, CPU registers R0 and R1 must be loaded with the unit number and the base address of the QD01, respectively.

Figure 6-2 is an example of the Bootstrap Command as issued from the system console under Console QDT. The QD01's base address is 1721508 and the MSCP logical unit number is zero. The system output is displayed in normal type; the operator input is displayed in boldface. The QD01 registers must contain the indicated patterns. However, the patterns indicated for the contents of R0 and R1 are only examples; the initial contents of those registers (before the unit number and address are loaded) may be anything.

```
@772150/00000<lf> !<lf>=LINE FEED/<cr>=RETURN
772152/005400 30003<cr> !4400 not 5400 if 18-bit
@/000400 40000<cr> !Now wait for SA to go to 0
@R0/103741 0<lf>
R1/001276 772150<cr>
@SG
```

Figure 6-2. Bootstrap Command Example
6.3.2 UNSUPPORTED COMMANDS

No currently available MSCP Controller supports the entire range of
MSCP commands. The following subsections list and describe the MSCP
commands that the QD01 does not support.

6.3.2.1 Minimal Disk Subset

The QD01 Disk Controller supports the entire minimal disk subset of
MSCP.

6.3.2.2 Diagnostic and Utility Protocol (DUP)

The QD01 Disk Controller does not support any of the DUP commands or
maintenance read/write commands. Therefore, the QD01 is not
compatible with DEC diagnostics that use the MSCP DUP commands.

6.4 REGISTERS

During normal operation, the QD01 Disk Controller is controlled and
monitored using the command and status packets that are exchanged by
the Class Driver (host) and the MSCP Controller. The QD01 has two
16-bit registers in the LSI-11 Bus I/O page that are used primarily
to initialize the subsystem. During normal operation, the registers
are used only to initiate polling or to reset the subsystem. These
registers are always read as words. The register pair begins on a
longword boundary. Table 6-1 lists the octal and MicroVAX I and II
values for Initialization and Polling (IP) register (base address)
and the Status, Address and Purge (SA) register (base address plus 2)
supported by the QD01.

The IP register (base address) has two functions as detailed below:

- When written with any value, it causes a hard initialization
  of the MSCP Controller.
- When read while the port is operating, it causes the
  controller to initiate polling.

The SA register (base address plus 2) has four functions as listed
below:

- When read by the host during initialization, it communicates
data and error information relating to the initialization
  process.
- When written by the host during initialization, it
  communicates certain host-specific parameters to the port.
Registers

- When read by the host during normal operation, it communicates status information including port- and controller-detected fatal errors.

- When zeroed by the host during either initialization or normal operation, it signals the port that the host has successfully completed a bus adapter purge in response to a port-initiated purge request.

The detailed operation of these registers is discussed in the Storage System UNIBUS Port Description (AA-L621A-TK) available from DEC as referenced in subsection 6.3. Note that only word transfers to and from IP and SA are permissible; the behavior of byte transfers is undefined.

Table 6-1. QD01 IP and SA Registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Octal</th>
<th>MicroVAX I and II</th>
</tr>
</thead>
<tbody>
<tr>
<td>IP</td>
<td>772150</td>
<td>20001468</td>
</tr>
<tr>
<td>SA</td>
<td>772152</td>
<td>2000146A</td>
</tr>
<tr>
<td>IP</td>
<td>772154</td>
<td>2000146C</td>
</tr>
<tr>
<td>SA</td>
<td>772156</td>
<td>2000146E</td>
</tr>
<tr>
<td>IP</td>
<td>760334</td>
<td>200000DC</td>
</tr>
<tr>
<td>SA</td>
<td>760336</td>
<td>200000DE</td>
</tr>
<tr>
<td>IP</td>
<td>760340</td>
<td>200000E0</td>
</tr>
<tr>
<td>SA</td>
<td>760342</td>
<td>200000E2</td>
</tr>
<tr>
<td>IP</td>
<td>760344</td>
<td>200000E4</td>
</tr>
<tr>
<td>SA</td>
<td>760346</td>
<td>200000E6</td>
</tr>
<tr>
<td>IP</td>
<td>760350</td>
<td>200000E8</td>
</tr>
<tr>
<td>SA</td>
<td>760352</td>
<td>200000EA</td>
</tr>
<tr>
<td>IP</td>
<td>760354</td>
<td>200000EC</td>
</tr>
<tr>
<td>SA</td>
<td>760356</td>
<td>200000EE</td>
</tr>
<tr>
<td>IP</td>
<td>760360</td>
<td>200000F0</td>
</tr>
<tr>
<td>SA</td>
<td>760362</td>
<td>200000F2</td>
</tr>
</tbody>
</table>
Section 7
FUNCTIONAL DESCRIPTION

7.1 OVERVIEW

This section contains a description of the QD01 Disk Controller's architecture. The following table outlines the contents of this section.

<table>
<thead>
<tr>
<th>Subsection</th>
<th>Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>7.1</td>
<td>Overview</td>
</tr>
<tr>
<td>7.2</td>
<td>QD01 Controller Architecture</td>
</tr>
</tbody>
</table>

7.2 QD01 DISK CONTROLLER ARCHITECTURE

The QD01 is a microprocessor-based emulating disk controller that is contained on a single quad-wide PCB. The QD01 has six major functional blocks as shown in Figure 7-1. The disk controller is organized around the eight-bit 8031 microprocessor. The board has an eight-bit internal data bus with 16-bit addressing capability. Both of the interface controllers and the DMA controller are addressed as memory (memory-mapped I/O).

The 8031's primary task is to decode and implement commands from the host. At command completion, the microprocessor is also responsible for generating status and transmitting it to the host. A large part of the microprocessor's job while performing those duties involves setting up the LSI-11 bus Interface Controller and the DMA Controller for the large data transfers that are their specialties.

The QD01 has 16K bytes of erasable programmable read-only memory (EPROM), which contains the control program, and 16K bytes of random access memory (RAM), which is used for data buffering and working storage.

The LSI-11 bus Interface contains 22 lines. Sixteen of the lines are multiplexed for both address and data; six are used for only address. The LSI-11 bus Interface Controller is used for programmed I/O, CPU interrupts, and NPR data transfers. The microprocessor responds to all programmed I/O and carries out the I/O functions required for the addressed disk controller register. The interface controller has automatic LSI-11 bus address generation capability that, in conjunction with a byte counter, allows the interface to conduct LSI-11 bus NPR transfers without direct microprocessor intervention after the interface is set up for a transfer. This automatic NPR capability is used with the QD01 DMA Controller to transfer large blocks of data directly between host memory and the QD01's RAM.
The DMA Controller is implemented on a single chip. This four-channel controller is responsible for moving large blocks of data between the 16K RAM buffer and the ST-506 interface, and between the LSI-11 bus interface and the 16K RAM buffer. After being set up for an operation by the microprocessor, either interface requests DMA service by driving its individual DMA request signals active. The transfer then proceeds without direct supervision by microprocessor. This allows high-speed data transfers to occur while the microprocessor is focused on other processes.

Figure 7-1. QD01 Block Diagram

7-2 Functional Description
8.1 OVERVIEW

This section describes the interfaces that the QD01 Disk Controller incorporates. It includes information on the QD01 implementation of ST-506 interface electrical and mechanical requirements. Excluding this overview, the section is divided into the following subsections.

<table>
<thead>
<tr>
<th>Subsection</th>
<th>Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>8.2</td>
<td>QD01 LSI-11 Bus Interface</td>
</tr>
<tr>
<td>8.3</td>
<td>QD01 ST-506 Drive Interface</td>
</tr>
</tbody>
</table>

8.2 LSI-11 BUS INTERFACE

The LSI-11 bus between the LSI-11 CPU and the QD01 Disk Controller contains 42 bidirectional signal lines and two unidirectional signal lines on connectors A and B, and two unidirectional signal lines on connector C. LSI-11 bus interface pin assignments are listed and described in Table 8-1. These signal lines provide the means by which the LSI-11 CPU and the QD01 Disk Controller communicate with each other.

The LSI-11 bus interface is used for programmed I/O, CPU interrupts, and NPR Data Transfer operations. Addresses, data, and control information are sent along these signal lines, some of which contain time-multiplexed information. The LSI-11 bus interface lines are grouped in the following categories:

- **Twenty-two Data/Address Lines** <BDAL00:BDAL21> The four Data/Address lines which carry the most significant bits (MSB) are lines BDAL21:BDAL18. They are used for addressing only and do not carry data. Lines BDAL17 and BDAL16 reflect the parity status of the 16-bit data word during a Write or Read Data Transfer operation via the LSI-11 bus cycle.

- **Six Data Transfer Control Lines** BBS7, BDIN, BDOUT, BRPLY, BSYNC, and BWBT.

- **Six Direct Memory Access (DMA) Control Lines** BDMR, BSACK, BDMGI, and BDMGO (connectors A and C).

- **Seven Interrupt Control Lines** BEVNT, BIAKI, BIAKO, BIRQ4, BIRQ5, BIRQ6, and BIRQ7.

- **Five System Control Lines** BDCOK, BHALT, BINIT, BPOK, and BREF.
## Table 8-1. LSI-11 Bus Interface Pin Assignments

<table>
<thead>
<tr>
<th>Connector A Signal</th>
<th>Connector B Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Component Side</strong></td>
<td><strong>Pin</strong></td>
</tr>
<tr>
<td>BIRQ5</td>
<td>A</td>
</tr>
<tr>
<td>BIRQ6</td>
<td>B</td>
</tr>
<tr>
<td>BDAL16</td>
<td>C</td>
</tr>
<tr>
<td>BDAL17</td>
<td>D</td>
</tr>
<tr>
<td></td>
<td>E</td>
</tr>
<tr>
<td></td>
<td>F</td>
</tr>
<tr>
<td></td>
<td>H</td>
</tr>
<tr>
<td></td>
<td>J</td>
</tr>
<tr>
<td></td>
<td>K</td>
</tr>
<tr>
<td></td>
<td>L</td>
</tr>
<tr>
<td>0V (GND)</td>
<td>M</td>
</tr>
<tr>
<td></td>
<td>N</td>
</tr>
<tr>
<td></td>
<td>P</td>
</tr>
<tr>
<td></td>
<td>R</td>
</tr>
<tr>
<td></td>
<td>S</td>
</tr>
<tr>
<td>0V (GND)</td>
<td>T</td>
</tr>
<tr>
<td></td>
<td>U</td>
</tr>
<tr>
<td></td>
<td>V</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Connector C Signal</th>
<th>Connector D Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Component Side</strong></td>
<td><strong>Pin</strong></td>
</tr>
<tr>
<td></td>
<td>A</td>
</tr>
<tr>
<td></td>
<td>B</td>
</tr>
<tr>
<td></td>
<td>C</td>
</tr>
<tr>
<td></td>
<td>D</td>
</tr>
<tr>
<td></td>
<td>E</td>
</tr>
<tr>
<td></td>
<td>F</td>
</tr>
<tr>
<td></td>
<td>G</td>
</tr>
<tr>
<td></td>
<td>H</td>
</tr>
<tr>
<td></td>
<td>J</td>
</tr>
<tr>
<td></td>
<td>K</td>
</tr>
<tr>
<td></td>
<td>L</td>
</tr>
<tr>
<td></td>
<td>M</td>
</tr>
<tr>
<td></td>
<td>N</td>
</tr>
<tr>
<td></td>
<td>P</td>
</tr>
<tr>
<td></td>
<td>Q</td>
</tr>
<tr>
<td></td>
<td>R</td>
</tr>
<tr>
<td></td>
<td>S</td>
</tr>
<tr>
<td></td>
<td>T</td>
</tr>
<tr>
<td></td>
<td>U</td>
</tr>
</tbody>
</table>

All signals, except BDCOK and BPOK, are low active.

---

8-2 Interfaces
8.2.1 INTERRUPT PRIORITY LEVEL

The QD01 is hardwired to issue both level 4 and level 5 interrupt requests. The level 4 request is necessary to allow compatibility with either an LSI-11 or LSI-11/2 CPU.

8.2.2 REGISTER ADDRESS

The QD01 Disk Controller has two registers visible to the LSI-11 bus. Their addresses are determined by DIP switches SW1-2 through SW1-4. See Section 4 for detailed address and switch setting information.

8.2.3 DCOK AND INIT SIGNALS

The DCOK and INIT signals can each perform a Controller Clear operation. The Self-Test function is performed only when DC power is initially applied (Power-Up mode).

8.2.4 NPR OPERATIONS

All DMA Data Transfer operations are performed under microprocessor control. When doing a Read From Memory operation, a check is made for memory parity errors, and if an error is detected, the LSI-11 bus Parity Error (UPE) error status bit is set.

8.2.5 BLOCK MODE

All DMA operations to block mode memory are done in adaptive throttle block mode. If the memory does not support block mode DMA, the QD01 performs adaptive throttle burst mode DMA transfers.

8.2.6 SCATTER/GATHER

The QD01 Disk Controller supports the MicroVAX I I/O technique of scatter write operations and gather read operations.
8.3 QD01 ST-506 Disk Drive Interface

The QD01 Controller interfaces with each ST-506 disk drive via a 34-pin control cable and one of two 20-pin data cables. A 34-pin male connector at reference designator J1 on the QD01 Controller plugs directly into the ST-506 disk drive control cable. The QD01 Controller contains two 20-pin male connectors, one at reference designator J2 and one at reference designator J3.

The QD01 Controller can control a maximum of two disk drives. Either 20-pin connector (reference designator J2 or J3) can plug directly into the data cable for the first disk drive. If a second disk drive is configured, the unused 20-pin connector is plugged into the data cable for that disk drive.

Figure 8-1 shows the pin/signal assignments for control signal interface between the QD01 Controller and an ST-506 disk drive. The control signal interface has a maximum cable length of 20 feet. Figure 8-2 shows the pin/signal assignments for data signal interface between the QD01 Controller and an ST-506 disk drive. The data signal interface also has a maximum cable length of 20 feet.
Figure 8-1. Control Pin/Signal Assignments at ST-506 Disk Drive Interface (Connector P1)
Figure 8-2. Data Pin/Signal Assignments at ST-506 Disk Drive Interface (Connector J3 or J4)
8.4 FRONT PANEL INTERFACE

The QD01 provides an interface that allows a remote control and status panel to be connected to the controller. The interface allows write protect switches for each ST-506 drive to be connected, and it provides drivers for ready and write-protected status LEDs.

The interface is implemented by using a four-wall, right-angle header (3M part number 3591-5002) designated J4. The header has 10 pins. The function of each pin is described in Table 8-2. Figure 8-3 shows the pin-outs and a sample user interface.

Table 8-2. Control and Status Interface Pin Function Description

<table>
<thead>
<tr>
<th>Pin</th>
<th>Function</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Ground</td>
<td>Controller Logic Ground</td>
</tr>
<tr>
<td>2</td>
<td>Not Connected</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>Disk 1 Write Protect Input</td>
<td>Ground this line to write protect disk 1</td>
</tr>
<tr>
<td>4</td>
<td>Disk 1 Ready Status</td>
<td>This line sinks 24 mA when disk 1 is ready</td>
</tr>
<tr>
<td>5</td>
<td>Disk 0 Write Protect Input</td>
<td>Ground this line to write protect disk 0</td>
</tr>
<tr>
<td>6</td>
<td>Disk 0 Ready Status</td>
<td>This line sinks 24 mA when disk 0 is ready</td>
</tr>
<tr>
<td>7</td>
<td>Disk 1 Write Protect Status</td>
<td>This line sinks 24 mA when disk 1 is write protected</td>
</tr>
<tr>
<td>8</td>
<td>Not connected</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>Disk 0 Write Protect Status</td>
<td>This line sinks 24 mA when disk 0 is write protected</td>
</tr>
<tr>
<td>10</td>
<td>+5 VDC</td>
<td>This line provides 5 VDC. This line is not current protected.</td>
</tr>
</tbody>
</table>
Figure 8-3. Status and Control Interface
Appendix A
AUTOCONFIGURE, CSR and VECTOR ADDRESSES

A.1 OVERVIEW

The following discussion presents the algorithm for assignment of floating addresses and vectors for all DEC operating systems. Bus addresses are discussed in subsection 3.3.2.

A.2 DETERMINING THE CSR ADDRESS FOR USE WITH AUTOCONFIGURE

The term Autoconfigure refers to a software utility that is run when the computer is bootstrapped. This utility finds and identifies I/O devices in the I/O page of system memory.

Some devices (like the DM11) have fixed addresses reserved for them. Autoconfigure detects their presence by simply testing their standard address for a response. Specifically, the control/status register (CSR) address, which is usually the first register of the block, is tested.

Addresses for those devices not assigned fixed numbers are selected from the floating CSR address space (760010 - 763776) of the Unibus input/output (I/O) page. This means that the presence or absence of floating devices will affect the assignment of addresses to other floating-address devices. Similarly, many devices have floating interrupt vector addresses. According to the DEC standard, vectors must be assigned in a specific sequence and the presence of one type of device will affect the correct assignment of vectors for other devices.

The CSR address for a floating-address device is selected according to the algorithm used during autoconfigure. The algorithm is used in conjunction with a Device Table, Table A-1.

Essentially, Autoconfigure checks each valid CSR address in the floating CSR address space for the presence of a device. Autoconfigure expects any devices installed in that space to be in the order specified by the Device Table. Also, the utility expects an eight-byte block to be reserved for each device that is not installed in the system. Each empty block tells Autoconfigure to look at the next valid address for the next device on the list.

When a device is detected, a block of addresses is reserved for the device according to the number of registers it employs. The utility then looks at the next CSR for that device type. If there is a device there, it is assumed to be of the same type as the one before it and a block is reserved for that device. If there is no response at the next address, that space is reserved to indicate that there are no more devices of that type. Then the utility checks the CSR address (at the appropriate boundary) for the next device in the table.
# Determining the CSR Address

For Use With Autoconfigure

## Table A-1. SYSGEN Device Table

<table>
<thead>
<tr>
<th>Rank</th>
<th>Device</th>
<th>Number of Registers</th>
<th>Octal Modulus Rank</th>
<th>Device</th>
<th>Number of Registers</th>
<th>Octal Modulus</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>DJ11</td>
<td>4</td>
<td>10 17</td>
<td>Reserved</td>
<td>4</td>
<td>10</td>
</tr>
<tr>
<td>2</td>
<td>DH11</td>
<td>8</td>
<td>20 18</td>
<td>RX112</td>
<td>4</td>
<td>10</td>
</tr>
<tr>
<td>3</td>
<td>DQ11</td>
<td>4</td>
<td>10 18</td>
<td>RX2112</td>
<td>4</td>
<td>10</td>
</tr>
<tr>
<td>4</td>
<td>DU11, DUV11</td>
<td>4</td>
<td>10 18</td>
<td>RXV112</td>
<td>4</td>
<td>10</td>
</tr>
<tr>
<td>5</td>
<td>DUP11</td>
<td>4</td>
<td>10 18</td>
<td>RXV212</td>
<td>4</td>
<td>10</td>
</tr>
<tr>
<td>6</td>
<td>LK11A</td>
<td>4</td>
<td>10 19</td>
<td>DR11-W</td>
<td>4</td>
<td>10</td>
</tr>
<tr>
<td>7</td>
<td>DMC11</td>
<td>4</td>
<td>10 20</td>
<td>DR11-B3</td>
<td>4</td>
<td>10</td>
</tr>
<tr>
<td>8</td>
<td>DMR11</td>
<td>4</td>
<td>10 21</td>
<td>DMP11</td>
<td>4</td>
<td>10</td>
</tr>
<tr>
<td>9</td>
<td>DZ111</td>
<td>4</td>
<td>10 22</td>
<td>DPV11</td>
<td>4</td>
<td>10</td>
</tr>
<tr>
<td>10</td>
<td>DZV11</td>
<td>4</td>
<td>10 23</td>
<td>ISB11</td>
<td>4</td>
<td>10</td>
</tr>
<tr>
<td>11</td>
<td>DZS11</td>
<td>4</td>
<td>10 24</td>
<td>DMV11</td>
<td>8</td>
<td>20</td>
</tr>
<tr>
<td>12</td>
<td>DZ32</td>
<td>4</td>
<td>10 25</td>
<td>DEUNA2</td>
<td>4</td>
<td>10</td>
</tr>
<tr>
<td>13</td>
<td>KMC11</td>
<td>4</td>
<td>10 26</td>
<td>UDA502</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>14</td>
<td>LPP11</td>
<td>4</td>
<td>10 27</td>
<td>DMF32</td>
<td>16</td>
<td>40</td>
</tr>
<tr>
<td>15</td>
<td>VMV21</td>
<td>4</td>
<td>10 28</td>
<td>KMS11</td>
<td>6</td>
<td>20</td>
</tr>
<tr>
<td>16</td>
<td>VMV31</td>
<td>8</td>
<td>20 29</td>
<td>VS100</td>
<td>8</td>
<td>20</td>
</tr>
<tr>
<td>17</td>
<td>DWR70</td>
<td>4</td>
<td>10 30</td>
<td>TU81</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>18</td>
<td>RL1112</td>
<td>4</td>
<td>10 31</td>
<td>KMV11</td>
<td>8</td>
<td>20</td>
</tr>
<tr>
<td>19</td>
<td>RLV112</td>
<td>4</td>
<td>10 32</td>
<td>DHV11</td>
<td>8</td>
<td>20</td>
</tr>
<tr>
<td>20</td>
<td>LPA11-K2</td>
<td>8</td>
<td>20 33</td>
<td>DMZ32</td>
<td>16</td>
<td>40</td>
</tr>
<tr>
<td>21</td>
<td>KW11-C</td>
<td>4</td>
<td>10 34</td>
<td>CP132</td>
<td>16</td>
<td>40</td>
</tr>
</tbody>
</table>

1 DZ11-E and DZ11-F are treated as two DZ11s.

2 The first device of this type has a fixed address. Any extra devices have a floating address.

3 The first two devices of this type have a fixed address. Any extra devices have a floating address.

In summary, there are four rules that pertain to the assignment of device addresses in floating address space:

1. Devices with floating addresses must be attached in the order in which they are listed in the Device Table, Table A-1.
2. The CSR address for a given device type is assigned on word boundaries according to the number of Unibus-accessible registers that the device has. The following table relates the number of device registers to possible word boundaries.

<table>
<thead>
<tr>
<th>Device Registers</th>
<th>Possible Boundaries</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Any Word</td>
</tr>
<tr>
<td>2</td>
<td>XXXXX0, XXXXX4</td>
</tr>
<tr>
<td>3,4</td>
<td>XXXXX0</td>
</tr>
<tr>
<td>5,6,7,8</td>
<td>XXXXX00, XXXXX20, XXXXX40, XXXX60</td>
</tr>
<tr>
<td>9 thru 16</td>
<td>XXXXX00, XXXX40</td>
</tr>
</tbody>
</table>

The Autoconfigure utility inspects for a given device type only at one of the possible boundaries for that device. That is, the utility does not look for a DMF32 (16 registers) at an address that ends in 20.

3. An 8-byte gap must follow the register block of any installed device to indicate that there are no more of that type of device. This gap must start on the proper CSR address boundary for that type of device.

4. An 8-byte gap must be reserved in floating address space for each device type that is not installed in the current system. The gap must start on the proper word boundary for the type of device the gap represents. That is, a single DJ11 installed at 760010 would be followed by a gap starting at 760020 to show a change of device types. A gap to show that there are none of the next device on the list, a DH11, would begin at 760040, the next legal boundary for a DH11-type device.

A.3 DETERMINING THE VECTOR ADDRESS FOR USE WITH AUTOCONFIGURE

There is a floating vector address convention that is used for communications and other devices which interface with the Unibus. These vector addresses are assigned in order starting at 300 and proceeding upwards to 777. Table A-2 shows the assignment sequence. For a given system configuration, the device with the highest floating vector rank would be assigned to vector address 300. Additional devices of the same type would be assigned subsequent vector addresses according to the number of vectors required per device, and according to the starting boundary assigned to that device type.
Determining the Vector Address
For Use With Autoconfigure

Table A-2. Priority Ranking for Floating Vector Addresses (starting at 300 and proceeding upwards)

<table>
<thead>
<tr>
<th>Rank</th>
<th>Device</th>
<th>Number of Vectors</th>
<th>Octal Modulus</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>DC11</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>1</td>
<td>TU58</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>2</td>
<td>KL111</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>2</td>
<td>DL11-Al</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>2</td>
<td>DL11-B1</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>2</td>
<td>DLV11-J1</td>
<td>8</td>
<td>40</td>
</tr>
<tr>
<td>2</td>
<td>DLV11,DLV11-P1</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>3</td>
<td>DP11</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>4</td>
<td>DM11-A</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>5</td>
<td>DN11</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>6</td>
<td>DM11-BB/BA</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>7</td>
<td>DH11 modem control</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>8</td>
<td>DR11-A, DRV11-B</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>9</td>
<td>DR11-C, DRV11</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>10</td>
<td>PA611 (reader+punch)</td>
<td>4</td>
<td>20</td>
</tr>
<tr>
<td>11</td>
<td>LPD11</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>12</td>
<td>DT07</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>13</td>
<td>DX11</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>14</td>
<td>DL11-C to DLV11-F</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>15</td>
<td>DJ11</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>16</td>
<td>DH11</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>17</td>
<td>VTV40</td>
<td>4</td>
<td>20</td>
</tr>
<tr>
<td>17</td>
<td>VSV11</td>
<td>4</td>
<td>10</td>
</tr>
<tr>
<td>18</td>
<td>LPS11</td>
<td>6</td>
<td>40</td>
</tr>
<tr>
<td>19</td>
<td>DQ11</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>20</td>
<td>KW11-W, KWV11</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>21</td>
<td>DU11, DUV11</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>22</td>
<td>DUP11</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>23</td>
<td>DV11 + modem control</td>
<td>3</td>
<td>20</td>
</tr>
<tr>
<td>24</td>
<td>LK11-A</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>25</td>
<td>DWUN</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>26</td>
<td>DMC11</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>26</td>
<td>DMR11</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>27</td>
<td>DZ11/DZSi11/DZV11</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>27</td>
<td>DZ32</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>28</td>
<td>KMC11</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>29</td>
<td>LPP11</td>
<td>2</td>
<td>10</td>
</tr>
</tbody>
</table>

(continued on next page)

A-4 Autoconfigure, CSR and Vector Addresses
### Table A-2. Priority Ranking for Floating Vectors Addresses (starting at 3008 and proceeding upwards) (continued)

<table>
<thead>
<tr>
<th>Rank</th>
<th>Device</th>
<th>Number of Vectors</th>
<th>Octal Modulus</th>
</tr>
</thead>
<tbody>
<tr>
<td>30</td>
<td>VMV21</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>31</td>
<td>VMV31</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>32</td>
<td>VTV01</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>33</td>
<td>DWR70</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>34</td>
<td>RL11/RLV11²</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>35</td>
<td>TS11², TU80²</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>36</td>
<td>LPA11-K</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>37</td>
<td>TP11/IP300²</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>38</td>
<td>KW11-C</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>39</td>
<td>RX11²</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>39</td>
<td>RX2112</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>39</td>
<td>RXV112</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>39</td>
<td>RXV212</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>40</td>
<td>DR11-W</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>41</td>
<td>DR11-B²</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>42</td>
<td>DMP11</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>43</td>
<td>DPV11</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>44</td>
<td>ML11³</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>45</td>
<td>TS11</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>46</td>
<td>DMV11</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>47</td>
<td>DEUNA²</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>48</td>
<td>UDA50²</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>49</td>
<td>DMF32</td>
<td>8</td>
<td>40</td>
</tr>
<tr>
<td>50</td>
<td>KMS11</td>
<td>3</td>
<td>20</td>
</tr>
<tr>
<td>51</td>
<td>PCL11-B</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>52</td>
<td>VS100</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>53</td>
<td>Reserved</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>54</td>
<td>KMV11</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>55</td>
<td>Reserved</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>56</td>
<td>IEX</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>57</td>
<td>DHV11</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>58</td>
<td>DMZ32</td>
<td>6</td>
<td>20</td>
</tr>
<tr>
<td>59</td>
<td>CP132</td>
<td>6</td>
<td>20</td>
</tr>
</tbody>
</table>

1. A KL11 or DL11 used as a console, has a fixed vector.
2. The first device of this type has a fixed vector. Any extra devices have a floating vector.
3. ML11 is a Massbus device which can connect to a UNIBUS via a bus adapter.
A System Configuration Example

Vector addresses are assigned on the boundaries indicated in the modulus column of Table A-2. That is, if the modulus is 10, then the first vector address for that device must end with zero (XX0). If the modulus is 4, then the first vector address can end with zero or 4 (XX0, XX4).

Vector addresses always fall on modulo 4 boundaries (XX0, XX4). That is, a vector address never ends in any number but four or zero. Consequently, if a device has two vectors and the first must start on a modulo 10 boundary, then, using 350 as a starting point, the vectors will be 350 and 354.

A.4 A SYSTEM CONFIGURATION EXAMPLE

Table A-3 contains an example of a system configuration that includes devices with fixed addresses and vectors, and floating addresses and/or vectors.

Table A-4 shows how the device addresses for the floating address devices in Table A-3 were computed, including gaps.

Table A-3. CSR and Vector Address Example

<table>
<thead>
<tr>
<th>Controller</th>
<th>Vector</th>
<th>CSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 UDA50</td>
<td>154</td>
<td>772150</td>
</tr>
<tr>
<td>1 DZ11</td>
<td>300</td>
<td>760100</td>
</tr>
<tr>
<td>1 UDA50</td>
<td>310</td>
<td>760354</td>
</tr>
<tr>
<td>2 DHV11</td>
<td>320</td>
<td>760500</td>
</tr>
<tr>
<td></td>
<td>330</td>
<td>760520</td>
</tr>
</tbody>
</table>
### Table A-4. Floating CSR Address Assignment Example

<table>
<thead>
<tr>
<th>Installed</th>
<th>Device</th>
<th>Octal Address</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>DJ11</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>DH11</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>DQ11</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>DU11</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>DUP11</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>LK11A</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>DMC11</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>DZ11</td>
<td>Gap</td>
</tr>
<tr>
<td>-----&gt;</td>
<td>KMC11</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>LPP11</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>VMV21</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>VMV31</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>DWR70</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>RL11</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>LPA11-K</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>KW11-C</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>Reserved</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>RX11</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>DR11-W</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>DR11-B</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>DMP11</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>DPV11</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>ISB11</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>DMV11</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>DEUNA</td>
<td>Gap</td>
</tr>
<tr>
<td>-----&gt;</td>
<td>UDA50 (QD01)</td>
<td></td>
</tr>
<tr>
<td>-----&gt;</td>
<td>UDA50 (QD01)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>DMF32</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>KMS11</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>VS100</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>TU81</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>KMW11</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>DHV11</td>
<td>Gap</td>
</tr>
<tr>
<td>-----&gt;</td>
<td>DHV11</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>DMZ32</td>
<td>Gap</td>
</tr>
<tr>
<td></td>
<td>CP132</td>
<td>Gap</td>
</tr>
</tbody>
</table>

1 Fixed address

---

Autoconfigure, CSR and Vector Addresses A-7
B.1 OVERVIEW

This appendix provides instructions for replacing the QD01's firmware PROM.

B.2 EXCHANGING PROMS

The QD01 firmware PROM is located in the socket at U3. Pry the existing PROM from its socket using an IC puller or an equivalent tool.

The QD01 PROM is identified by the part numbers on top of the PROMS (A62). Place the QD01 PROM in U3 (see Table B-1). Make certain that the PROM is firmly seated and that no pins are bent or misaligned. (If the two rows of PROM pins are too far apart to fit in the socket, grasp the PROM at its ends using your thumb and forefinger and bend one of the pin rows inward by pressing it against a table top or other flat surface.)

B.2.1 SWITCH SETTINGS

Set the controller switches as indicated in Section 4 of this manual.

Table B-1. QD01 Emulation PROM Locations

<table>
<thead>
<tr>
<th>PROM Number</th>
<th>PCBA Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>A62</td>
<td>U3</td>
</tr>
</tbody>
</table>
C.1 OVERVIEW

This appendix contains a list of the diagnostics and utilities software that are available for use with the QD01. The list includes a description of the function of the software and a description of the media on which the software is distributed. The media and supporting documentation are supplied in diagnostic distribution kits as described in Table C-1.

All of the diagnostic and utility media listed contain all of the software provided for the QD01 by Emulex.

Table C-1. Utility and Diagnostic Software

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Media Type</th>
<th>Boot Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PX9951801-01</td>
<td>0.5-inch tape, 800 bpi</td>
<td>MT</td>
<td>All tape, disk, communications, and subsystem software</td>
</tr>
<tr>
<td>PX9951801-02</td>
<td>0.5-inch tape, 1600 bpi</td>
<td>MT</td>
<td>All tape, disk, communications, and subsystem software</td>
</tr>
<tr>
<td>PX9951801-03</td>
<td>0.5-inch tape, 1600 bpi</td>
<td>MS</td>
<td>All tape, disk, communications, and subsystem software</td>
</tr>
<tr>
<td>PX9951801-04</td>
<td>0.25-inch cartridge tape</td>
<td>MS</td>
<td>All tape, disk, communications, and subsystem software</td>
</tr>
<tr>
<td>PX9951802-01</td>
<td>IOMEGA disk cartridge</td>
<td>DL</td>
<td>Emulex Subsystem software (subset of above)</td>
</tr>
<tr>
<td>PX9951802-02</td>
<td>0.25-inch cartridge tape</td>
<td>MS</td>
<td>Emulex Subsystem software (subset of above)</td>
</tr>
</tbody>
</table>

continued next page
### Table C-1. Utility and Diagnostic Software (continued)

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Media Type</th>
<th>Boot Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PX9951802-03</td>
<td>IOMEGA Disk Cartridge</td>
<td>DU</td>
<td>Emulex Subsystem software (subset of above)</td>
</tr>
<tr>
<td>VX9951804</td>
<td>RX50 Floppy</td>
<td>DU</td>
<td>MicroVAX Diagnostics</td>
</tr>
</tbody>
</table>
D.1 OVERVIEW

This appendix contains tables that give the configuration parameters for common ST-506 disk drives. These tables give only parameters relating to the physical geometry of the disk drives; options such as logical splits are left to the user (see subsection 6.3.1.1.).

Tables D-1 through D-4 list the parameters in octal for PDP/LSI, hexadecimal for MicroVAX I and II, and decimal as an additional reference for Emulex software. These parameters are based on the following assumptions:

- One spare sector per track
- Four spare cylinders per disk
- No logical splits are required
- No spiral offsets are required
- Checksums given are for this particular set of parameters

<table>
<thead>
<tr>
<th>Word</th>
<th>Dec</th>
<th>Oct</th>
<th>Hex</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Number of Drives</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Type Code</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Head Offset</td>
</tr>
<tr>
<td>3</td>
<td>16</td>
<td>20</td>
<td>10</td>
<td>Sectors per Track</td>
</tr>
<tr>
<td>4</td>
<td>15</td>
<td>17</td>
<td>F</td>
<td>Heads</td>
</tr>
<tr>
<td>5</td>
<td>914</td>
<td>1622</td>
<td>392</td>
<td>Cylinders ( + 5 \text{ SPARE} = \text{TOTAL} )</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Spare Sectors per Track</td>
</tr>
<tr>
<td>7</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>Spare Cylinders ( \text{PER TRACK} )</td>
</tr>
<tr>
<td>8</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Reserved</td>
</tr>
<tr>
<td>9</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Split Code</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Removable Media Flag</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Hard/Soft Sector Flag</td>
</tr>
<tr>
<td>12</td>
<td>918</td>
<td>1626</td>
<td>396</td>
<td>Reduced Write Current Cylinder</td>
</tr>
<tr>
<td>13</td>
<td>918</td>
<td>1626</td>
<td>396</td>
<td>Write Precompensation Cylinder</td>
</tr>
<tr>
<td>14</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Step Pulse Code</td>
</tr>
<tr>
<td>15</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Spiral Offset</td>
</tr>
<tr>
<td>--</td>
<td>147</td>
<td>223</td>
<td>93</td>
<td>NOVRAM Offset</td>
</tr>
</tbody>
</table>
### Table D-2. ATASI 3046

<table>
<thead>
<tr>
<th>Word</th>
<th>Dec</th>
<th>Oct</th>
<th>Hex</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Number of Drives</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Type Code</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Head Offset</td>
</tr>
<tr>
<td>3</td>
<td>16</td>
<td>20</td>
<td>10</td>
<td>Sectors per Track</td>
</tr>
<tr>
<td>4</td>
<td>7</td>
<td>7</td>
<td>7</td>
<td>Heads</td>
</tr>
<tr>
<td>5</td>
<td>641</td>
<td>1201</td>
<td>281</td>
<td>Cylinders</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Spare Sectors per Track</td>
</tr>
<tr>
<td>7</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>Spare Cylinders</td>
</tr>
<tr>
<td>8</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Reserved</td>
</tr>
<tr>
<td>9</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Split Code</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Removable Media Flag</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Hard/Soft Sector Flag</td>
</tr>
<tr>
<td>12</td>
<td>320</td>
<td>500</td>
<td>140</td>
<td>Reduced Write Current Cylinder</td>
</tr>
<tr>
<td>13</td>
<td>320</td>
<td>500</td>
<td>140</td>
<td>Write Precompensation Cylinder</td>
</tr>
<tr>
<td>14</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Step Pulse Code</td>
</tr>
<tr>
<td>15</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Spiral Offset</td>
</tr>
<tr>
<td>--</td>
<td>206</td>
<td>316</td>
<td>CE</td>
<td>NOVRAK Checksum</td>
</tr>
</tbody>
</table>

### Table D-3. Fujitsu M2243AS

<table>
<thead>
<tr>
<th>Word</th>
<th>Dec</th>
<th>Oct</th>
<th>Hex</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Number of Drives</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Type Code</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Head Offset</td>
</tr>
<tr>
<td>3</td>
<td>16</td>
<td>20</td>
<td>10</td>
<td>Sectors per Track</td>
</tr>
<tr>
<td>4</td>
<td>11</td>
<td>13</td>
<td>B</td>
<td>Heads</td>
</tr>
<tr>
<td>5</td>
<td>750</td>
<td>1356</td>
<td>2EE</td>
<td>Cylinders</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Spare Sectors per Track</td>
</tr>
<tr>
<td>7</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>Spare Cylinders</td>
</tr>
<tr>
<td>8</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Reserved</td>
</tr>
<tr>
<td>9</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Split Code</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Removable Media Flag</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Hard/Soft Sector Flag</td>
</tr>
<tr>
<td>12</td>
<td>754</td>
<td>1362</td>
<td>2F2</td>
<td>Reduced Write Current Cylinder</td>
</tr>
<tr>
<td>13</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Write Precompensation Cylinder</td>
</tr>
<tr>
<td>14</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Step Pulse Code</td>
</tr>
<tr>
<td>15</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Spiral Offset</td>
</tr>
<tr>
<td>--</td>
<td>188</td>
<td>274</td>
<td>BC</td>
<td>NOVRAK Checksum</td>
</tr>
</tbody>
</table>

Disk Drive Configuration Parameters D-2
Table D-4. RODIME

<table>
<thead>
<tr>
<th>Word</th>
<th>Dec</th>
<th>Oct</th>
<th>Hex</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Number of Drives</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Type Code</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Head Offset</td>
</tr>
<tr>
<td>3</td>
<td>16</td>
<td>20</td>
<td>10</td>
<td>Sectors per Track</td>
</tr>
<tr>
<td>4</td>
<td>8</td>
<td>10</td>
<td>8</td>
<td>Heads</td>
</tr>
<tr>
<td>5</td>
<td>636</td>
<td>1174</td>
<td>27C</td>
<td>Cylinders</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Spare Sectors per Track</td>
</tr>
<tr>
<td>7</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>Spare Cylinders</td>
</tr>
<tr>
<td>8</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Reserved</td>
</tr>
<tr>
<td>9</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Split Code</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Removable Media Flag</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Hard/Soft Sector Flag</td>
</tr>
<tr>
<td>12</td>
<td>640</td>
<td>1200</td>
<td>280</td>
<td>Reduced Write Current Cylinder</td>
</tr>
<tr>
<td>13</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Write Precompensation Cylinder</td>
</tr>
<tr>
<td>14</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Step Pulse Code</td>
</tr>
<tr>
<td>15</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Spiral Offset</td>
</tr>
<tr>
<td>--</td>
<td>198</td>
<td>306</td>
<td>C6</td>
<td>NOVRAM Checksum</td>
</tr>
</tbody>
</table>

**NOTE**

If you are using a console emulator to specify only one drive under a console emulator, the next memory location must be zero to signify the end of the parameter block.
### Table D-5. RD52

<table>
<thead>
<tr>
<th>Word</th>
<th>Dec</th>
<th>Oct</th>
<th>Hex</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Number of Drives</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Type Code</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Head Offset</td>
</tr>
<tr>
<td>4</td>
<td>16</td>
<td>20</td>
<td>10</td>
<td>Sectors per Track</td>
</tr>
<tr>
<td>5</td>
<td>8</td>
<td>10</td>
<td>8</td>
<td>Heads</td>
</tr>
<tr>
<td>6</td>
<td>508</td>
<td>774</td>
<td>1FC</td>
<td>Cylinders</td>
</tr>
<tr>
<td>7</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Spare Sectors per Track</td>
</tr>
<tr>
<td>8</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>Spare Cylinders</td>
</tr>
<tr>
<td>9</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Reserved</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Split Code</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Removable Media Flag</td>
</tr>
<tr>
<td>12</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Hard/Soft Sector Flag</td>
</tr>
<tr>
<td>13</td>
<td>512</td>
<td>1000</td>
<td>200</td>
<td>Reduced Write Current Cylinder</td>
</tr>
<tr>
<td>14</td>
<td>256</td>
<td>400</td>
<td>100</td>
<td>Write Precompensation Cylinder</td>
</tr>
<tr>
<td>15</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Step Pulse Code</td>
</tr>
<tr>
<td>16</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Spiral Offset</td>
</tr>
<tr>
<td>--</td>
<td>93</td>
<td>135</td>
<td>5D</td>
<td>NOVRAM Checksum</td>
</tr>
</tbody>
</table>

### Table D-6. RD53

<table>
<thead>
<tr>
<th>Word</th>
<th>Dec</th>
<th>Oct</th>
<th>Hex</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Number of Drives</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Type Code</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Head Offset</td>
</tr>
<tr>
<td>4</td>
<td>16</td>
<td>20</td>
<td>10</td>
<td>Sectors per Track</td>
</tr>
<tr>
<td>5</td>
<td>8</td>
<td>10</td>
<td>8</td>
<td>Heads</td>
</tr>
<tr>
<td>6</td>
<td>1020</td>
<td>1774</td>
<td>3FC</td>
<td>Cylinders</td>
</tr>
<tr>
<td>7</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Spare Sectors per Track</td>
</tr>
<tr>
<td>8</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>Spare Cylinders</td>
</tr>
<tr>
<td>9</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Reserved</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Split Code</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Removable Media Flag</td>
</tr>
<tr>
<td>12</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Hard/Soft Sector Flag</td>
</tr>
<tr>
<td>13</td>
<td>1024</td>
<td>2000</td>
<td>400</td>
<td>Reduced Write Current Cylinder</td>
</tr>
<tr>
<td>14</td>
<td>1024</td>
<td>2000</td>
<td>400</td>
<td>Write Precompensation Cylinder</td>
</tr>
<tr>
<td>15</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Step Pulse Code</td>
</tr>
<tr>
<td>16</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Spiral Offset</td>
</tr>
<tr>
<td>--</td>
<td>43</td>
<td>53</td>
<td>2B</td>
<td>NOVRAM Checksum</td>
</tr>
</tbody>
</table>
Reader's Comments

Your comments and suggestions will help us in our continuous effort to improve the quality and usefulness of our publication.

Manual Part Number ________________________ Rev. ________________________

What is your general reaction to this manual? In your judgment is it complete, accurate, well organized, well written, etc.? Is it easy to use? ______________________________________
____________________________________
____________________________________
____________________________________
What features are most useful? ______________________________________
____________________________________
____________________________________
____________________________________
What faults or errors have you found in the manual? ________________________
____________________________________
____________________________________
____________________________________
Does this manual satisfy the need you think it was intended to satisfy? ________________________
Does it satisfy your needs? ________________________ Why? ________________________
____________________________________
____________________________________
____________________________________
____________________________________

☐ Please send me the current copy of the Controller Handbook, which contains the information on the remainder of EMULEX's controller products.

Name ________________________ Street ________________________
Title ________________________ City ________________________
Company ________________________ State/Country ________________________
Department ________________________ Zip ________________________

Additional copies of this document are available from:
Emulex Corporation
3545 Harbor Boulevard
P.O. Box 6725
Costa Mesa, CA 92626
Attention: Customer Services