DRV11-WA
General Purpose DMA Interface
User's Guide

Prepared by
Computer Special Systems
CONTENTS

CHAPTER 1  INTRODUCTION

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1</td>
<td>GENERAL DESCRIPTION</td>
<td>1-1</td>
</tr>
<tr>
<td>1.2</td>
<td>SPECIFICATIONS</td>
<td>1-4</td>
</tr>
<tr>
<td>1.3</td>
<td>RELATED LITERATURE</td>
<td>1-5</td>
</tr>
</tbody>
</table>

CHAPTER 2  INSTALLATION

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.1</td>
<td>GENERAL</td>
<td>2-1</td>
</tr>
<tr>
<td>2.2</td>
<td>SYSTEM CONSIDERATIONS</td>
<td>2-1</td>
</tr>
<tr>
<td>2.2.1</td>
<td>LSI-II Bus Loading</td>
<td>2-1</td>
</tr>
<tr>
<td>2.2.2</td>
<td>Power Requirements</td>
<td>2-1</td>
</tr>
<tr>
<td>2.2.3</td>
<td>Priority Requirements</td>
<td>2-1</td>
</tr>
<tr>
<td>2.2.4</td>
<td>Space Requirements</td>
<td>2-1</td>
</tr>
<tr>
<td>2.3</td>
<td>USER I/O CABLES</td>
<td>2-2</td>
</tr>
<tr>
<td>2.3.1</td>
<td>User Termination Connector</td>
<td>2-2</td>
</tr>
<tr>
<td>2.4</td>
<td>JUMPER AND SWITCH CONFIGURATION</td>
<td>2-2</td>
</tr>
<tr>
<td>2.4.1</td>
<td>Device Address Selection</td>
<td>2-2</td>
</tr>
<tr>
<td>2.4.2</td>
<td>Interrupt Vector Address Selection</td>
<td>2-5</td>
</tr>
<tr>
<td>2.4.3</td>
<td>Addressing Mode Selection</td>
<td>2-5</td>
</tr>
<tr>
<td>2.4.4</td>
<td>Burst Mode Jumper</td>
<td>2-6</td>
</tr>
<tr>
<td>2.4.5</td>
<td>Interprocessor Link Mode Jumper</td>
<td>2-6</td>
</tr>
<tr>
<td>2.4.6</td>
<td>Independent Interrupts Jumper</td>
<td>2-7</td>
</tr>
<tr>
<td>2.5</td>
<td>MODULE INSTALLATION</td>
<td>2-8</td>
</tr>
<tr>
<td>2.5.1</td>
<td>Installing the DRVII-WA in an LSI-II CPU</td>
<td>2-8</td>
</tr>
<tr>
<td>2.5.2</td>
<td>Installing the DRVII-WA in the BA23 Enclosure (MICRO-II/MicroVAX)</td>
<td>2-10</td>
</tr>
<tr>
<td>2.5.3</td>
<td>Installing the DRVII-WA in the BA123 Enclosure (MICRO-II/MicroVAX)</td>
<td>2-11</td>
</tr>
<tr>
<td>2.6</td>
<td>INITIAL TURN-ON</td>
<td>2-12</td>
</tr>
<tr>
<td>2.7</td>
<td>DIAGNOSTIC PROGRAM - LSI-II</td>
<td>2-13</td>
</tr>
<tr>
<td>2.8</td>
<td>DIAGNOSTIC PROGRAM - MicroVAX</td>
<td>2-14</td>
</tr>
<tr>
<td>2.8.1</td>
<td>Running MDM</td>
<td>2-14</td>
</tr>
<tr>
<td>2.8.1.1</td>
<td>MDM Diskette Boot</td>
<td>2-14</td>
</tr>
<tr>
<td>2.8.1.2</td>
<td>MDM Tape Boot</td>
<td>2-15</td>
</tr>
<tr>
<td>2.8.1.3</td>
<td>MDM Examples</td>
<td>2-16</td>
</tr>
</tbody>
</table>

CHAPTER 3  BASIC OPERATION

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.1</td>
<td>GENERAL</td>
<td>3-1</td>
</tr>
<tr>
<td>3.2</td>
<td>FUNCTIONAL DESCRIPTION</td>
<td>3-1</td>
</tr>
<tr>
<td>3.2.1</td>
<td>DRVII-WA Registers</td>
<td>3-1</td>
</tr>
<tr>
<td>3.2.1.1</td>
<td>Word Count Register (WCR)</td>
<td>3-1</td>
</tr>
<tr>
<td>3.2.1.2</td>
<td>Bus Address Register (BAR)</td>
<td>3-1</td>
</tr>
<tr>
<td>3.2.1.3</td>
<td>Extended Bus Address Register (BAE)</td>
<td>3-1</td>
</tr>
<tr>
<td>3.2.1.4</td>
<td>Control/Status Register (CSR)</td>
<td>3-3</td>
</tr>
</tbody>
</table>
## CONTENTS (Cont)

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.2.1.5</td>
<td>3-3</td>
</tr>
<tr>
<td>3.2.2</td>
<td>3-3</td>
</tr>
<tr>
<td>3.2.3</td>
<td>3-5</td>
</tr>
<tr>
<td>3.2.4</td>
<td>3-7</td>
</tr>
<tr>
<td>3.2.4.1</td>
<td>3-8</td>
</tr>
<tr>
<td>3.2.5</td>
<td>3-9</td>
</tr>
<tr>
<td>3.3</td>
<td>3-11</td>
</tr>
</tbody>
</table>

### CHAPTER 4 PROGRAMMING

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.1</td>
<td>4-1</td>
</tr>
<tr>
<td>4.2</td>
<td>4-1</td>
</tr>
<tr>
<td>4.3</td>
<td>4-1</td>
</tr>
<tr>
<td>4.3.1</td>
<td>4-1</td>
</tr>
<tr>
<td>4.3.2</td>
<td>4-2</td>
</tr>
<tr>
<td>4.3.3</td>
<td>4-2</td>
</tr>
<tr>
<td>4.3.4</td>
<td>4-2</td>
</tr>
<tr>
<td>4.3.5</td>
<td>4-2</td>
</tr>
<tr>
<td>4.4</td>
<td>4-2</td>
</tr>
<tr>
<td>4.4.1</td>
<td>4-2</td>
</tr>
<tr>
<td>4.4.2</td>
<td>4-2</td>
</tr>
<tr>
<td>4.5</td>
<td>4-3</td>
</tr>
<tr>
<td>4.6</td>
<td>4-5</td>
</tr>
</tbody>
</table>

### CHAPTER 5 INTERPROCESSOR LINKS

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>5.1</td>
<td>5-1</td>
</tr>
<tr>
<td>5.2</td>
<td>5-1</td>
</tr>
<tr>
<td>5.2.1</td>
<td>5-2</td>
</tr>
<tr>
<td>5.2.2</td>
<td>5-4</td>
</tr>
<tr>
<td>5.2.3</td>
<td>5-5</td>
</tr>
<tr>
<td>5.3</td>
<td>5-6</td>
</tr>
<tr>
<td>5.3.1</td>
<td>5-6</td>
</tr>
<tr>
<td>5.3.2</td>
<td>5-6</td>
</tr>
<tr>
<td>5.3.3</td>
<td>5-6</td>
</tr>
<tr>
<td>5.3.4</td>
<td>5-6</td>
</tr>
</tbody>
</table>
FIGURES

<table>
<thead>
<tr>
<th>Figure No.</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-1</td>
<td>DRVII-WA Simplified Interface Diagram</td>
<td>1-3</td>
</tr>
<tr>
<td>2-1</td>
<td>DRVII-WA Connector and Switch Locations</td>
<td>2-4</td>
</tr>
<tr>
<td>2-2</td>
<td>DRVII-WA Device Address Select Format</td>
<td>2-4</td>
</tr>
<tr>
<td>2-3</td>
<td>DRVII-WA Interrupt Vector Address Select Format</td>
<td>2-5</td>
</tr>
<tr>
<td>2-4</td>
<td>DRVII-WA Connector Pin Assignments</td>
<td>2-9</td>
</tr>
<tr>
<td>3-1</td>
<td>DRVII-WA Block Diagram</td>
<td>3-2</td>
</tr>
<tr>
<td>3-2</td>
<td>DMA DATO/DATOB Data Flow Diagram</td>
<td>3-8</td>
</tr>
<tr>
<td>3-3</td>
<td>DMA DATIO/DATI Data Flow Diagram</td>
<td>3-10</td>
</tr>
<tr>
<td>3-4</td>
<td>DRVII-WA Single Cycle, User-Initiated, Timing Diagram</td>
<td>3-12</td>
</tr>
<tr>
<td>3-5</td>
<td>DRVII-WA Single Cycle, Program-Initiated, Timing Diagram</td>
<td>3-13</td>
</tr>
<tr>
<td>3-6</td>
<td>DRVII-WA Burst Mode, User-Initiated, Timing Diagram</td>
<td>3-14</td>
</tr>
<tr>
<td>3-7</td>
<td>DRVII-WA Burst Mode, Program-Initiated, Timing Diagram</td>
<td>3-15</td>
</tr>
<tr>
<td>3-8</td>
<td>DRVII-WA DATIO Timing Diagram</td>
<td>3-16</td>
</tr>
<tr>
<td>4-1</td>
<td>CSR Format</td>
<td>4-3</td>
</tr>
<tr>
<td>4-2</td>
<td>Interprocessor Link Block Program</td>
<td>5-1</td>
</tr>
<tr>
<td>4-3</td>
<td>Interrupt Sequence for Word Mode</td>
<td>5-3</td>
</tr>
<tr>
<td>5-3</td>
<td>Single Cycle Transfer Sequence for Interprocessor Link</td>
<td>5-5</td>
</tr>
</tbody>
</table>

TABLES

<table>
<thead>
<tr>
<th>Table No.</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2-1</td>
<td>Recommended Cable Assemblies</td>
<td>2-2</td>
</tr>
<tr>
<td>2-2</td>
<td>Burst Mode Jumper</td>
<td>2-6</td>
</tr>
<tr>
<td>2-3</td>
<td>Interprocessor Link Mode Jumper</td>
<td>2-7</td>
</tr>
<tr>
<td>2-4</td>
<td>Independent Interrupts</td>
<td>2-7</td>
</tr>
<tr>
<td>2-5</td>
<td>DRVII-WA Diagnostic Tests</td>
<td>2-14</td>
</tr>
<tr>
<td>4-1</td>
<td>CSR Bit Functions</td>
<td>4-3</td>
</tr>
<tr>
<td>5-1</td>
<td>Correlation of CSR Function and Status Bits in Interprocessor Link Operation</td>
<td>5-2</td>
</tr>
</tbody>
</table>
1.1 GENERAL DESCRIPTION
The DRV11-WA is a general-purpose Direct Memory Access (DMA) interface for transferring 16-bit data words directly between the Q-bus memory and a user's I/O device. Data Transfer Out (DATO) or Data Transfer In (DATI) takes place over the Q-bus after a DMA request, once the DRV11-WA becomes bus master. Burst modes (four-word or continuous), byte addressing, and read-modify-write operation (DATIO) are possible with the DRV11-WA.

The DRV11-WA features switch-selectable device and vector addresses, two 40-pin connectors, and one 2-pin connector that provide simple interfacing to the user's I/O device. (The DRV11-WA is compatible with both standard and extended Q-buses.)

There are six registers in the DRV11-WA. They are as follows:
- Word Count Register (WCR),
- Bus Address Register (BAR),
- Extended Bus Address Register (BAE),
- Control/Status Register (CSR), and
- Input and Output Data Buffer Registers (DBRs).

The CSR and DBRs are word- and byte-addressable, whereas the WCR, BAR, and BAE are only word-addressable.

DRV11-WA operation is initialized under program control by:
1. Loading the WCR with the 2's complement of the number of transfers,
2. Loading the BAR and BAE with the first address to or from which data is to be transferred, and
3. Loading the CSR with the desired function bits.

Data transfers may now proceed under the control of the DRV11-WA DMA logic.
Figure 1-1 shows the primary interface signals between the DRV11-WA and the user's I/O device. DMA input (DATI) or output (DATO) data transfers take place when the processor clears READY. For a DATO cycle (DRV11-WA to memory transfer), the user's I/O device first presets the CONTROL BITS (word count increment enable, bus address increment enable, Cl, C0, A00, and ATTN), and then asserts CYCLE REQUEST to gain use of the Q-bus. When CYCLE REQUEST is asserted, input data is latched into the input DBR, the CONTROL BITS are latched into the DRV11-WA DMA control, and BUSY goes low. (A DATI cycle memory to DRV11-WA transfer is handled in a similar manner, except that the output data is latched into the output DBR during the bus cycle.)

When the DRV11-WA becomes bus master, a DATO or DATI cycle is performed directly to or from the Q-bus memory location specified by the BAR and BAE. At the end of each cycle, the WCR and BAR are incremented and BUSY goes high while READY remains low. A second DATO or DATI cycle is performed when the user's I/O device again asserts CYCLE REQUEST. DMA transfers will continue asynchronously until the WCR increments to zero, at which time READY goes high and the DRV11-WA generates an interrupt (if interrupt enable is set) to the Q-bus processor.

If continuous burst mode is selected (SINGLE CYCLE low), only one CYCLE REQUEST is required for the complete synchronous transfer of the specified number of data words.
Figure 1-1  DRV11-WA Simplified Interface Diagram
1.2 SPECIFICATIONS
The following specifications and particulars are for informational purposes and are subject to change without notice.

Physical
Dual height, single width, extended length module.

Dimensions:

<table>
<thead>
<tr>
<th>Circuit Card</th>
<th>Circuit Card Plus Handle</th>
</tr>
</thead>
<tbody>
<tr>
<td>Length: 21.6 cm (8.5 in)</td>
<td>Length: 22.8 cm (8.9 in)</td>
</tr>
<tr>
<td>Height: 12.7 cm (5.0 in)</td>
<td>Height: 13.2 cm (5.2 in)</td>
</tr>
<tr>
<td>Width: 1.3 cm (.5 in)</td>
<td>Width: 1.3 cm (.5 in)</td>
</tr>
</tbody>
</table>

Weight: 215 grams

User I/O Connections: Two 40-pin connectors, one 2-pin connector

Mounting Requirements: Plugs directly into Q-bus backplane or Q-bus expansion backplane.

Electrical

Logic Power Requirements: 1.8 A @ +5V ± 5% (nominal)

LSI-11 Bus Loading: Presents one bus load

User Loading:

Input Data Lines
1 TTL unit load each
HIGH = Logic one
LOW = Logic zero

Input Control Lines
1 TTL unit load each
HIGH = Logic one
LOW = Logic zero

Output Data Lines
10 TTL unit loads (drive) each
HIGH = Logic one
LOW = Logic zero

Output Control Lines
10 TTL unit loads (drive) each
HIGH = Logic one
LOW = Logic zero
Module Type: M7651

Operational:

Transfer Mode: DMA or program-controlled with interrupts

Data Transfer Rate:

Up to 250,000 16-bit words per second in single cycle mode
Up to 400,000 16-bit words per second in burst mode*

Environmental

Temperature: Storage: -40°C to 66°C (-40°F to 158°F)
Operating: 5°C to 50°C (41°F to 122°F)

Relative Humidity: 10% to 95% noncondensing

1.3 RELATED LITERATURE

In addition to the M7651 print set (MP01582), the Microcomputer Processor Handbook and the Microcomputer Interface Handbook contain useful information for installing and operating the DRV11-WA general-purpose DMA interface. Handbooks may be ordered from the nearest Digital Equipment Corporation Sales Office.

* While doing continuous burst mode transfers, the DRV11-WA becomes bus master and holds the bus until the entire transfer is complete. This action may potentially lock out other devices from accessing the bus while the transfers are ongoing. This mode of operation is consistent with the operation of the 18-bit predecessor product, DRV11-B.
2.1 GENERAL
Installation of the DRV11-WA general-purpose DMA interface consists of selecting the device and interrupt vector addresses, selecting mode of operation (18- or 22-bit addressing), selecting functional operating modes as necessary (independent interrupts, four-word or continuous burst mode, interprocessor link mode), and then inserting the interface into an LSI-11/MicroVAX processor system.

2.2 SYSTEM CONSIDERATIONS
Before installing the DRV11-WA into a Q-bus system, consideration must be given to bus loading, power, priority, and space requirements.

2.2.1 LSI-11 Bus Loading
The DRV11-WA presents one bus load to the Q-bus. Fifteen bus loads can be handled by the Q-bus; therefore, the user must determine the existing Q-bus load when installing additional Q-bus modules.

2.2.2 Power Requirements
The DRV11-WA requires 1.8 A @ +5V ± 5% (nominal). Power for the DRV11-WA is obtained from the Q-bus system power supply.

2.2.3 Priority Requirements
Each device on the Q-bus has an interrupt and DMA priority based on its relative position from the processor. The DRV11-WA is a priority 4 device. Since the user may install the DRV11-WA on the bus along with other devices that use the same interrupt or DMA priority, the user must bear in mind that when more than one device is requesting service, the device electrically nearest the Q-bus processor has the highest priority and will be serviced first.

In addition, if the REV11 DMA refresh option is used (for LSI-II systems), the REV11 must be at a priority level higher than that of the DRV11-WA. Refer to the Microcomputer Processor Handbook for detailed information on the REV11 options.

2.2.4 Space Requirements
The DRV11-WA requires one double height module slot.
2.3 USER I/O CABLES
The DRVll-WA has two 40-pin connectors which provide the interface to the user's device. Two cable assemblies are required. It is recommended that cable assemblies from Table 2-1 be used to connect the DRVll-WA to the user's device. The listed cables are terminated (one or both ends) with H856 40-pin connectors that mate with the connectors on the DRVll-WA. Cable selection is determined by the type of connections used on the user's device. The desired cable length (XX) must be specified when ordering. (Lengths longer than 25 feet are not recommended for use with the DRVll-WA.) Cables may be ordered from the nearest Digital Equipment Corporation Sales Office. Non-standard length cables may be ordered at additional cost.

2.3.1 User Termination Connector
The DRVll-WA has one 2-pin connector which optionally allows the user to provide additional signal termination when cables other than the one listed in Table 2-1 is used.

Table 2-1 Recommended Cable Assemblies

<table>
<thead>
<tr>
<th>Cable No.</th>
<th>Connectors</th>
<th>Type</th>
<th>Standard Lengths (ft/m)</th>
</tr>
</thead>
<tbody>
<tr>
<td>BC08R-XX</td>
<td>H856 to H856</td>
<td>Shielded flat</td>
<td>1, 6, 10, 12, 20, 25 ft</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>(0.305, 1.830, 3.050,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>3.660, 6.100, 7.625 m)</td>
</tr>
</tbody>
</table>

2.4 JUMPER AND SWITCH CONFIGURATION
The DRVll-WA contains two DIP (dual in-line package) switch units (E40 and E50) and a number of jumpers that allow the user to select the module features desired. The location of the switch units and jumpers is shown in Figure 2-1. The address selection switch (E50) consists of ten switches that let the user select the device address. The second switch unit (E40) consists of ten switches that let the user select the interrupt vector address and 18-bit or 22-bit addressing mode.

2.4.1 Device Address Selection
The DRVll-WA contains six registers:

- WCR
- BAR
- BAE
- CSR
- Input DBR
- Output DBR
These registers must be addressed for data and status transfers between the DRV11-WA and the LSI-11/MicroVAX processor. The BAR and BAE use the same address. The two DBRs use the same address. The register addresses are sequential by even numbers and are as follows.

<table>
<thead>
<tr>
<th>Register</th>
<th>BBS7</th>
<th>Octal Address</th>
<th>Hex Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>WCR</td>
<td>1</td>
<td>XXXXX0</td>
<td>3FF508</td>
</tr>
<tr>
<td>BAR</td>
<td>1</td>
<td>XXXXX2</td>
<td>XXXXXA</td>
</tr>
<tr>
<td>BAE</td>
<td>1</td>
<td>XXXXX2</td>
<td>XXXXXA</td>
</tr>
<tr>
<td>CSR</td>
<td>1</td>
<td>XXXXX4</td>
<td>XXXXXC</td>
</tr>
<tr>
<td>DBRs</td>
<td>1</td>
<td>XXXXX6</td>
<td>XXXXXE</td>
</tr>
</tbody>
</table>

The assigned DMA interface base address is \(772410_8, 3FF508_{16}\). The user selects a base address for assignment to the WCR and sets the device address selection switches on the DRV11-WA module to decode this address. The remaining BAR, BAE, CSR and DBR addresses are then properly decoded by the module as they are received from the LSI-11 processor.

Figure 2-1 shows the location of the device address selection switches on the DRV11-WA module. Switches are set to the ON (closed) position for bits to be decoded as "ONE" bits in the base address. Bits decoded as "ZERO" bits in the address have their switches set to the OFF (open) position. Figure 2-2 shows the address select format and presents the switch-to-bit relationship for the device address selection switches.
Figure 2-1  DRVII-WA Connector and Switch Locations

Figure 2-2  DRVII-WA Device Address Select Format
2.4.2 Interrupt Vector Address Selection
Vector addresses 0-1774\textsubscript{8} are reserved for Q-bus system users. The DRV11-WA is assigned vector address 124\textsubscript{8}. The user selects the interrupt vector address by means of switches on the DRV11-WA module. Figure 2-1 shows the location of the vector address selection switches. Vector address selection switches are set to the ON (closed) position for bits to be encoded as "ONE" bits in the vector address. Bits encoded as "ZERO" bits in the address have their switches set to the OFF (open) position. Figure 2-3 shows the address select format and presents the switch-to-bit relationship for the vector address selection switches.

NOTE
The DRV11-WA is designed to be compatible with the DRV11-B; therefore, its assigned base address is 772410(8). However, under MicroVMS, the DRV11-WA is treated, as much as possible, like a DR11-W. Therefore, in order for the device to autoconfigure correctly, you must set the device address and interrupt vector address to those reserved for the DR11-W; namely, set the device address to rank 19 and the interrupt vector address to rank 40, both in floating address space.

2.4.3 Addressing Mode Selection
The user selects 18- or 22-bit addressing by setting E40 switch 10 OFF (OFF=0) for 18-bit addressing, or ON (ON=1) for 22-bit addressing (see Figure 2-3).
2.4.4 Burst Mode Jumper
The DRVII-WA will, by default (W2 jumper installed), relinquish and re-request bus mastership after every four DMA transfers. The user may select continuous burst mode transfers by removing the push-on jumper from W2 and installing it at W1. (Refer to Table 2-2 and Figure 2-1.)

NOTE
If continuous burst mode is selected, the DRVII-WA will not relinquish the bus until the entire transfer is complete. This action is not recommended as it may potentially lock out other devices from gaining access to the bus while the transfers are ongoing.

Table 2-2 Burst Mode Jumper

<table>
<thead>
<tr>
<th>Jumper</th>
<th>Function</th>
<th>Factory Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>W1</td>
<td>Module is backward compatible with the DRVII-B and will perform continuous burst mode transfers and will not release the bus until all transfers are completed.</td>
<td>R</td>
</tr>
<tr>
<td>W2</td>
<td>Module will relinquish and re-request the bus after every four DMA cycles.</td>
<td>I</td>
</tr>
</tbody>
</table>

R = Removed
I = Installed

2.4.5 Interprocessor Link Mode Jumper
The user may operate the DRVII-WA as an interprocessor link with another DRVII-WA by removing the push-on jumper from W3 and installing it at W4. (Refer to Table 2-3 and Figure 2-1). This is the recommended setting to use the DRVII-WA as an interprocessor link.

In the default setting (W3 jumper installed), the DRVII-WA is backward compatible with the DRVII-B and will not function as an interprocessor link unless one of the processors acts as the slave, and the other acts as the master. Use of the DRVII-WA within this configuration (W3 jumper installed) for interprocessor link is not recommended.
Table 2-3 Interprocessor Link Mode Jumper

<table>
<thead>
<tr>
<th>Jumper</th>
<th>Function</th>
<th>Factory Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>W3</td>
<td>Module is backward compatible with DRV11-B and should not be used as an interprocessor link.</td>
<td>I</td>
</tr>
<tr>
<td>W4</td>
<td>Module may be used as an interprocessor link between two DRV11-WA modules.</td>
<td>R</td>
</tr>
</tbody>
</table>

R = Removed
I = Installed

2.4.6 Independent Interrupts Jumper

While in the default interrupt mode (W5 jumper installed), it is not necessary for the READY bit (CSR Bit 7) to be CLEAR for the DRV11-WA to interrupt. With the IE bit (CSR Bit 6) set, the DRV11-WA will interrupt when the ATTN bit (CSR Bit 13) or the NEX bit (CSR Bit 14) is set.

For backward compatibility with the DRV11-B, the user may remove the push-on jumper from W5 and install it at W6. (Refer to Table 2-4 and Figure 2-1). In this setting, the DRV11-WA will only interrupt when the READY bit (Bit 7) of the CSR is set, and the IE bit (Bit 6) in the CSR is set.

Table 2-4 Independent Interrupts

<table>
<thead>
<tr>
<th>Jumper</th>
<th>Function</th>
<th>Factory Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>W5</td>
<td>With the CSR IE bit set, module will interrupt when CSR ATTN or NEX bits are set, independent of the READY bit being set.</td>
<td>I</td>
</tr>
<tr>
<td>W6</td>
<td>Module is backward compatible with DRV11-B. With the CSR IE bit set, module will interrupt only when the READY bit is set.</td>
<td>R</td>
</tr>
</tbody>
</table>

R = Removed
I = Installed
2.5 MODULE INSTALLATION
The type of CPU and its current configuration determines which of the following procedures must be performed.

2.5.1 Installing the DRV11-WA in an LSI-11 CPU
With the exception of the first two/four slots (the LSI-11 processor always occupies the first two/four slots depending on CPU type), the DRV11-WA can be installed into any Q22 slot (see Section 2.2.4) of the LSI-11 backplane. However, if REV11 DMA refresh option is used, the DRV11-WA must be at a lower priority than the REV11. When inserting the module into the backplane, make sure that the deep notch on the module seats against the connector block rib. Do not insert or remove the module with power applied. After performing the initial turn-on (see Section 2.8), connect the user's I/O cables to J1 and J2 on the DRV11-WA I/O connectors. Connector locations for the DRV11-WA are shown in Figure 2-1. Pin assignments for J1 and J2 are shown in Figure 2-4 and are specified in Chapter 1, Section 1.2.
Figure 2-4 DRV11-WA Connector Pin Assignments
2.5.2 Installing the DRV11-WA in the BA23 Enclosure (MICRO-11/MicroVAX)

1. Remove the ac power cable from the wall outlet.

2. Remove the rear cover and all external cables. Label all cables for reinstallation later.

3. Loosen the two screws retaining the rear I/O panel assembly. Swing the assembly open and remove both retaining straps.

4. Disconnect any internal cables attached to the back of the I/O panel assembly. Note their specific location and the orientation of the connector on each cable. Remove the rear I/O panel assembly.

5. Set the device and vector address switches and desired jumper options (refer to Section 2.4).

6. Connect the BC08R-XX ribbon cables from J1 and J2 on the module to the insert connector assemblies on the I/O panel. Label the insert connectors for connection to the user's I/O cables later.

7. When installing the DRV11-WA in the BA23 enclosure, observe the configuration rules and guidelines outline in the CPU technical manual(s).

   Slide the module into the appropriate backplane slot.

8. Reconnect any internal cables removed from the I/O panel.

9. Replace the retaining straps and swing the I/O panel closed. Tighten the two panel retaining screws.

10. Do not replace the rear cover at this time. Replace all external cables.

11. Connect the ac power cord.

12. Perform the initial turn-on procedures (Section 2.6).

13. Connect the user I/O cables to the insert connector assemblies on the I/O panel.

14. Replace the rear cover.
2.5.3 Installing the DRV11-WA in the BA123 Enclosure (MICRO-11/ MicroVAX)

1. Remove the ac power cable from the wall outlet.

2. Open the rear door.

3. Loosen the captive screw that fastens the right-side panel to the rear of the enclosure frame.

4. Pull out on the bottom of the right-side panel until it releases from the two snap fasteners holding it to the bottom of the frame.

5. Lift the panel far enough to release it from the slot in the lip at the top of the frame.

6. Release the clasps at the front of the card-cage door, swing the door open, and remove it.

7. Set the device and vector address switches and desired jumper options (refer to Section 2.4).

8. Connect the BC08R-XX ribbon cables from J1 and J2 on the module to the insert connector assemblies on the I/O panel. Label the insert connectors for connection to the user's I/O cables later.

9. When installing the DRV11-WA in the B123 enclosure, observe the configuration rules and guidelines outlined in the CPU technical manual(s).

   Slide the module into the appropriate backplane slot.

10. Do not replace the card-cage door or right-side panel at this time.

11. Connect the ac power cord.

12. Perform the initial turn-on procedures (Section 2.6).

13. Connect the user I/O cables to the insert connector assemblies on the I/O panel.

14. Replace the card-cage door and the right-side panel, reversing steps 2 through 6 of this section.
2.6 INITIAL TURN-ON
After completing the module installation, turn-on the LSI-11/MicroVAX and initialize the system. With no I/O cables connected and using the console terminal and operating procedures, perform the following quick operational verification.

LSI-11

1. Load the addresses of the WCR, BAR, CSR, and DBRs through the system terminal and examine the locations. The terminal will indicate the following:

<table>
<thead>
<tr>
<th>22-Bit</th>
<th>18-Bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>WCR contents will be 000000</td>
<td>WCR contents will be 000000</td>
</tr>
<tr>
<td>BAR contents will be 000001</td>
<td>BAR contents will be 000001</td>
</tr>
<tr>
<td>BAE contents will be 100000</td>
<td></td>
</tr>
<tr>
<td>CSR contents will be 127200</td>
<td>CSR contents will be 127200</td>
</tr>
<tr>
<td>DBR contents will be 177777</td>
<td>DBR contents will be 177777</td>
</tr>
</tbody>
</table>

2. The WCR, BAR, and BAE (if 22 bit addressing is selected) can be loaded with data from the system terminal and the corresponding data read back on the terminal. BAR bit 0 will read as a one (1) with no I/O cables connected.

NOTE
BAE (ADDRESS xxxxx2) is read by first examining the BAR (ADDRESS xxxxx2) and then examining ADDRESS xxxxx2 again to access the BAE.

MicroVAX

1. Enter MicroVAX console mode (see MicroVAX Owner's Manual). The console mode prompt is ">>>".

2. Examine the addresses of the WCR, BAR, CSR, and DBRs (refer to Section 2.4.1) through the system console using the console-mode commands shown in Example 2-1. This example shows the expected contents of the registers, assuming the assigned base device address for the module is used. The hex addresses used in the example were determined as follows:
22-bit register address: 3FF5nn
22-bit I/O space base address: - 3FB000
I/O address offset: 15nn
32-bit I/O space select (bit 29): + 20000000
32-bit physical register address: 20015nn

```plaintext
>>> E/W/P 20001508<Return>
P 20001508 0000
>>> E/W/P 2000150A<Return>
P 2000150A 0001
>>> E/W/P 2000150A<Return>
P 2000150A 8000
>>> E/W/P 2000150C<Return>
P 2000150C AE80
>>> E/W/P 2000150E<Return>
P 2000150E FFFF
```

Example 2-1 Module Register Check on MicroVAX

NOTE
For an explanation of the MicroVAX console commands, refer to the MicroVAX Technical Manual(s).

The user's I/O device cables can now be connected to the DRV11-WA (Figure 2-1).

2.7 DIAGNOSTIC PROGRAM - LSI-11
The check procedure performed in Section 2.6 does not completely verify the operation of the DRV11-WA. Complete module operation can be verified through the use of the diagnostic software program AC-T974C-MC. The program can be loaded into the LSI-11 system by means of any standard loadable device. A BC05L or BC06R maintenance cable (not longer than 25 ft) is required to loop the DBR output to the ORR input for checking the I/O data path. A complete description of the diagnostic software program and its implementation is provided in AC-T974C-MC.

When you execute the AC-T974C-MC diagnostic, you must select software Switch 12 (SW12) of the SWR to correspond with your selection of hardware Switch 10-E40. SW12 must be ON (ON=1) to enable 22-bit address testing, or OFF (OFF=0) to enable 18-bit address testing. The default setting is OFF.

<table>
<thead>
<tr>
<th>Switch 10-E40</th>
<th>SW12 of Diagnostic</th>
</tr>
</thead>
<tbody>
<tr>
<td>ON = 22-bit addressing</td>
<td>ON = Enable 22-bit address testing</td>
</tr>
<tr>
<td>OFF = 18-bit addressing</td>
<td>OFF = Disable 22-bit address testing</td>
</tr>
</tbody>
</table>

The diagnostic will continue to run until it is terminated with a control character.
2.8 DIAGNOSTIC PROGRAM - MicroVAX
The DRVII-WA MicroVAX diagnostic is called NADRAE and runs under MDM (MicroVAX Diagnostic Monitor). The diagnostic comprises the tests listed in Table 2-5.

Table 2-5 DRVII-WA Diagnostic Tests

<table>
<thead>
<tr>
<th>Test</th>
<th>Function/Component Tested</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>WCR (Word Count Register)</td>
</tr>
<tr>
<td>2</td>
<td>BAR (Bus Address Register)</td>
</tr>
<tr>
<td>3</td>
<td>BAE (Extended Bus Address Register)</td>
</tr>
<tr>
<td>4</td>
<td>CSR (Control and Status Register)</td>
</tr>
<tr>
<td>5</td>
<td>CSR Byte/Word addressing and interrupts</td>
</tr>
<tr>
<td>6</td>
<td>CSR GO, READY, FUNCTION 1:3, and STATUS A:C bits</td>
</tr>
<tr>
<td>7</td>
<td>Read/Write to the DBR (Data Buffer Registers)</td>
</tr>
<tr>
<td>8</td>
<td>READY controls BAR BIT 0</td>
</tr>
<tr>
<td>9</td>
<td>DBR is clocked by the cycle bit</td>
</tr>
<tr>
<td>10</td>
<td>Memory to device single-word transfers (DATI)</td>
</tr>
<tr>
<td>11</td>
<td>Device to memory single-word transfers (DATO)</td>
</tr>
<tr>
<td>12</td>
<td>Memory to device multiple-word transfers</td>
</tr>
<tr>
<td>13</td>
<td>Device to memory multiple-word transfers</td>
</tr>
<tr>
<td>14</td>
<td>Memory to device multiple-word burst mode transfers</td>
</tr>
<tr>
<td>15</td>
<td>Device to memory multiple-word burst mode transfers</td>
</tr>
<tr>
<td>16</td>
<td>Maintenance bit control of Cl and single cycle</td>
</tr>
<tr>
<td>17</td>
<td>NXM (Non-existent memory) bit functionality</td>
</tr>
<tr>
<td>18</td>
<td>NPR transfers in maintenance mode</td>
</tr>
</tbody>
</table>

The MDM VERIFY mode (see Example 2-2) runs tests 1 through 4, and requires no loopback. SERVICE mode runs all 15 tests, and requires the digital loopback to be installed. The loopback should be installed at the bulkhead panel, connecting output (J1) to input (J2).

2.8.1 Running MDM
The DRVII-WA MicroVAX diagnostic is supplied as one of the diagnostics on the MDM diskette or tape. Each media requires a different boot procedure, described in detail in Chapter 1 of the appropriate MicroVAX II Technical Manual(s) (Table H-3, page H-2). Briefly, the boot procedures are as follows.

2.8.1.1 MDM Diskette Boot —

1. Insert the MDM diskette in diskette drive 1.

2. Set the MicroVAX II power switch to 1 (turn power on), or press RESTART. The diagnostic will boot as follows:

   a. If Halts are disabled, the diagnostic will boot automatically.
b. If Halts are enabled, the MicroVAX II will enter console mode and display the console prompt. Manually boot the diagnostic from DUAL:

```b
>>> B DUAL
```

3. Several information screens will be displayed followed by prompts to enter date and time, to insert the remaining diskettes, and to continue. Respond to the prompts.

4. The MAIN MENU will then be displayed:

- Select item #4 to display the Service Menu.
- Select item #4 to enter system commands.

5. The MDM prompt will then be displayed:

```mdm
MDM>>
```

Examples 2-2 through 2-5 show the MDM commands and how they are used.

### 2.8.1.2 MDM Tape Boot --

1. Push the Fixed-disk 0 Ready pushbutton(s) to place the fixed-disk unit(s) off-line.

2. Set the MicroVAX II power switch to 1 (turn power on).

3. Insert the MDM tape cartridge into tape drive 1.

4. Push the Load/Unload pushbutton. The diagnostic will boot as follows:

   a. If Halts are disabled, the diagnostic will boot automatically.

   b. If Halts are enabled, the MicroVAX II will enter console mode and display the console prompt. Manually boot the diagnostic from DUA0:

```mdm
>>> B DUA0
```

5. Several information screens will be displayed followed by prompts to enter date and time, and to continue. Respond to the prompts.

6. The MAIN MENU will then be displayed:

- Select item #4 to display the Service Menu.
- Select item #4 to enter system commands.
7. The MDM prompt will then be displayed:

   MDM>>>

Examples 2-2 through 2-5 show the MDM commands and how they are used.

2.8.1.3 MDM Examples -- Example 2-2 shows how the HELP command is entered to display a list of current MDM commands.

MDM>> HELP<Return>

Current Commands are:

- CONFIGURE
- SELECT Diag_name
- DISABLE Diag_name
- ENABLE Diag_name
- SET DETAILED ON
- DETAILED OFF
- MODE VERIFY
- SERVICE
- PROGRESS OFF
- PROGRESS BRIEF
- PROGRESS FULL
- SECTION FUNCTIONAL
- SECTION UTILITY
- EXERCISER
- TEST ALL
- TEST xx
- START
- START ALL
- SHOW CONFIGURATION
- SHOW DEFAULT
- SHOW DEVICE UTILITIES
- SHOW ERRORS

Example 2-2 MDM HELP Command
Example 2-3 shows the defaults for the DRV11-WA diagnostic. Note that commands can be abbreviated by typing only enough of the command to uniquely identify it. For example, typing SH DEF is the same as typing SHOW DEFAULT.

```
MDM>> CONFIG<Return>
MDM>> SHOW CONFIG<Return>
MDM>> SEL DRV11WA<Return>
MDM>> SH DEF<Return>

Selected device:
  1  DRV11WA  Enabled
Mode is SERVICE
Selection is FUNCTIONAL
Number of passes is: 1
No time limit
Tests to be run: ALL
Continue on error
Detailed message is Off
Progress message is Off

Example 2-3  MDM SHOW DEFAULT Command
```

The SHOW DEFAULT command shows the current setting of default parameters. The "real" defaults (shown in Example 2-3) are listed only when the diagnostic is first booted and no parameters are changed with MDM commands. The parameter of a specific command can only be changed by entering the command with a new parameter. For example, the default test SECTION is FUNCTIONAL and can only be changed by typing either:

```
MDM>> SET SEC UT
```

or

```
MDM>> SET SEC EX
```
Example 2-4 shows the commands to run the full set of functional tests.

MDM>> CONFIG<Return>
MDM>> SEL DRV11WA<Return>
MDM>> SET PROG FULL<Return>
MDM>> SET DET ON <Return>
MDM>> SET MODE SERVICE<Return>
MDM>> SET SECT FUNCTIONAL<Return>
MDM>> ST<Return>

DRV11WA started.
Please follow instructions carefully!
All testing will be done from the bulkhead
Please attach loopback cable from output (J1)
to input (J2) CKDRV1-KA connector
Press RETURN when completed...

Thank you, you may continue your testing
DRV11WA pass 1 test number 1 started.
DRV11WA pass 1 test number 2 started.
DRV11WA pass 1 test number 3 started.
DRV11WA pass 1 test number 4 started.
DRV11WA pass 1 test number 5 started.
DRV11WA pass 1 test number 6 started.
DRV11WA pass 1 test number 7 started.
DRV11WA pass 1 test number 8 started.
DRV11WA pass 1 test number 9 started.
DRV11WA pass 1 test number 10 started.
Start of DATI section of test
Start of DATO section of test
DRV11WA pass 1 test number 11 started.
Start of DATI section of test
Start of DATO section of test
DRV11WA pass 1 test number 12 started.
Start of DATI section of test
Start of DATO section of test
DRV11WA pass 1 test number 13 started.
Start of DATI section of test
Start of DATO section of test
DRV11WA pass 1 test number 14 started.
Start of DATI section of test
Start of DATO section of test
DRV11WA pass 1 test number 15 started.
Start of DATI section of test
DRV11WA passed.

MDM>>
Example 2-5 shows how the UTILITY section is run.

MDM>> CONFIG<Return>
MDM>> SEL DRV11WA<Return>
MDM>> SET DET ON<Return>
MDM>> SET PROG BRIEF<Return>
MDM>> SET MODE SERVICE<Return>
MDM>> SET SECT UTILITY<Return>
MDM>> ST<Return>
DRV11WA started.
DRV11WA pass 1 - test number 1 started.
DRV11WA passed.

Example 2-5  MDM Commands to Run the UTILITY Section

NOTE
To run the UTILITY Section, SERVICE Mode must be set and the digital loopback must be installed.
3.1 GENERAL

This chapter contains a functional description of the DRV11-WA. The DRV11-WA registers are described as well as user device and bus operations necessary to perform DMA transfers. Figure 3-1 is a block diagram of the DRV11-WA. All descriptions are written to this diagram. The chapter ends with a brief description of the timing associated with DMA transfers.

3.2 FUNCTIONAL DESCRIPTION

3.2.1 DRV11-WA Registers

The DRV11-WA contains six registers:

- Word Count Register (WCR),
- Bus Address Register (BAR),
- Extended Bus Address Register (BAE),
- Control Status Register (CSR), and
- Input and Output Data Buffer Registers (DBRs).

3.2.1.1 Word Count Register (WCR) -- The WCR is a 16-bit read/write register that controls the number of transfers. This register is loaded (under program control) with the 2's complement (negative number) of the number of words to be transferred. At the end of each transfer, the word count register is incremented (if WC INC ENB is high). When the contents of the WCR is incremented to zero, transfers are terminated, READY is set, and if the interrupt enable bit is set, an interrupt is requested. The WCR is word-addressable only.

3.2.1.2 Bus Address Register (BAR) -- The BAR is a 15-bit read/write register. This register is loaded (under program control) with a bus address (not including address bit 0) that specifies the location to or from which data is to be transferred. The BAR is incremented after each transfer (if BA INC ENB is high), and can be incremented across 32K memory boundaries by means of the extended address feature of the DRV11-WA. Systems with only 16 address bits will "wrap-around" to location zero when the extended address bits are incremented. On systems with extended addressing, an overflow in the BAR will increment the XA16, XA17 bits in the CSR when in Q18 mode or the BAE register when in Q22 mode. The BAR is word-addressable only.

3.2.1.3 Extended Bus Address Register (BAE) -- The BAE is a 6-bit read/write register accessible when extended addressing mode (Q22) is selected. This register is loaded (under program control) with bits 16-21 of a bus address that specifies the location to or from which data is to be transferred. If the BAR overflows, it will increment the extended address bits in Q22 mode. The BAE is word-addressable only.
Figure 3-1 DRV11-WA Block Diagram
3.2.1.4 Control/Status Register (CSR) -- The CSR is a 16-bit register used to control the functions and monitor the status of the interface. Bit 00 is a write-only bit and always reads as a zero. Bits 01-06, 08, and 12 are read/write bits, while bits 07, 09-11, and 13-15 are read-only bits. Bit 14 can be written to a zero. Bits 04 and 05 are the extended addressing bits. If extended address mode (Q22) is selected, bits 04 and 05 are read-only bits. CSR functions are fully described in Chapter 4. The CSR is both byte- and word-addressable.

3.2.1.5 Input and Output Data Buffer Registers (DBRs) -- The two DBRs are 16-bit registers. The input DBR is a read-only register; the output DBR is a write-only register. Data is loaded into the input DBR by the user's device and subsequently transferred to memory under DMA control by the DRV11-WA, or under program control by the Q-bus processor. Conversely, data is written into the output DBR from memory under DMA control by the DRV11-WA, or under program control by the Q-bus processor, and read by the user's device. The input and output DBRs interface to the user's device by means of two separate 40-pin I/O connectors. These connectors may be cabled together (for maintenance purposes) to function as a read/write register. The input and output DBRs share the same bus address and are byte- and word-addressable.

3.2.2 User Interface Lines
There are 50 interface lines (25 per connector) between the DRV11-WA and the user's I/O device. Of these lines, 32 are I/O data lines, three are for status, and 15 are for control. A brief description of these interface lines follows.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00 OUT - 15 OUT</td>
<td>16 TTL data output lines from the DRV11-WA. One = high. Correspond to ODBR &lt;00:15&gt;.</td>
</tr>
<tr>
<td>00 IN - 15 IN</td>
<td>16 TTL data input lines from the user's device. One = high. Correspond to IDBR &lt;00:15&gt;.</td>
</tr>
<tr>
<td>STATUS A, B, C</td>
<td>Three TTL status input lines from the user's device. The function of these lines is defined by the user. Correspond to CSR &lt;09:11&gt; (Table 4-1).</td>
</tr>
<tr>
<td>FUNCT 1, 2, 3</td>
<td>Three TTL output lines to the user's device. The function of these lines is defined by the user. Correspond to CSR &lt;01:03&gt; (Table 4-1).</td>
</tr>
<tr>
<td>INIT</td>
<td>One TTL output line; used to initialize the user's device.</td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Description</td>
</tr>
<tr>
<td>--------------</td>
<td>--------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>INIT V2</td>
<td>One TTL output line; present when INIT is asserted or when FUNCT 2 is written to a one. Used for interprocessor buffer applications.</td>
</tr>
<tr>
<td>A00</td>
<td>One TTL input line from the user's device. This line is normally low for word transfers. During byte transfers this line controls address bit 00.</td>
</tr>
<tr>
<td>BUSY</td>
<td>One TTL output line to the user's device. BUSY is low when the DRV11-WA DMA control logic is requesting control of the Q-bus or when a DMA cycle is in progress. A low-to-high transition indicates end of cycle.</td>
</tr>
<tr>
<td>READY</td>
<td>One TTL output line to the user's device. When the READY line goes low, DMA transfers may be initiated by the user's device.</td>
</tr>
<tr>
<td>C0, C1</td>
<td>Two TTL input lines from the user's device. These lines control the Q-bus cycle for DMA transfers. C0 and C1 codes for the four possible bus cycles are listed as follows.</td>
</tr>
<tr>
<td></td>
<td><strong>C0 and C1 Codes</strong></td>
</tr>
<tr>
<td></td>
<td><strong>Bus Cycle</strong></td>
</tr>
<tr>
<td></td>
<td>DATI</td>
</tr>
<tr>
<td></td>
<td>DATI0</td>
</tr>
<tr>
<td></td>
<td>DATO</td>
</tr>
<tr>
<td></td>
<td>DATOB</td>
</tr>
<tr>
<td>SINGLE CYCLE</td>
<td>One TTL input line from the user's device. This line is internally pulled high for normal DMA transfers. For burst mode operation, SINGLE CYCLE is driven low by the user's device.</td>
</tr>
</tbody>
</table>

**CAUTION**

When SINGLE CYCLE is driven low, total system operation is affected because the Q-bus becomes dedicated to the DMA device; other devices, including the MOS memory refresh function, cannot use the bus.

| WC INC ENB   | One TTL input line from the user's device. This line is normally high to enable incrementing the DRV11-WA word counter. Low inhibits incrementing. |
### Mnemonic | Description
--- | ---
BA INC ENB | One TTL input line from the user's device. This line is normally high to enable incrementing the bus address counter. Low inhibits incrementing.
CYCLE REQUEST | One TTL input line from the user's device. A low-to-high transition of this line initiates a DMA request.
ATTN | One TTL input line from the user's device. This line is driven high to terminate DMA transfers, to set READY, and request an interrupt if the interrupt enable bit is set. This line must be low to execute DMA transfers. Corresponds to CSR <13> (Table 4-1).

#### 3.2.3 LSI-11 Bus Lines
There are 38 LSI-11 bus signal lines used by the DRVll-WA; 16 of these are multiplexed and bidirectional lines that carry data and address bits. Six lines are used for extended address bits, while 16 lines are used for control signals. A brief description of the 38 bus lines follows.

### Mnemonic | Description
--- | ---
BDAL 0 - BDAL 15 | 16 bus data/address lines. An address is first placed on these lines followed by the data. These lines are asserted when driven low.
BDAL 16, 17 | Two bus lines used to address beyond 32K of memory by the DRVll-WA. These lines are asserted when low.
BDAL 18-21 | Four bus lines used to address beyond 128K of memory. These lines are asserted when low.
BDOUT | One bus line; when asserted (low), indicates that data is available on the BDAL lines and an output transfer (with respect to the bus master) is taking place.
BRPLY | One bus line; asserted (low) in response to BDIN or BDOUT and in response to BIAK transactions. It is generated by the slave device for address recognition.
<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BDIN</td>
<td>One bus line; when asserted (low) during BSYNC time, indicates an input transfer (with respect to the bus master). Requires a BRPLY response. BDIN is asserted when the bus master is ready to accept data from the slave. When asserted without BSYNC, indicates that an interrupt operation is occurring.</td>
</tr>
<tr>
<td>BSYNC</td>
<td>One bus line; asserted (low) by the bus master to indicate that it has placed an address on the BDAL lines. The transfer is in progress until BSYNC is negated (high).</td>
</tr>
<tr>
<td>BWTBT</td>
<td>One bus line; asserted (low) during address time to indicate that an output sequence (DATO or DATOB) is to follow. BWTBT is also asserted during data time for byte addressing during a DATOB.</td>
</tr>
<tr>
<td>BIRQ</td>
<td>One bus line; device asserts (low) this line when its interrupt enable, interrupt request, and ready flip-flops are set. BIRQ informs the LSI-11 processor that service is requested.</td>
</tr>
<tr>
<td>BIAKI, BIAKO</td>
<td>Two bus lines; one is interrupt acknowledge in, the other is interrupt acknowledge out. BIAKI is generated by the LSI-11 processor in response to BIRQ. The processor asserts (low) BIAKO which is routed to the BIAKI pin of the first device on the bus. If the device is not requesting an interrupt, BIAKO is passed (as BIAKI) to the next device.</td>
</tr>
<tr>
<td>BBS7</td>
<td>One bus line; asserted (low) by the LSI-11 processor when addressing a device for program-controlled transfers. The DRV11-WA can assert BBS7 and address other devices on the LSI-11 bus without processor intervention.</td>
</tr>
<tr>
<td>BDMGI, BDMGO</td>
<td>Two bus lines; one is DMA grant in, the other is DMA grant out. The LSI-11 processor generates BDMGO which is routed to the BDMGI pin of the first bus device. If the device is requesting the bus, it will inhibit passing BDMGO to the next bus device. If the device is not requesting the bus, it will pass BDMGO as (BDMGI) to the next device.</td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Description</td>
</tr>
<tr>
<td>----------</td>
<td>-------------</td>
</tr>
<tr>
<td>BINIT</td>
<td>One bus line; asserted (low) by the LSI-11 processor to initialize or clear devices connected to the LSI-11 bus.</td>
</tr>
<tr>
<td>BSACK</td>
<td>One bus line; BSACK is asserted (low) by a DMA device in response to the LSI-11 processor's BDMGO signal, indicating that the DMA device is bus master.</td>
</tr>
<tr>
<td>BDMR</td>
<td>One bus line; a device asserts this signal for DMA requests and to become bus master.</td>
</tr>
</tbody>
</table>

3.2.4 User's I/O Device to Q-Bus Memory Transfer (DATO or DATOB)

Data transfers from the user's I/O device to the Q-bus memory are DMA transfers. Figure 3-2 illustrates the data flow for a DMA DATO or DATOB cycle. Referring to Figure 3-1, DMA transfers are initialized under program control by loading the DRV11-WA WCR (in 2's complement) with a count equal to the number of words to be transferred; loading the BAR (and BAP, if Q22 is selected) with the starting memory address for word storage; and setting the CSR for transfers.

The user's I/O device must set ATTN low (ZERO), then the GO bit of the CSR is written to a "one", READY goes low and the user's I/O device conditions the A00, BA INC ENB, WC INC ENB, SINGLE CYCLE (high for normal DMA transfers), and the C0, C1 lines (refer to Section 3.2.2), and then asserts CYCLE REQUEST. The INPUT DATA BITS and control bits (C0, C1 and SINGLE CYCLE, BA INC ENABLE, WC INC ENABLE) are latched into the respective DRV11-WA registers (at the high-to-low transition of BUSY). CYCLE REQUEST sets CYCLE and causes the DRV11-WA to assert BDMR, the processor asserts BDMGO which is received as BDMGI. The DRV11-WA becomes bus master and asserts BSACK and negates BDMR. The processor then terminates the bus grant sequence by negating BDMGO.

As bus master, the DRV11-WA performs a DATO or DATOB bus cycle by placing the memory address on BDAL lines, asserting BWTBT, and then asserting BSYNC. The LSI-11 memory decodes the address; then, the DRV11-WA removes the address from the BDAL lines, negates BWTBT (BWTBT will remain active for a DATOB) and then places the user's input data on the BDAL lines and asserts BDOUT. Memory receives the data and asserts BRPLY. In response to BRPLY, the DRV11-WA negate BDOUT and then removes the user's input data from the BDAL lines. Memory now negate BRPLY, the bus cycle is terminated, and the bus is released when the DRV11-WA negate BSACK and BSYNC.
At the end of the first transfer, the DRV11-WA WCR and BAR are incremented (for normal DMA transfers), BUSY goes high, while READY remains low. With BUSY high and READY low, the user's I/O device can initiate another DATO or DATOB cycle by again asserting CYCLE REQUEST. DMA transfers can continue until the WCR increments to zero and generates an interrupt request, if the interrupt enable bit is set.

3.2.4.1 Interrupts -- When the WCR increments to zero, READY goes high and the DRV11-WA generates an interrupt request (if the interrupt circuits are enabled). The Q-bus processor responds to the interrupt request (BIRQ) by asserting BDIN followed by BIAKI (interrupt acknowledge). BIAKI is received by the DRV11-WA and in response places a vector address on the BDAL lines, asserts BRPLY, and negates BIRQ. The Q-bus processor receives the vector address and negates BDIN and BIAKI. The DRV11-WA now negates BRPLY, while the processor exits from the main program and enters a service program for the DRV11-WA as indicated by the vector address.
Interrupt requests from the DRVII-WA occur for the following conditions:

1. When the WCR increments to zero. This is a normal interrupt at the end of a designated number of transfers.

2. When the user's I/O device asserts ATTN. This is a special condition interrupt which overrides the WCR or, if the independent interrupt jumper is installed, may independently cause interrupts.

3. When a non-existent memory location is addressed by the DRVII-WA. This condition interrupt is produced when no BRPLY is received from the Q-Bus memory.

Interrupts are explained in greater detail in Chapter 4 of this manual.

NOTE

As of module CS Revision C, the DRVII-WA module will no longer generate an interrupt if the IE bit of the CSR is written to a one without simultaneously setting the GO bit. In earlier module revisions, setting the IE bit without setting the GO bit simultaneously would generate a spurious interrupt. Software written to ignore this first interrupt should be modified to process the interrupt.

3.2.5 Q-Bus Memory to User's Device Transfers (DATIO or DATI)

DMA transfers from the Q-Bus memory to the user's I/O device occur in a manner similar to that described for user's I/O device to memory transfers. Figure 3-3 illustrates the data flow for a DMA DATIO or DATI cycle. Under program control, the DRVII-WA WCR (Figure 3-1) is loaded with a count equal to the number of transfers, while the BAR is loaded with the starting address from which the first word will come. The CSR is set for transfers.

The user's I/O device must set ATTN low (zero). Then, with the CSR set, READY goes low and the user's I/O device conditions the C0, Cl lines (refer to Section 3.2.2) for a DATI or a DATIO, and conditions the WC INC ENB, BA INC END, SINGLE CYCLE (high for normal DMA transfers), and asserts CYCLE REQUEST. BUSY from the DRVII-WA goes low and the user's control bits are latched into the DRVII-WA. The DRVII-WA then asserts BDMR, which makes a bus request. When the request is arbitrated as described in Section 3.2.4, the DRVII-WA becomes bus master.

When the DRVII-WA becomes bus master, a DATI or DATIO bus cycle is performed (the following describes a DATI). The DRVII-WA places the address of the memory location from which the first word is taken on the BDAL lines and asserts BSYNC. Memory decodes and
latches the address. The DRV11-WA then removes the address from the BDAL lines and asserts BDIN. Input data is now placed on the BDAL lines by the memory and the memory asserts BRPLY. The input data is accepted by the DRV11-WA and BDIN is negated. Memory negates BRPLY and the DRV11-WA negates BSACK and BSYNC to terminate the bus cycle and release the bus. The OUTPUT DATA BITS for the user's I/O device are stored in the DRV11-WA output data buffer register. These bits can be read by the user's device at the low-to-high transition of BUSY.

At the end of the first transfer, the DRV11-WA WCR and BAR (or BAE, if extended addressing is selected) are incremented, BUSY goes high, while READY remains low. The user's device can initiate another DATI or DATIO cycle by again setting CYCLE REQUEST. DMA transfers to the user's device can continue until the WCR increments to zero and causes an interrupt request to be generated (see Section 3.2.4.1).

Figure 3-3 DMA DATIO/DATI Data Flow Diagram
3.3 TIMING
Input and output timing for the DRV11-WA is shown in Figures 3-4 through 3-8. The timing diagrams show user signal timing for single cycle and burst mode operations which can be either program- or user-initiated.
Figure 3-4  DRV11-WA Single Cycle, User-Initiated, Timing Diagram
Figure 3-5  DRV11-WA Single Cycle, Program-Initiated, Timing Diagram
NOTE: If W2 jumper is installed, the DRV11-WA will relinquish bus mastership and re-request mastership after every four words transferred.

Figure 3-6  DRV11-WA Burst Mode, User-Initiated, Timing Diagram
LOAD WCR
LOAD BAR
ATTN
INT ENABLE
C0.C1
WC/BA
INC ENABLE
A00
SINGLE CYCLE
READY
CYCLE REQ
BUSY
DATA FROM USER
(IF DATQ(B))
DATA FROM DRV11-WA
(IF DATI OR DATIO)

* NOTE: IF W2 jumper is installed, the DRV11-WA will relinquish bus mastership and re-request
mastership after every four words transferred.

Figure 3-7 DRV11-WA Burst Mode, Program-Initiated, Timing Diagram
*1 : OUTPUT DATA (READ DATA FROM MEMORY) LATCH TIMING TO THE USER’S DEVICE (ODBR). DATA OUTPUT STARTS HERE.

*2 : READ DATA (WRITE TO MEMORY) INTERNAL LATCH TIMING (IDBR).

NOTE: *1 AND *2 CANNOT BE ACKNOWLEDGED FROM USER SIDE. TIMING FROM *1 TO *2 IS APPROXIMATELY 150 nS.

Figure 3-8 DRV11-WA DATIO Timing Diagram
4.1 GENERAL
This chapter presents basic programming information for the DRV11-WA. The types of programming instructions, the use of the registers, program interrupts, and special program considerations are presented.

4.2 PROGRAMMING INSTRUCTIONS
All programming instructions used for the Q-Bus processor may be used for programming the DRV11-WA.

4.3 DRV11-WA REGISTERS
Six registers are used by the DRV11-WA:

- Word Count (WCR),
- Bus Address (BAR),
- Extended Bus Address Register (BAE),
- Control/Status (CSR), and
- Input and Output Data Buffers (DBRs).

The input and output data buffer registers share the same bus address while WCR, BAR, and CSR have unique addresses. If extended addressing mode (Q22) is selected, the BAR and BAE share the same address. To access the BAE for reading/writing, you must first access the BAR. The BAR and BAE are read/written to alternately.

4.3.1 WCR
Load the 16-bit WCR with the 2's complement (negative number) of DMA data transfers. At the end of each DMA cycle, the WCR is incremented by one (if WC INC ENB is high). When the last transfer is made, the WCR is incremented to zero and an interrupt is requested. The WCR is not byte-addressable.

4.3.2 BAR
Load the 15-bit BAR with the address that specifies the memory location into which the first word is written, or from which the first word is read. Following the transfer of each word, the BAR is incremented by two, (if BA INC ENB is high) to point to the next higher sequential memory word location. In 18-bit mode, if the BAR overflows, it will increment the extended address bits in the CSR and "wrap-around" to location zero. In extended addressing (Q22) mode, if the BAR overflows, it will increment the BAE and "wrap-around" to location zero. Address bit A00 used for byte transfers, is driven by the user's device. The BAR is not byte-addressable.
4.3.3 BAE
If extended addressing mode (Q22) is selected, load the 6-bit BAE with the address that specifies the memory location into/from which the first word is written/read. If the BAR overflows, it will increment the BAE extended address bits and "wrap-around" to location zero. The BAE is not byte-addressable. As of module CS Revision C, BAE bit 15 will always read as a "one".

4.3.4 CSR
The 16-bit CSR is monitored for interface status and loaded with control bits. The CSR is byte-addressable. Figure 4-1 shows the CSR bit assignments. The function of each bit is described in Table 4-1.

4.3.5 DBRs
The DBRs hold the 16-bit data words for transfer to memory from the user's I/O device (input DBR), or from memory to the user's I/O drive (output DBR). Both DBRs share the same bus address and are word- and byte-addressable.

4.4 PROGRAM INTERRUPTS
DRV11-WA interrupts are enabled by setting bit 06 (IE) of the CSR (Figure 4-1 and Table 4-1). Interrupts can occur when the READY bit is set, or if independent interrupts are enabled when ATTN is set.

The READY bit is set when:

- Word count overflow (normal interrupt).
- CSR ERROR bit (bit 15) is set (special condition).

4.4.1 Word Count Overflow
An interrupt request is generated when the DRV11-WA WCR increments to zero and produces WC OFLO (word count overflow). WC OFLO sets READY in the CSR at the end of the DMA cycle.

4.4.2 CSR ERROR Bit (Bit 15)
The CSR ERROR bit can set for two possible reasons:

1. When bit 14 (NEX) of the CSR is set, or
2. When CSR bit 13 (ATTN) is set.

CSR bit 14 is set when a non-existent (NEX) memory location is addressed and a reply from the addressed location is not received within 20 s.

Bit 14 will set if a DATO bus cycle does not occur 20 μs after performing a DATIO bus cycle.

ATTN bit 13 sets the CSR ERROR bit when the user's I/O device drives ATTN high.
ATTN is a user-defined function that can be utilized to generate an independent interrupt request. When independent interrupts are enabled, an interrupt can be generated regardless of the state of READY.

4.5 FUNCTION AND STATUS BITS
There are three function bits (FNCT 1, 2, 3) and three status bits (STAT A, B, C), which the user can employ (at his option) to control and indicate the status of the DMA transfers and/or the user interface. The function bits (CSR bits 01, 02, and 03) can be used to transfer control data to the user's interface by means of the OUTPUT DATA BIT lines of the DRV11-WA. The status bits (CSR bits 09, 10, and 11) can be used to indicate the status information is on the DRV11-WA INPUT DATA BIT lines.

<table>
<thead>
<tr>
<th>Bit Function</th>
<th>Table 4-1 CSR Bit Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>GO: Write-only bit; always reads as a zero.</td>
</tr>
<tr>
<td>1. Causes READY to be sent to the user's device, indicating that a command has been issued.</td>
<td></td>
</tr>
<tr>
<td>2. Allows DMA operation.</td>
<td></td>
</tr>
<tr>
<td>01, 02, 03</td>
<td>FNCT 1, 2, 3: Read/write bits.</td>
</tr>
<tr>
<td>1. Three output bits available for user-defined functions.</td>
<td></td>
</tr>
<tr>
<td>2. Cleared by INIT.</td>
<td></td>
</tr>
</tbody>
</table>

Figure 4-1 CSR Format

CS-3969
## Table 4-1 CSR Bit Functions (Cont)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>04, 05</td>
<td>XAD16, 17: For standard Q-Buses (non-Q22). Read/write bits. Two bits used for extended addressing. Bits 04 and 05 increment with the address count when the BAR &quot;wraps-around&quot; to zero. For extended addressing Q-Buses, if extended addressing mode is selected, these bits are read-only.</td>
</tr>
<tr>
<td>06</td>
<td><strong>TE:</strong> Read/write bit.</td>
</tr>
<tr>
<td></td>
<td>1. Enables interrupts to occur when READY is set.</td>
</tr>
<tr>
<td></td>
<td>2. Enables interrupts to occur when ERROR is set.*</td>
</tr>
<tr>
<td></td>
<td>3. Cleared by INIT.</td>
</tr>
<tr>
<td>07</td>
<td><strong>READY:</strong> Read-only bit. Indicates that the DRVII-WA is able to accept a new command:</td>
</tr>
<tr>
<td></td>
<td>1. Set by INIT.</td>
</tr>
<tr>
<td></td>
<td>2. Set by WCOFLO.</td>
</tr>
<tr>
<td></td>
<td>3. Set by ERROR.</td>
</tr>
<tr>
<td></td>
<td>4. Cleared by GO (bit 00).</td>
</tr>
<tr>
<td>08</td>
<td><strong>CYCLE:</strong> Read/write bit. CYCLE is used to prime a DMA bus cycle:</td>
</tr>
<tr>
<td></td>
<td>1. Set by CYCLE REQUEST.</td>
</tr>
<tr>
<td></td>
<td>2. Cleared during DMA cycle by INIT.</td>
</tr>
<tr>
<td>09, 10, 11</td>
<td>STAT A, B, C: Read-only bits. Three device status input bits that indicate the state of the DSTAT A, B, and C user signals. These bits are set and cleared by the user.</td>
</tr>
<tr>
<td>12</td>
<td><strong>MAINT:</strong> Read/write bit. Maintenance bit for use with the MAINDEC diagnostic.</td>
</tr>
<tr>
<td>13</td>
<td><strong>ATTN:</strong> Read-only bit. Indicates the state of the ATTN user signal; sets READY, ERROR. *</td>
</tr>
</tbody>
</table>

* See Section 4.4.2.
Table 4-1 CSR Bit Functions (Cont)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>14</td>
<td>NEX: Read/write to zero bit.</td>
</tr>
<tr>
<td></td>
<td>1. Non-existent memory; indicates that as bus master, the DRV11-WA did not receive BRPLY or that a DATIO cycle was not completed.</td>
</tr>
<tr>
<td></td>
<td>2. Sets ERROR.</td>
</tr>
<tr>
<td></td>
<td>3. Cleared by INIT or by writing it to a zero.</td>
</tr>
<tr>
<td>15</td>
<td>ERROR: Read-only bit.</td>
</tr>
<tr>
<td></td>
<td>1. Indicates one of the following special conditions:</td>
</tr>
<tr>
<td></td>
<td>a. NEX (bit 14)</td>
</tr>
<tr>
<td></td>
<td>b. ATTN (bit 13)</td>
</tr>
<tr>
<td></td>
<td>2. Sets READY (bit 7) and causes an interrupt if IE (bit 6) is set. *</td>
</tr>
<tr>
<td></td>
<td>3. Cleared by removing the special condition as follows:</td>
</tr>
<tr>
<td></td>
<td>a. NEX is cleared by writing bit 14 to zero.</td>
</tr>
<tr>
<td></td>
<td>b. ATTN is cleared by the user device.</td>
</tr>
</tbody>
</table>

* See Section 4.4.2.

4.6 LSI-II PROGRAMMING EXAMPLE

The following programs are sample programs for the DRV11-WA.

;* SAMPLE PROGRAM FOR Q18 BIT MODE
;* DO A 200 NPR DATA TRANSFER

DRVWCR= 172410
DRVBAR= 172412
DRVCSR= 172414
DRVDDBR= 172416
PRO= 0

START: MOV #-200,0 DRVWCR ; WILL DO 200 XFER'S
       MOV #DBUF,0 DRVBAR ; SET UP BUFFER ADDRESS
       MTPS #PRO ; ENABLE INTR
       MOV #101,0 DRVCSR ; SET IE & GO
       BIS #400,0 DRVCSR ; SET CYCLE

WAIT:  BR WAIT ; WAIT HERE
/* SAMPLE PROGRAM FOR Q22 BIT MODE
* DO A 200 NPR DATA TRANSFER

DRVWCR= 172410
DRVBAR= 172412
DRVBAE= 172412
DRVCSR= 172414
DRVDBR= 172416
PRO= 0

START: MOV #-200.,@#DRVWCR ;WILL DO 200 XFER'S
TST @DRVWCR ;CLEAR BAE FLAG *
MOV #DBUF,@#DRVBAR ;SET UP BUFFER ADDRESS
MOV #DBUF1,@#DRVBAE ;SET UP EXTENDED BUFFER ADDRESS
MTPS #PRO ;ENABLE INTR
MOV #101,@#DRVCSR ;SET IE & GO
BIS #400,@#DRVCSR ;SET CYCLE
WAIT: BR WAIT ;WAIT HERE

* By accessing the BAR, a flag gets set to a one (1) (BAEFLAG=1). This flag automatically gets cleared by accessing the BAE register. To ensure that you will be accessing the BAR on your next attempt, it is advisable to clear the BAE flag in your program. This can be done by accessing any of the other registers (that is, TST @DRVWCR).
5.1 GENERAL
The DRV11-WA can be configured for operation as a DMA parallel-data transfer link between two computer systems (Figure 5-1) by installing jumper W4 and removing jumper W3. The link operates in a half-duplex communications mode; that is, it has the capability of transmitting data bidirectionally between the two computer systems, but in only one direction at a time.

5.2 OPERATING MODES
From a hardware standpoint, the link can operate in one of three modes: word mode, single cycle mode, and burst mode.

In word mode, information can be passed between two computers in a word-by-word sequence controlled by an interrupt-driven program. In the single cycle and burst modes (which to the software are essentially identical), the link transmits a contiguous block of memory data from one computer to the other. DMA transfer is used in both machines. The principal difference between the two modes of operation is that in the single cycle mode, the DRV11-WA must obtain and release the bus for each data transfer made. In the burst mode, the DRV11-WA holds onto the bus once the bus grant is received, until the requested 4-cycle or N-cycle transfer is completed.

Figure 5-1 Interprocessor Link Block Program
Each of the computers in the link configuration maintains independent control of its own interface. The programs for the two computers must be written so as to ensure compatibility in terms of information flow direction, setting bus address registers, and control of word count at the respective computer interfaces with the DRV11-WA.

In the environment provided by the VAX-system software (and recommended for the PDP-11 systems) the communication between the linked computers is established by means of CSR bits (03:01) and (11:09), respectively (see Chapter 4, Figure 4-1 and Table 4-1 for this register). When CSR bits (03:01) are loaded into the CSR of one DRV11-WA, the information appears in the other DRV11-WA of the link configuration. Table 5-1 shows the functional correlation of these bit relationships for the DRV11-WA interprocessor links.

<table>
<thead>
<tr>
<th>CSR Bits</th>
<th>Transfer-Initiating Computer</th>
<th>Transfer-Responding Computer</th>
<th>Meaning of CSR Bit Status at Transfer-Initiating Computer</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 3</td>
<td>Bit 11 (FNCT 3)</td>
<td>Single Cycle/Burst NPR Transfer</td>
<td>Set - Single cycle NPR transfer</td>
</tr>
<tr>
<td></td>
<td>(STAT A)</td>
<td></td>
<td>Clear - Burst NPR transfer</td>
</tr>
<tr>
<td>Bit 2</td>
<td>Bit 10 (FNCT 2)</td>
<td>INTR (Interrupt) Request</td>
<td>Set - Interrupt of responding computer</td>
</tr>
<tr>
<td></td>
<td>(STAT B)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bit 1</td>
<td>Bit 9 (FNCT 1)</td>
<td>DATI/DATO</td>
<td>Set - DATI</td>
</tr>
<tr>
<td></td>
<td>(STAT C)</td>
<td></td>
<td>Clear - DATI</td>
</tr>
</tbody>
</table>

5.2.1 Word Mode
Setting CSR bit 2 (FUNC 2) in the transmitting DRV11-WA sets both CSR bit 10 (STATUS B) and CSR bit 13 (ATTN) in the receiving DRV11-WA. ATTN generates ERROR, which in turn generates an interrupt if IE is set.

In all three transfer modes, when power failure occurs in one computer, an ACLO is transmitted to the other computer, where it sets ATTN and (as described above) causes an interrupt.

During word-mode transfers, the data must be maintained in the ODBR until read by the other computer. In general, this operation requires that the receiving computer send back a "handshaking" signal to indicate that it has read the data, and that the transmitting computer cannot modify the data in its ODBR.
The interrupt capability incorporated in the CSR can be used in conjunction with the ODBR to pass information between computers in a word-transfer interrupt sequence (Figure 5-2).

Figure 5-2  Interrupt Sequence for Word Mode Interprocessor Link
5.2.2 Single Cycle
NPR transfers by the link may be requested by either computer, and may flow in either direction. The NPR cycles always occur in pairs: the first cycle is a DATI (read from memory) by the transmitter; the second cycle is a DATO (write into memory) by the receiver. These alternating pairs of cycles repeat until the entire buffer has been transmitted.

The computer designated as a link transmitter sets GO and CYCLE to generate the first NPR cycle. Subsequent NPR cycles are generated by hardware handshaking between the DRV1-WAs.

The programming sequence used to initiate a block transfer is given in Figure 5-3.

When the transmitter has read the data word from its memory and loaded the word onto its ODBR, BUSY is deasserted. BUSY is connected to CYCLE RQ at the receiving DRV1-WA. The trailing edge of BUSY triggers an NPR cycle that writes the data word into the receiver's memory. Completion of the write cycle deasserts BUSY in the receiving DRV1-WA. BUSY returns to the transmitting DRV1-WA as CYCLE RQ A. This alternating sequence continues until the word count register overflows and halts the block transfer.
Figure 5-3  Single Cycle Transfer Sequence for Interprocessor Link

5.2.3 Burst Mode
The NPR burst mode requires that FNCT 3 be cleared on both DRV11-WAs. The programming procedure is similar to the single cycle.

Clearing FNCT 3 drives SINGLE CYCLE H low on the other DRV11-WA. During the first NPR cycle, the SINGLE CYCLE flip-flop clears and stays clear until the last NPR cycle, during which WCOF occurs. When the single cycle flop is cleared, it effectively holds the bus from releasing.

NOTE
N-cycle burst mode is not supported in a VAX/DRV11-WA link.

5-5
5.3 PROGRAMMING

The programming characteristics of the interprocessor link are basically the same as those of a single DRV11-WA configuration. However, when two DRV11-WAs are interconnected, the programming of the registers is slightly modified, as explained in the following sections.

5.3.1 Word Count Register (WCR)

The function of the WCR is the same as in the non-link mode. However, the WC INC ENB signal is asserted continually in link mode.

5.3.2 Bus Address Register (BAR)

The basic function of the BAR is unchanged when the DRV11-WA is operated in link mode. However, since the hardware configuration of the link permanently sets bit 00 to 0, interprocessor transfers are for full words only.

5.3.3 Output Data Buffer Register/Input Data Buffer Register (ODBR/IDBR)

The basic function of the ODBR/IDBR remains unchanged when the DRV11-WA is operated in link mode.

5.3.4 Control and Status Register (CSR)

In interprocessor link operation, the CSR bits are defined somewhat differently than in link operation. The differences are:

BIT 00 (GO)

When set by itself, GO conditions the DRV11-WA for either a transmit or a receive transfer.

BITS 1, 2, 3 (FNCT 1, 2, 3)

FNCT 1 Is 1 to a receiving DRV11-WA, and 0 to a transmitting DRV11-WA. If set in one DRV11-WA, it is cleared in the other DRV11-WA. It is initialized by the software.

FNCT 2 Sends an interrupt request to the companion computer; sets STATUS R, ATTN, and RFADY in the companion computer, thereby causing an interrupt request if the computer's IE bit is set, and ATTN interrupts are enabled.

FNCT 3 If FNCT 3 is a 0, the companion computer performs DMA transfers in the burst mode; if FNCT 3 is a 1, the companion computer performs DMA transfers in single-cycle mode.

BITS 4, 5 (XBA 16, 17)

The functions of these bits are the same in both link and non-link modes. Refer to Chapter 4, Table 4-1 for definitions.
BIT 6

The function of this bit is the same in both link and non-link modes. Refer to Table 4-1 for bit definition. When set, this bit permits the DRV11-WA to generate an interrupt request if STATUS B sets as a result of FNCT 2 being set in the companion computer.

BIT 7 (READY)

The function of this bit is the same in both link and non-link modes. Refer to Chapter 4, Table 4-1 for bit definition.

BIT 8 (CYCLE)

This bit is used to initiate single cycle and burst transfers when the associated DRV11-WA is the transmitter. When this bit is set in conjunction with bit 00 (GO), an immediate NPR cycle occurs.

BITS 9, 10, 11 (STATUS C, B A)

STATUS C This bit is read by the computer initiating the transfer. If Status C is set, the responding computer initiates a DATO; if the bit is cleared, the responding computer initiates a DATI.

STATUS B Reads FNCT 2 of the companion computer. When set, this bit indicates that an interprocessor interrupt has been requested by the companion computer. This bit also sets ATTN and READY, and causes an interrupt request if the IE bit is set.

STATUS A Bit 11 (STATUS A) at 0 indicates a burst mode NPR transfer; if bit 11 is a 1, a single cycle NPR transfer is indicated.

BIT 13 (ATTN)

The function of this bit is the same in the link and non-link modes. ATTN is also set by either FNCT 2 or ACLO of the companion computer. ATTN generates ERROR.

BIT 14

The function of this bit is the same in both link and non-link modes. Refer to Chapter 4, Table 4-1 for bit definition.

BIT 15 (ERROR)

The function of this bit is the same in both link and non-link modes. Refer to Chapter 4, Table 4-1 for bit definition.
Your comments and suggestions will help us in our continuous effort to improve the quality and usefulness of our publications.

What is your general reaction to this manual? In your judgement is it complete, accurate, well organized, well written, etc? Is it easy to use? ________________________________________________

What features are most useful? ________________________________________________

What faults or errors have you found in the manual? ________________________________________________

Does this manual satisfy the need you think it was intended to satisfy? ________________________________________________

Does it satisfy your needs? __________ Why? ________________________________________________

☐ Please send me the current copy of the Technical Documentation Catalog, which contains information on the remainder of DIGITAL's technical documentation.

Name __________________________________________ Street ____________________________
Title __________________________________________ City ________________________________
Company ________________________________ State/Country ____________________________
Department __________________________________ Zip ________________________________

Additional copies of this document are available from:

Digital Equipment Corporation
P.O. Box CS2008
Nashua, New Hampshire 03061

Attention: Peripherals & Supplies Group
Telephone: 1-800-258-1710
N.H. - 884-6843

Order No. EK-DRVWA-UG-002