TU81/TA81

Technical Manual
## CONTENTS

### SECTION 1  GENERAL DESCRIPTION

<table>
<thead>
<tr>
<th>Section</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1</td>
<td>General</td>
<td>1-1</td>
</tr>
<tr>
<td>1.2</td>
<td>Functional Description</td>
<td>1-8</td>
</tr>
<tr>
<td>1.2.1</td>
<td>Transport Control System</td>
<td>1-8</td>
</tr>
<tr>
<td>1.2.2</td>
<td>Interface System</td>
<td>1-8</td>
</tr>
<tr>
<td>1.2.2.1</td>
<td>TU01 Interface</td>
<td>1-8</td>
</tr>
<tr>
<td>1.2.2.2</td>
<td>TA81 Interface</td>
<td>1-9</td>
</tr>
<tr>
<td>1.2.3</td>
<td>Power Supply</td>
<td>1-10</td>
</tr>
<tr>
<td>1.2.4</td>
<td>874 Power Controller</td>
<td>1-10</td>
</tr>
<tr>
<td>1.3</td>
<td>Physical Description</td>
<td>1-10</td>
</tr>
<tr>
<td>1.3.1</td>
<td>Tape Deck - Top</td>
<td>1-10</td>
</tr>
<tr>
<td>1.3.1.1</td>
<td>Supply Reel</td>
<td>1-12</td>
</tr>
<tr>
<td>1.3.1.2</td>
<td>Take-Up Reel</td>
<td>1-12</td>
</tr>
<tr>
<td>1.3.1.3</td>
<td>Air Bearings</td>
<td>1-12</td>
</tr>
<tr>
<td>1.3.1.4</td>
<td>Magnetic Head Assembly</td>
<td>1-12</td>
</tr>
<tr>
<td>1.3.1.5</td>
<td>Tape Cleaner</td>
<td>1-12</td>
</tr>
<tr>
<td>1.3.1.6</td>
<td>BOT/EOT Assembly</td>
<td>1-12</td>
</tr>
<tr>
<td>1.3.1.7</td>
<td>File Protect</td>
<td>1-12</td>
</tr>
<tr>
<td>1.3.1.8</td>
<td>Power Supply Circuit Breaker</td>
<td>1-13</td>
</tr>
<tr>
<td>1.3.1.9</td>
<td>Top Cover Interlock</td>
<td>1-13</td>
</tr>
<tr>
<td>1.3.2</td>
<td>Tape Deck - Bottom</td>
<td>1-13</td>
</tr>
<tr>
<td>1.3.2.1</td>
<td>Tape Deck Latch</td>
<td>1-13</td>
</tr>
<tr>
<td>1.3.2.2</td>
<td>Power Supply</td>
<td>1-13</td>
</tr>
<tr>
<td>1.3.2.3</td>
<td>Pneumatic Pump and Filter/Regulator System</td>
<td>1-13</td>
</tr>
<tr>
<td>1.3.2.4</td>
<td>Power Amplifier Module</td>
<td>1-15</td>
</tr>
<tr>
<td>1.3.2.5</td>
<td>Cooling Fan Assembly</td>
<td>1-15</td>
</tr>
<tr>
<td>1.3.2.6</td>
<td>Logic Cages</td>
<td>1-15</td>
</tr>
<tr>
<td>1.3.2.7</td>
<td>Reel Motors</td>
<td>1-15</td>
</tr>
<tr>
<td>1.3.3</td>
<td>Control Panel (Front Door)</td>
<td>1-15</td>
</tr>
<tr>
<td>1.4</td>
<td>Equipment Configuration</td>
<td>1-16</td>
</tr>
<tr>
<td>1.4.1</td>
<td>Equipment ID Plate/Serial Tag</td>
<td>1-16</td>
</tr>
</tbody>
</table>

### SECTION 2  INSTALLATION AND CHECKOUT
SECTION 3  OPERATION

3.1 General ................................................. 3-1
3.2 Control Panel ........................................... 3-1
3.3 Operating Procedure ................................. 3-7
3.3.1 Inserting Write Enable Ring ...................... 3-7
3.3.2 Tape Threading and Loading .............. 3-8
3.3.3 Tape Unloading ..................................... 3-10
3.3.3.1 Manual Mode .................................... 3-10
3.3.3.2 On-line Mode .................................... 3-10
3.3.4 Pump Shutdown ....................................... 3-10
3.4 Operator Corrective Actions .................. 3-11

SECTION 4  THEORY

4.1 General Description ................................. 4-1
4.2 Physical Description ................................. 4-3
4.2.1 Power Supply ........................................ 4-3
4.2.2 Tension/Speed Control ........................ 4-3
4.2.3 Magnetic Head ....................................... 4-4
4.2.4 Electronic Modules ................................ 4-4
4.2.4.1 Formatter/Interface Logic Set .......... 4-4
4.2.4.2 Read/Write/Servo Logic Set .......... 4-5
4.3 Power Supply .......................................... 4-5
4.3.1 General Description .................................. 4-5
4.3.2 Physical Description ................................ 4-5
4.3.2.1 Voltage Select PC Board ........ 4-8
4.3.2.2 Power Supply Control PC Board .... 4-8
4.3.2.3 Power Supply Main PC Board ........ 4-8
4.3.3 Power Supply Functional Description .... 4-9
4.3.3.1 Input Power Selection ................ 4-9
4.3.3.2 Standby Voltage Generation .......... 4-10
4.3.3.3 Power-On Sequence .................. 4-12
4.3.3.4 Switching Converter .................. 4-14
4.3.3.5 DC Voltages .................................. 4-15
4.3.3.6 Low Voltage/Over-Voltage Detection .... 4-16
4.3.3.7 Power Supply Shut-Down ................ 4-16
4.4 Pneumatic System .................................... 4-17
4.4.1 Functional Description ............................ 4-17
4.4.2 Pneumatic System Operational Description .... 4-18
4.5 Servo/Control Module .............................. 4-20
4.5.1 Introduction ......................................... 4-20
4.5.1.1 Formatter Commands/Responses .......... 4-20
4.5.1.2 Transport Control/Monitoring .......... 4-20
4.5.1.3 Control Panel Command Execution ........ 4-20
4.5.1.4 Tape Motion/Servo Control .......... 4-20
4.5.2 Microprocessor ..................................... 4-21
4.5.3 Velocity Servo ...................................... 4-23
4.5.4 Tension Servo ...................................... 4-25
4.6 Power Amplifier Module ............................ 4-27
4.7 Write Driver Module ........................................ 4-31
4.7.1 Write Control ........................................... 4-31
4.7.2 Write Driver LSI ......................................... 4-33
4.7.3 Degauss .................................................. 4-34
4.8 Read Amplifier Module ...................................... 4-35
4.8.1 Read Recovery ............................................ 4-35
4.8.2 Automatic Gain Control (AGC) ............................ 4-37
4.8.3 Loop Data ................................................ 4-38
4.9 Formatter Modules ........................................... 4-38
4.9.1 I/O Command Translation ................................ 4-38
4.9.2 Data Conversion .......................................... 4-38
4.9.2.1 PE Data Conversion .................................. 4-40
4.9.2.2 GCR Data Conversion ................................ 4-40
4.9.3 Tape Control and Identifier Mark Generation 
and Deletion .................................................. 4-40
4.9.3.1 PE Data Block Format ................................ 4-40
4.9.3.2 GCR Data Block Format ............................... 4-44
4.9.4 Error Detection and Correction .......................... 4-50
4.9.4.1 PE Mode ............................................... 4-50
4.9.4.2 GCR Mode ............................................ 4-51
4.10 Interface Controller Modules ............................... 4-54
4.10.1 TMSCP Interface Controller Module ..................... 4-54
4.10.1.1 Commands ............................................ 4-57
4.10.1.2 Status Information .................................. 4-64
4.10.1.3 ASCII Port Printout of Sense Byte 
Information ............................................... 4-66
4.10.2 STI Interface Controller Module ......................... 4-85
4.11 Interface and Timing Considerations ...................... 4-86
4.11.1 Motion Characteristics .................................. 4-86
4.11.2 Start/Stop Mode ......................................... 4-86
4.11.2.1 Read Operations ..................................... 4-86
4.11.2.2 Write Operations .................................... 4-86
4.11.2.3 Other Start/Stop Motion Characteristics ............ 4-86
4.11.3 Streaming Modes (25 ips and 75 ips) .................... 4-87
4.11.3.1 Case 1 (Non-Stop) ................................... 4-89
4.11.3.2 Case 2 (Momentary Stop) ............................ 4-89
4.11.3.3 Case 3 (Wait For Command) ........................ 4-93
4.11.4 25 ips Mode Control .................................... 4-95

SECTION 5 MAINTENANCE

5.1 General ..................................................... 5-1
5.2 Access to Components ...................................... 5-1
5.2.1 Top Cover Interlock Switch Defeat .................... 5-3
5.3 Removal/Replacement Procedures ......................... 5-5
5.3.1 Drive Cover Assembly ................................... 5-6
5.3.2 Tape Cleaner Assembly ................................ 5-8
5.3.3 Top Cover Interlock Switch ............................ 5-10
5.3.4 File Protect Sensor ...................................... 5-12
5.3.5 EOT/BOT Sensor Assembly ............................... 5-14
5.3.6 Take-Up Reel Hub Assembly ............................. 5-16
<table>
<thead>
<tr>
<th>Chapter</th>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>5.10</td>
<td>5.10.1</td>
<td>ASCII Port Diagnostics</td>
<td>5-98</td>
</tr>
<tr>
<td></td>
<td>5.10.2</td>
<td>Port Access</td>
<td>5-100</td>
</tr>
<tr>
<td></td>
<td>5.10.3</td>
<td>Diagnostic Commands</td>
<td>5-102</td>
</tr>
<tr>
<td></td>
<td>5.10.4</td>
<td>Message Format</td>
<td>5-102</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Special Diagnostic Test 27</td>
<td>5-103</td>
</tr>
</tbody>
</table>

**APPENDIX A** TU81 SYSTEM INTERFACE

<table>
<thead>
<tr>
<th>Appendix</th>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>A.1</td>
<td></td>
<td>TMSCP Overview</td>
<td>A-1</td>
</tr>
<tr>
<td>A.2</td>
<td></td>
<td>Subsystem Overview</td>
<td>A-1</td>
</tr>
<tr>
<td>A.3</td>
<td></td>
<td>Software/Firmware Overview</td>
<td>A-3</td>
</tr>
<tr>
<td>A.3.1</td>
<td></td>
<td>Host Architecture</td>
<td>A-3</td>
</tr>
<tr>
<td>A.3.2</td>
<td></td>
<td>I/O Controller Architecture</td>
<td>A-4</td>
</tr>
<tr>
<td>A.4</td>
<td></td>
<td>Host-to-Controller Communications</td>
<td>A-7</td>
</tr>
<tr>
<td>A.4.1</td>
<td></td>
<td>Connection States</td>
<td>A-7</td>
</tr>
<tr>
<td>A.4.2</td>
<td></td>
<td>Flow Control</td>
<td>A-9</td>
</tr>
<tr>
<td>A.5</td>
<td></td>
<td>M8739 LESI Adapter</td>
<td>A-10</td>
</tr>
<tr>
<td>A.5.1</td>
<td></td>
<td>Data Transfers</td>
<td>A-10</td>
</tr>
<tr>
<td>A.5.2</td>
<td></td>
<td>Interrupts</td>
<td>A-12</td>
</tr>
<tr>
<td>A.5.3</td>
<td></td>
<td>UNIBUS Registers</td>
<td>A-12</td>
</tr>
<tr>
<td>A.6</td>
<td></td>
<td>TMSCP Controller Module</td>
<td>A-13</td>
</tr>
<tr>
<td>A.7</td>
<td></td>
<td>The Unit</td>
<td>A-13</td>
</tr>
</tbody>
</table>

**APPENDIX B**

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>B.1</td>
<td>Tape Transport Configuration Selection</td>
<td>B-1</td>
</tr>
</tbody>
</table>

**APPENDIX C**

**APPENDIX D** TA81 SYSTEM INTERFACE

<table>
<thead>
<tr>
<th>Appendix</th>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>D.1</td>
<td></td>
<td>STI Overview</td>
<td>D-1</td>
</tr>
<tr>
<td>D.2</td>
<td></td>
<td>Subsystem Overview</td>
<td>D-1</td>
</tr>
<tr>
<td>D.3</td>
<td></td>
<td>STI Bus Overview</td>
<td>D-2</td>
</tr>
<tr>
<td>D.4</td>
<td></td>
<td>STI Communications</td>
<td>D-2</td>
</tr>
<tr>
<td>D.4.1</td>
<td></td>
<td>State Frames</td>
<td>D-3</td>
</tr>
<tr>
<td>D.4.2</td>
<td></td>
<td>Message Frames</td>
<td>D-5</td>
</tr>
<tr>
<td>FIGURES</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>------------------</td>
<td>---------</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1-1A</td>
<td>TU81 Tape Subsystem</td>
<td>1-3</td>
<td></td>
</tr>
<tr>
<td>1-1B</td>
<td>TA81 Tape Subsystem</td>
<td>1-4</td>
<td></td>
</tr>
<tr>
<td>1-2A</td>
<td>TU81 Tape Subsystem Block Diagram</td>
<td>1-4A</td>
<td></td>
</tr>
<tr>
<td>1-2B</td>
<td>TA81 Tape Subsystem Block Diagram</td>
<td>1-4B</td>
<td></td>
</tr>
<tr>
<td>1-3</td>
<td>Component Location - Top View</td>
<td>1-11</td>
<td></td>
</tr>
<tr>
<td>1-4</td>
<td>Tape Deck Component Locations - Rear View</td>
<td>1-14</td>
<td></td>
</tr>
<tr>
<td>1-5</td>
<td>Equipment Identification Plate</td>
<td>1-16</td>
<td></td>
</tr>
<tr>
<td>3-1</td>
<td>TU81 Control Panel</td>
<td>3-1</td>
<td></td>
</tr>
<tr>
<td>3-2</td>
<td>TA81 Control Panel</td>
<td>3-2</td>
<td></td>
</tr>
<tr>
<td>3-3</td>
<td>Control Panel Functions</td>
<td>3-2</td>
<td></td>
</tr>
<tr>
<td>3-4</td>
<td>Write Enable Ring</td>
<td>3-7</td>
<td></td>
</tr>
<tr>
<td>3-5</td>
<td>Tape Path</td>
<td>3-9</td>
<td></td>
</tr>
<tr>
<td>4-1A</td>
<td>TU81 Functional Block Diagram</td>
<td>4-2A</td>
<td></td>
</tr>
<tr>
<td>4-1B</td>
<td>TA81 Functional Block Diagram</td>
<td>4-2B</td>
<td></td>
</tr>
<tr>
<td>4-2</td>
<td>Major Power Supply Components</td>
<td>4-6</td>
<td></td>
</tr>
<tr>
<td>4-3</td>
<td>Power Supply Block Diagram</td>
<td>4-7</td>
<td></td>
</tr>
<tr>
<td>4-4</td>
<td>Voltage Select PC Board</td>
<td>4-9</td>
<td></td>
</tr>
<tr>
<td>4-5</td>
<td>Cooling Fan Wiring</td>
<td>4-10</td>
<td></td>
</tr>
<tr>
<td>4-6</td>
<td>Standby Voltage Generation</td>
<td>4-11</td>
<td></td>
</tr>
<tr>
<td>4-7</td>
<td>Power-On Sequence Flowchart</td>
<td>4-13</td>
<td></td>
</tr>
<tr>
<td>4-8</td>
<td>High Voltage Generation</td>
<td>4-14</td>
<td></td>
</tr>
<tr>
<td>4-9</td>
<td>Switching Converter Circuit</td>
<td>4-15</td>
<td></td>
</tr>
<tr>
<td>4-10</td>
<td>Vacuum and Pressure Distribution</td>
<td>4-17</td>
<td></td>
</tr>
<tr>
<td>4-11A</td>
<td>Pneumatic Pump Wiring 120 Vac Configuration</td>
<td>4-19</td>
<td></td>
</tr>
<tr>
<td>4-11B</td>
<td>Pneumatic Pump Wiring 220 Vac Configuration</td>
<td>4-19</td>
<td></td>
</tr>
<tr>
<td>4-12</td>
<td>Servo/Control Block Diagram</td>
<td>4-22</td>
<td></td>
</tr>
<tr>
<td>4-13</td>
<td>Velocity Servo - Simplified</td>
<td>4-24</td>
<td></td>
</tr>
<tr>
<td>4-14</td>
<td>Tension Servo - Simplified</td>
<td>4-25</td>
<td></td>
</tr>
<tr>
<td>4-15</td>
<td>Power Amplifier Block Diagram</td>
<td>4-27</td>
<td></td>
</tr>
<tr>
<td>4-16</td>
<td>Power Amplifier Waveforms</td>
<td>4-28</td>
<td></td>
</tr>
<tr>
<td>4-17</td>
<td>H-Bridge Switching</td>
<td>4-29</td>
<td></td>
</tr>
<tr>
<td>4-18</td>
<td>Switched +5 Volts</td>
<td>4-30</td>
<td></td>
</tr>
<tr>
<td>4-19</td>
<td>Write Control Block Diagram</td>
<td>4-32</td>
<td></td>
</tr>
<tr>
<td>4-20</td>
<td>Write Driver Block Diagram</td>
<td>4-33</td>
<td></td>
</tr>
<tr>
<td>4-21</td>
<td>Degauss Waveform</td>
<td>4-34</td>
<td></td>
</tr>
<tr>
<td>4-22</td>
<td>Read Amplifier Block Diagram</td>
<td>4-36</td>
<td></td>
</tr>
<tr>
<td>4-23</td>
<td>I/O Command Translation</td>
<td>4-39</td>
<td></td>
</tr>
<tr>
<td>4-24</td>
<td>Phase Encoding</td>
<td>4-41</td>
<td></td>
</tr>
<tr>
<td>4-25</td>
<td>GCR Conversion</td>
<td>4-42</td>
<td></td>
</tr>
<tr>
<td>4-26</td>
<td>GCR Translation Values</td>
<td>4-42</td>
<td></td>
</tr>
<tr>
<td>4-27</td>
<td>NRZI Encoding</td>
<td>4-43</td>
<td></td>
</tr>
<tr>
<td>4-28</td>
<td>PE Tape Format</td>
<td>4-43</td>
<td></td>
</tr>
<tr>
<td>4-29</td>
<td>GCR Tape Format</td>
<td>4-45</td>
<td></td>
</tr>
<tr>
<td>4-30A</td>
<td>Detail of GCR Tape Format (PREAMBLE)</td>
<td>4-46</td>
<td></td>
</tr>
<tr>
<td>4-30B</td>
<td>Detail of GCR Tape Format (RESYNC)</td>
<td>4-47</td>
<td></td>
</tr>
<tr>
<td>4-30C</td>
<td>Detail of GCR Tape Format (END MARK)</td>
<td>4-49</td>
<td></td>
</tr>
<tr>
<td>4-30D</td>
<td>Detail of GCR Tape Format (POSTAMBLE)</td>
<td>4-49</td>
<td></td>
</tr>
<tr>
<td>4-31</td>
<td>Phase Error Window - PE Mode</td>
<td>4-52</td>
<td></td>
</tr>
<tr>
<td>4-32</td>
<td>Phase Error Window - GCR Mode</td>
<td>4-53</td>
<td></td>
</tr>
<tr>
<td>4-33</td>
<td>Block Diagram, Host/Transport Interface</td>
<td>4-55</td>
<td></td>
</tr>
<tr>
<td>4-34</td>
<td>TMSCP/Formatter Interface</td>
<td>4-56</td>
<td></td>
</tr>
<tr>
<td>4-35</td>
<td>Mode Change Command</td>
<td>4-63</td>
<td></td>
</tr>
<tr>
<td>Page</td>
<td>Description</td>
<td></td>
<td></td>
</tr>
<tr>
<td>------</td>
<td>-------------</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4-36</td>
<td>Read Data/Status Line Selection</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4-37A</td>
<td>ASCII Port Printout</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4-37B</td>
<td>ASCII Port Printout</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4-37C</td>
<td>ASCII Port Printout</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4-38</td>
<td>Streaming Mode Velocity Diagram</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4-39</td>
<td>Tape Motion Control - Case 1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4-40</td>
<td>Velocity Profile - Case 2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4-41</td>
<td>Tape Motion Control - Case 2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4-42</td>
<td>Velocity Profile - Case 3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4-43</td>
<td>Tape Motion Control - Case 3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-1</td>
<td>TU81/TA81 Maintenance Access</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-2</td>
<td>Cover Interlock Defeat Tool</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-2A</td>
<td>TU81 Cable Diagram</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-2B</td>
<td>TA81 Cable Diagram</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-3</td>
<td>Drive Cover</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-4</td>
<td>Tape Cleaner</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-5</td>
<td>Top Cover Interlock Switch (Maintenance View)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-6</td>
<td>File Protect Sensor Alignment</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-7</td>
<td>EOT/BOT Sensor</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-8</td>
<td>Take-Up Reel/Supply Reel Hub Assemblies</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-9</td>
<td>Take-Up Motor Assembly</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-10</td>
<td>Supply Motor Assembly</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-11</td>
<td>Tach Wheel/Sensor Alignment</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-12</td>
<td>Logic Cage</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-13</td>
<td>Air Bearing Sensors</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-14</td>
<td>Air Bearing Spring Guide</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-15</td>
<td>Pneumatic Pump Assembly</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-16</td>
<td>Filter Box Assembly</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-17</td>
<td>Magnetic Head Assembly</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-18</td>
<td>Magnetic Head Connectors</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-19</td>
<td>Control Panel Assembly</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-20</td>
<td>Cooling Fan Assembly</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-21</td>
<td>Power Supply Connectors</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-22</td>
<td>Power Supply (Rear Cabinet View)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-23</td>
<td>Voltage Select Card</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-24</td>
<td>Power Terminal Strip TB-1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-25</td>
<td>Write Driver/Read Amp/Servo Control Logic Cage</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-26</td>
<td>Removing Write Driver/Read Amp/Servo Control Modules</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-27</td>
<td>Write Driver Module Connectors</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-28</td>
<td>Read Amplifier Module Connectors</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-29</td>
<td>Servo/Control Module Connectors</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-30</td>
<td>Formatter Read/Formatter Write/Interface Controller Modules</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-31</td>
<td>Formatter Write Module</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-32A</td>
<td>TMSCP Interface Controller Module</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-32B</td>
<td>STI Interface Controller Module</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-33</td>
<td>Power Amplifier Module</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-34</td>
<td>Capacitor Assembly</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-35</td>
<td>Troubleshooting Chart</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-36</td>
<td>Power-On Health Check Flowchart</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-37</td>
<td>Error/Status Code Word Format</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-38</td>
<td>ASCII Port and EIA Cable</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
A-1 TU81 System Block Diagram ......................... A-2
A-2 Software/Firmware Block Diagram ................ A-5
A-3 Communications Mechanism ...................... A-8
A-4 M8739 LESI Adapter Block Diagram ............ A-11
A-5 TMSCP Interface Block Diagram ............... A-14
A-6 TMSCP Controller Block Diagram .............. A-15
B-1 Logic Module Locations with Tape Deck in
Service Position ..................................... B-3
B-2 Formatter Write Module - Jumper Locations ...... B-4
B-3 Servo/Control Module - Jumper Locations ...... B-5
B-4 TMSCP Interface Module - Jumper Locations ...... B-6
B-5 STI Interface Module - Jumper Locations ...... B-7
D-1 Subsystem Block Diagram ........................ D-2
D-2 STI Interface Module Block Diagram .......... D-3
D-3 STI Data Control Block Diagram .............. D-6

TABLES

1-1 Mechanical & Electrical Characteristics ....... 1-6
3-1 Control Panel Switches and Indicators .......... 3-3
3-2 Operator Corrective Actions .................... 3-11
4-1 Streaming Mode Motion Sequence Chart ....... 4-89
5-1 Removal/Replacement Index ..................... 5-5
5-2 Fault Code Matrix (Operator Test 01) ........... 5-74
5-3 TMSCP Fatal Error Codes Deposited Into
SA Register ............................................. 5-90
5-4 TMSCP Status and Event Codes ................... 5-91
5-5 Maximum Error Number .......................... 5-97
5-6 Control Commands ................................ 5-99
5-7 Operating Commands ............................. 5-101
B-1 TU81/TA81 Configuration ......................... B-1
C-1 Related Documents ................................ C-1

x
PREFACE

This manual contains information pertinent to the operation and maintenance of the TU81 and/or TA81 Tape Subsystem. The subsystem is defined as a tape transport, an I/O interface, and a data bus adapter module.

Related documents are listed in Appendix C of this manual.
Section 1 - GENERAL DESCRIPTION

1.1 GENERAL
The TU81/TA81 Streaming Tape Unit is a microprocessor-based, electronic and mechanical assembly containing all hardware and firmware necessary for the transfer of Phase Encoded (PE) or Group Coded Recording (GCR) data to and from half-inch wide magnetic tape.

The horizontally mounted transport is a fully integrated tape storage system packaged with its power controller in a standard H9643 cabinet.
Solid-state electronics replace many devices that were traditionally mechanical. Tape moves from reel to reel, maintaining its tension by means of an electronically controlled servo. This non-buffered approach allows performance equivalent to that of a conventional capstan-controlled drive in the start/stop operating mode. The transport contains no capstan motor drive, tension arms, vacuum columns, or associated components. Read/Write functions are accomplished in an ANSI-compatible format at 1600 bits per inch (BPI) Phase Encoding or 6250 BPI Group Coded Recording.

The TUB1 subsystem and TA81 subsystem are very similar in layout, operation, and functional capability. The principal difference between the two is in the input/output interface—that is, in the way the subsystem is physically connected to and communicates with its host computer. Both tape subsystems consist of the same stand-alone tape drive, but have a different I/O controller module. These tape subsystems are summarized as follows:

- The TUB1 subsystem consists of the tape drive and UNIBUS interface. The TUB1 connects directly to the host through the Low-End Storage Interconnect (LESI) bus and UNIBUS adapter, and uses Tape Mass Storage Control Protocol (TMSCP) to communicate with various DEC components (see Figures 1-1A and 1-2A).

- The TA81 subsystem consists of the tape drive and Standard Tape Interface (STI) interconnect bus. The TA81 is to be used with the HSCXX Mass Storage I/O Controller. The HSCXX enables multiple processors to access a common pool of disks and tapes. The TA81 has a dual communication port that enables the tape drive to be sequentially shared by at least two HSCXX controllers (see Figures 1-1B and 1-2B).

**NOTE**

The cabinet may hold an optional disk drive mounted under the tape transport at the bottom of the cabinet. Consult the User Guide of the appropriate disk drive for user information.
The TU81/TA81 subsystem itself includes a tape deck with a read/write head, reel hubs, servo motors, power supply and air bearings. Printed circuit modules contain the following electronic features: servo power amplifier, read/write, reel servo control, data encoding and decoding, and microprocessors with their support devices (for transport control in both the operational and diagnostic modes). The device features a quick-release reel latch which, like its simplified tape threading path, is designed for ease of operation.

Figure 1-1A. TU81 TAPE SUBSYSTEM
Figure 1-1B. TA81 TAPE SUBSYSTEM
Figure 1-2A. TU81 TAPE SUBSYSTEM BLOCK DIAGRAM
Figure 1-2B. TA81 TAPE SUBSYSTEM BLOCK DIAGRAM
Multiple data transfer rate capability is achieved by allowing selection of the 25 ips modes and 75 ips streaming mode and density selection through the adapter interface. The 25 ips modes operate at an instantaneous data rate of 40,000 bytes/second when in PE mode and 156,250 bytes/second when in GCR mode. The 75 ips streaming mode operates at 120,000 bytes/second when in PE mode and 468,750 bytes/second when in GCR mode.

Selection of either a normal Inter-Block Gap (IBG) length of 0.6 inch or a longer IBG length of 1.2 inches when in PE mode, and 0.3 inch or a longer IBG length of 0.6 inch when in GCR mode is also available through the adapter interface. Optionally, long and short gaps can be selected to be variable length.

All transport address and feature selections are required to be verified (and/or set) before TU81/TA81 initialization. These selections are performed through jumpers on the Formatter/Write and Interface Modules as shown in Appendix B of this manual.

Off-line diagnostic routines are designed into the transport and are capable of isolating faults throughout its electronics. These diagnostic routines which are initiated via the operator's control panel, and consist of operator and field service diagnostics, are explained in detail in the TU81/TA81 Subsystem Diagnostic Test Documentation/Pathfinder (EK-TUA81-SV-001).

The host I/O controller is capable of monitoring the transport status through the Status Transfer command. In addition to the off-line routines initiated by the control panel, Power-On Health Check is also an integral part of the transport. The transport automatically performs a "power-on health check" sequence of host routines to check AC/DC power lines and the control panel each time power is applied.

Table 1-1 provides a list of mechanical and electrical characteristics for the TU81/TA81 transports.

On-line diagnostics are performed under the host CPU control and are listed in the applicable system's diagnostic listings.

NOTE

Appendix C provides the listing of the TU81/TA81 documents available to user.
Table 1-1. MECHANICAL & ELECTRICAL CHARACTERISTICS

**FUNCTIONAL CHARACTERISTICS:**

<table>
<thead>
<tr>
<th>Tape Speed (Nominal)</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>a. Low Speed Start/Stop Mode</td>
<td>25 in/sec</td>
</tr>
<tr>
<td>b. Low Speed Streaming Mode</td>
<td>25 in/sec</td>
</tr>
<tr>
<td>c. High Speed Streaming Mode</td>
<td>75 in/sec</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Data Format/Recording</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>a. GCR</td>
<td>6250 BPI, 9-track</td>
</tr>
<tr>
<td>b. PE</td>
<td>1600 BPI, 9-track</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Data Transfer Rate</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>a. GCR</td>
<td></td>
</tr>
<tr>
<td>1. High Speed</td>
<td>469 Kbyte/sec</td>
</tr>
<tr>
<td>2. Low Speed</td>
<td>156 Kbyte/sec</td>
</tr>
<tr>
<td>b. PE</td>
<td></td>
</tr>
<tr>
<td>1. High Speed</td>
<td>120 Kbyte/sec</td>
</tr>
<tr>
<td>2. Low Speed</td>
<td>40 Kbyte/sec</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Rewind Time (Nominal)</th>
<th>2.5 minutes (2400 foot reel)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Load Time (Maximum)</td>
<td>15 seconds</td>
</tr>
</tbody>
</table>

**PHYSICAL CHARACTERISTICS:**

<table>
<thead>
<tr>
<th>Electronics</th>
<th>Solid-state</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tape Width</td>
<td>12.65 mm (0.5 in)</td>
</tr>
<tr>
<td>Tape Thickness</td>
<td>38.1 micron (1.5 mil)</td>
</tr>
<tr>
<td>Tape Tension</td>
<td>2.23 N (8.0 oz)</td>
</tr>
</tbody>
</table>

| Reel Diameter | 26.7 cm (10.5 in) * |
| Reel Capacity | 732 m (2400 ft) * |

<table>
<thead>
<tr>
<th>Transport Dimensions</th>
<th>105.7 cm (H) x 54.6 cm (W) x 76.2 cm (D)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>41.6 in (H) x 21.5 in (W) x 30.0 in (D)</td>
</tr>
</tbody>
</table>

| Transport Weight (In Cabinet) | 139 kg (295 lbs) |
| UNIBUS Adapter (TU81 Only) | Standard quad-size module +5V at 4A maximum |

* Smaller tape reels are also allowed.
Table 1-1. MECHANICAL & ELECTRICAL CHARACTERISTICS (Cont’d)

**OPERATIONAL CHARACTERISTICS:**

<table>
<thead>
<tr>
<th>Power Requirements</th>
<th>Average Input Current 3.2A rms at 75 ips streaming</th>
</tr>
</thead>
<tbody>
<tr>
<td>a. Current</td>
<td></td>
</tr>
<tr>
<td>b. Voltage</td>
<td>93 to 128 VAC, 120 VAC nominal, 60 Hz, single phase</td>
</tr>
<tr>
<td></td>
<td>187 to 256 VAC, 220 or 240 VAC nominal, 50 Hz, single phase</td>
</tr>
<tr>
<td>c. Power Consumption</td>
<td>300 VA - Standby and Loaded</td>
</tr>
<tr>
<td>d. Power Controller</td>
<td>Model 874B, 50 Hz, 240V, 12A</td>
</tr>
<tr>
<td></td>
<td>Model 874D, 60 Hz, 120V, 24A</td>
</tr>
<tr>
<td>e. Power Cord (For 120V, 60 Hz)</td>
<td>3-wire, #12 AWG, 14 feet long plug - NEMA L5-30P, Hubbel 2611</td>
</tr>
</tbody>
</table>

**Model Variations**

- Model TU81-CA, 120V, 60 Hz
- Model TU81-CB, 240V, 50 Hz
- Model TA81-CA, 120V, 60 Hz
- Model TA81-CB, 240V, 50 Hz

**Operating Temperature** **

- 15°C (60°F) to 33°C (90°F)

**Storage Temperature**

- -10°C (14°F) to 50°C (122°F)

**Relative Humidity**

- 20% to 80% (10% to 90% in storage)

**Altitude**

- Up to 3048 m (10,000 ft) or 688 millibars (9.98 psi)

**Heat Dissipation (Average)**

- 1100 BTU/hour

**Acoustical Noise**

- 6.8 bels (max.) in operating mode

**Data Reliability**

- a. Recoverable Write Error 1 in 10^8 bits
- b. Recoverable Read Forward Error 1 in 10^9 bits
- c. Recoverable Read Reverse Error 1 in 10^8 bits
- d. Unrecoverable Read Error 1 in 10^10 bits (PE), 1 in 10^11 bits (GCR)
- e. Unrecoverable Write Error Not Allowed

**Restricted by the operating temperature of the media.**

1-7
1.2 FUNCTIONAL DESCRIPTION

Functionally, the TU81/TAB1 comprise the transport control system, the power supply, and the tape drive unit which is similar for both TU81 and TA81, and one interface (which is unique in both subsystems).

1.2.1 Transport Control System

The transport control system consists of two logic/control subsystems and a power amplifier module. All logic modules are functionally partitioned and controlled by the on-board microprocessors.

The Formatter Read/Formatter Write subsystem comprising two logic modules is used to control the drive operation and to convert the received I/O commands into the motion and data transfer operations of the tape drive. Data received from the host via the interface controller module is converted by the formatter to GCR or PE format and is passed on to the read/write head to be recorded on tape. Data read from tape is "on-the-fly" error corrected, converted into data bits, and passed via the interface to the host. The formatter also stores and monitors the built-in diagnostic routines.

The Read Amplifier/Write Driver/Servo-Control subsystem consists of three logic modules whose function is to increase the level of read/write signals and to control electromechanical functions of the tape drive (reel motors, tension sensors, magnetic head, etc.)

The power amplifier module receives low voltage analog control signals from the Read Amplifier/Write Driver/Servo-Control subsystem and outputs higher voltages to the reel motors.

1.2.2 Interface System

The interface system consists of the resident (transport-mounted) interface controller module, interface bus, and a communication interface adapter module installed in an appropriate system control unit. The TU81 and TA81 employ different interfaces, as follows:

1.2.2.1 TU81 Interface - The TU81 tape transport is directly interfaced to the host Central Processing Unit (CPU) (See Figure 1-2A). The interface consists of a transport-mounted TMSCP interface controller module, LESI bus to the CPU, and a UNIBUS/LESI adapter module plugged into a Small Peripheral Controller (SPC) slot in the host I/O backplane.

NOTE

Paragraphs 4.9 and 4.10 and Appendix A give more detailed information on the TU81 Interface.
The UNIBUS/LESI adapter module (M8739) is the standard quad-size PC card that provides physical interface with the CPU's I/O. It supervises several I/O functions and works with the resident TMSCP I/O controller in command and data transfers. The Physical LESI interconnect between the CPU and TU81 comprise three 50-conductor cables. The external round-shielded cable is 20 feet long. The interconnect also includes internal ribbon cable in the CPU (from the M8739) and in the TU81 (from the TMSCP controller).

The TU81 uses the asynchronous TMSCP data communication protocol to transmit data. This enables the TU81 to communicate with various DIGITAL computer systems.

The TMSCP resident interface module is a complete on-board interface controller that establishes data interface between the LESI bus and PE/GCR formatter. This module is mounted in the same logic cage as the formatters. The microprocessor-based controller fetches and translates host-originated command messages into PE/GCR formatter commands. It monitors and encodes formatter and drive status data into the status messages and transmits them to the host. It also supervises bi-directional data transfer between the host CPU and TU81.

1.2.2.2 TA81 Interface - The TA81 can be connected to the host systems only through the HSCXX I/O controller. The TA81 communicates with the HSCXX by means of the STI interface which consists of the transport-mounted STI interface controller module with two I/O ports, one or two flat STI bus cables, and the HSCXX-mounted Tape Data Channel (TDC) module (L0108-YB). Data transfers on the STI bus are performed according to the STI protocol. Dual communication port enables sequential access from at least two host systems under control of the HSCXXs. Maximum availability is achieved by connecting one TA81 to two HSCXX controllers (see Figure 1-2B).

NOTE

The STI interface controller and TDC module functions are similar to that of the corresponding TU81 modules (see above) except for the different (STI vs TMSCP) communication bus and protocol. Appendix D gives more detailed information on the TA81 interface.

The transport logic and interface modules are compactly mounted in two metal cages under the tape deck.
1.2.3 Power Supply
The power supply is vertically mounted in the rear of the tape deck and provides all required ac/dc voltages. The switched 120 or 240 volts to the power supply come from the 874 power controller located at the bottom of the transport cabinet.

1.2.4 The 874 power controller is connected to the CPU or HSCXX by the power switching line which enables the CPU (or HSCXX) to remotely control ac power ON/OFF to the on-line tape transport.

NOTE
Refer to Appendix A for detailed information on the M8739 UNIBUS Adapter.

1.3 PHYSICAL DESCRIPTION
The TUB1/TA81 is a cabinet-enclosed, horizontally mounted unit designed to provide front access for both operator and maintenance functions. Operator access for tape mounting is via the hinged top cover. Maintenance access to the underside of the tape deck is achieved by opening the top cover and front door and releasing the deck latch located at the left underside of the tape deck. Releasing this latch allows the tape deck to pivot such that the underside of the deck is positioned to the front of the cabinet in a vertical position.

The input power cord and interface cables enter the cabinet at the rear bottom of the unit. Access to this area is via a hinged rear door.

1.3.1 Tape Deck - Top
Refer to Figure 1-3 for component locations. The following components are located on the front of the transport. A brief description of the components and their function is provided as follows.
Figure 1-3. COMPONENT LOCATION - TOP VIEW
1.3.1.1 Supply Reel - The supply (rear) reel is mounted on a manual mechanical-latching hub. The supply hub is latched by pressing the periphery of the hub face while the supply reel is positioned against the bottom flange of the hub. The reel is released by pressing the center button on the hub face.

1.3.1.2 Take-Up Reel - The take-up (front) reel is a permanently mounted reel secured to the take-up motor shaft.

1.3.1.3 Air Bearings - The air bearing/tension sensor assembly is used to sense and control air pressure across the air bearings, thus reducing tape friction and providing constant (8 ounce) tape tension by the corresponding action of the supply reel motor. The air bearings also guide tape across the magnetic heads.

1.3.1.4 Magnetic Head Assembly - The magnetic head is a dual-gap read/write unit designed to perform the read/write functions in a 9-track PE or GCR mode. The dual-gap head allows a write-to-tape operation, read-only operation, or read-after-write operation. A full-width erase head is also provided to erase the tape by DC saturation in the forward direction before passing over the write head.

1.3.1.5 Tape Cleaner - The tape cleaner assembly consists of two blades and a vacuum port to attract tape to the cleaner surfaces. The cleaners are designed so that one cleaner cleans tape in the forward direction and the second cleans tape in reverse direction. The vacuum system directs the stripped particles through a screen and into a filter.

1.3.1.6 BOT/EOT Assembly - Load Point/End of Tape is detected optically. Photo-transistors detect light reflected from BOT and EOT markers on tape. A no-tape-present condition is detected when both BOT and EOT photo-transistors detect a reflective marker normally blocked by the presence of tape.

1.3.1.7 File Protect - The file protect assembly consists of a 360° reflecting ring around the supply hub and a photo-transistor mounted adjacent to the reflecting ring. If a write enable ring is installed in the supply reel, the reflecting ring is in direct line with the photo-transistor. If a write enable ring is not present, then the reflecting ring is out of the path of the photo-transistor.
1.3.1.8 Power Supply Circuit Breaker - The power supply circuit breaker is located at the right rear corner of the tape deck. In the OFF position (0 side pressed), input AC voltage is removed from the power supply. The host controls the ON-OFF state of the input power to the transport by means of a power switching cable. Therefore, during normal use, the power supply circuit breaker should be in the ON position (1 side pressed).

1.3.1.9 Top Cover Interlock - The transport is equipped with an interlock switch/top cover latch located at the lower left corner of the tape deck. This interlock is basically a safety device to prevent reel motion, unless the front cover is closed and secured.

1.3.2 Tape Deck - Bottom
Refer to Figure 1-4 for component locations. The following components are located on the bottom of the tape deck. A brief description of the components and their function is provided as follows.

1.3.2.1 Tape Deck Latch - This latch enables the tape deck to be placed in the maintenance position for access to the bottom tape deck assemblies.

1.3.2.2 Power Supply - The power supply accepts the input AC voltage from the 874 Power Controller and converts it to six (+5, -6, +15, -15, +25, +38) DC output voltages. The supply contains a line filter, unit circuit protectors, on/off circuit breaker, logic master clear circuit, cooling blower control, pneumatic pump motor control, and voltage and current monitors.

1.3.2.3 Pneumatic Pump and Filter/Regulator System - The pneumatic pump is a 120V (60 HZ) or 220/240V (50 HZ) AC inductor motor with a 4-blade, carbon vane pump. The compressor output air is routed to a filter where any carbon particles are removed before distribution to tape deck components. Mounted directly onto the filter is a piston-type pressure regulator which maintains a constant 2.0 PSI output to the upper and lower air bearings. The vacuum portion of the pump draws air from the tape cleaner.

If the TU81/TA81 does not receive a new command from the host within one minute, transport automatically shuts down the pneumatic pump (compressor) and removes power from the reel motors. If the transport has entered the shut-down mode, execution of the first command received from the host is delayed by approximately one second.

1-13
Figure 1-4. TAPE DECK COMPONENT LOCATIONS - REAR VIEW (DRIVE COVER REMOVED)
1.3.2.4 Power Amplifier Module - The power amplifier module receives the low voltage analog signals from the control logic and outputs a higher voltage, high current to the reel motors. Outputs are dependent on the requirements of the velocity and tension servo systems.

1.3.2.5 Cooling Fan Assembly - The cooling fan is a squirrel-cage type assembly located at the rear of the power supply. Cooling air is drawn across the rear deck assemblies and through the power supply. The fan motor is compatible with either 120 or 240 volt operation.

1.3.2.6 Logic Cages - These two metal cages, mounted vertically under the tape deck, serve as the mounting and security enclosures for the six logic modules. One cage holds the Formatter Read module, the Formatter Write module, and the Interface Controller module. The external I/O cable(s) plug into connector(s) on the cage mounting plate. The other logic cage holds the Read Amplifier module, the Write Driver module, and the Servo-Control module. The modules are inserted into top and bottom hinges at the rear of the bracket assembly and are secured with thumb screws in the normally closed position. Releasing the thumb screws allows the hinged modules to be positioned for access to components.

1.3.2.7 Reel Motors - The reel motors are conventional, permanent-magnet DC motors. The supply reel motor works in conjunction with the upper and lower air bearings to control tape tension across the recording surface of the magnetic head. The air bearings sense the proximity of tape via air pressure and, in effect, activate the pressure sensors. The sensors cause the servo to maintain a constant tension by action of the supply reel motor. The take-up reel motor has a 1000-segment tachometer attached which provides velocity control.

1.3.3 Control Panel (Front Door)
The control panel includes a set of operational control switches, indicators, and a display located at the top right of the front door. These controls enable the operator to initiate and monitor on-line operations and the off-line diagnostic routines.
1.4    EQUIPMENT CONFIGURATION
The equipment configuration of the transport is determined by the equipment identification plate. A description of the ID plate is given in the following paragraphs.

1.4.1 Equipment ID Plate/Serial Tag
The ID plate/serial tag is located on the inside of the hinged front door. Refer to Figure 1-5 for the following items contained on the plate.

![Figure 1-5. EQUIPMENT IDENTIFICATION PLATE](image)

MODEL - Indicates the model designation and model variation for the unit.

SN - Indicates the serial number which is unique for each transport and is assigned sequentially by the manufacturer.

HZ - Indicates the frequency parameters (cycles per second) of the input voltage.

W - Indicates the total operating power consumption of the transport.

V - Indicates the input voltage requirement of the transport.

A/Ph - Indicates the maximum ampere requirement per phase.

Ph - Indicates the phase requirement of the transport.

W+N+G - Indicates the configuration of the input power line cord (active wire + neutral + ground).
Section 2 - INSTALLATION AND CHECKOUT

For installation and checkout procedures, refer to the following publications:

- TU81/TA81 Tape Subsystem User Guide EK-TUA81-UG
- TU81 Magnetic Tape Subsystem Pocket Service Guide EK-OTU81-PS
- TA81 Magnetic Tape Subsystem Maintenance Guide AA-2786A-TC
Section 3 - OPERATION

3.1 GENERAL
This section contains a description of the TU81/TA81 control panel and instructions on tape loading and unloading procedures. Also supplied in this section are operator corrective action procedures in response to fault codes displayed on the control panel.

3.2 CONTROL PANEL
As can be seen in Figures 3-1 and 3-2, the control panels of the TU81 and TA81 are almost identical, the difference being the addition of communication switches A and B on the TA81. All panel switches are of pushbutton type. Switch functions and the conditions required for enabling the functions are given in Table 3-1. Figure 3-3 shows the general view of the TU81/TA81 control panel.

The central part of the control panel (OPERATOR) contains operator-oriented switches and indicators (Figure 3-3). The 3-digit display shows the unit number during the normal operation. If an error occurs, either during on-line operation or off-line diagnostic routine, the display will indicate the 3-character error code (e.g., E31). While running the off-line resident diagnostic, the display shows the number of the test in progress.

The right part of the panel (MAINTENANCE) contains the switches and lights for running the resident diagnostic test routines.

The left part of the control panel (SPECIAL) provides special-purpose switches, connectors, and indicators. These are the FAULT/CONTROLLER switch/indicator, the Field Service-used ASCII Test Panel, and the communication channel selection switches Port A and Port B (TA81 only).

Figure 3-1. TU81 CONTROL PANEL
Figure 3-2. TA81 CONTROL PANEL

Figure 3-3. CONTROL PANEL FUNCTIONS
### Table 3-1. CONTROL PANEL SWITCHES AND INDICATORS

<table>
<thead>
<tr>
<th>SWITCH/INDICATOR</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Operator Controls</strong></td>
<td></td>
</tr>
<tr>
<td>LOGIC OFF</td>
<td>Indicator - When lit, LOGIC OFF indicates a Power Fault condition, meaning that there is a failure in the transport power supply operation.</td>
</tr>
</tbody>
</table>
| LOGIC ON | Indicator - When lit, LOGIC ON indicates a normal Power-On condition with all dc voltages applied to the transport's control system and circuits.  
**NOTE:** LOGIC OFF and LOGIC ON are indicators only, not operational switches. |
| BOT | Indicator - When lit, indicates tape is positioned at beginning-of-tape (BOT) marker. |
| LOAD/REWIND | Switch - If transport is powered on and tape is threaded, pressing this switch causes a load operation to be performed. If tape is loaded, pressing the switch causes a rewind operation to BOT. |
| UNLOAD | Switch - If tape is loaded at BOT, pressing this switch causes tape to unload from take-up reel and tape path onto supply reel. If the tape is loaded beyond BOT, it rewinds to BOT. If tape is threaded, but not loaded, pressing the switch causes the transport to slowly unload tape onto the supply reel. |
| ON-LINE | Switch - If tape is loaded, pressing this switch causes transport to go on-line and become accessible by the host system. Press RESET switch to take transport off-line.  
Indicator - When lit, indicates that TU81/TA81 is in on-line mode. All switches except RESET are inhibited. |
<p>| FILE PRO | Indicator - When lit, indicates absence of a write enable ring in supply reel and a write operation is inhibited. Otherwise, write operations are allowed. |</p>
<table>
<thead>
<tr>
<th>SWITCH/INDICATOR</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Operator Controls</strong></td>
<td></td>
</tr>
<tr>
<td><strong>HIGH DENSITY</strong></td>
<td>Indicator - When lit, indicates that the transport is selected by the host system for GCR operation.</td>
</tr>
<tr>
<td><strong>RESET</strong></td>
<td>Switch - When pressed, this switch places transport off-line, stops tape motion, and clears error status. The switch can stop a load or rewind operation. It also turns off RESET indicator and clears diagnostic test conditions.</td>
</tr>
<tr>
<td><strong>FAULT/RESET</strong></td>
<td>Indicator - When lit, indicates that transport is in a fault or diagnostic status. A 3-digit display may contain a fault or diagnostic code.</td>
</tr>
<tr>
<td><strong>Maintenance Controls</strong></td>
<td></td>
</tr>
<tr>
<td><strong>DIAGNOSTIC</strong></td>
<td>Indicator - When lit, indicates that transport is in diagnostic/test mode. The indicator remains on until RESET switch is pressed.</td>
</tr>
<tr>
<td><strong>TEST</strong></td>
<td>Switch - If tape is threaded, but not loaded, pressing this switch places unit in diagnostic/test mode.</td>
</tr>
<tr>
<td><strong>STEP</strong></td>
<td>Switch - In the diagnostic/test mode, pressing this switch causes diagnostic/test sequence numbers in 3-digit display to be incremented to digit required.</td>
</tr>
<tr>
<td><strong>EXECUTE</strong></td>
<td>Switch - If transport is in diagnostic/test mode (and test number is displayed), pressing this switch initiates internal diagnostic test shown on 3-digit display.</td>
</tr>
<tr>
<td><strong>CE</strong></td>
<td>Switch - If transport is in diagnostic/test mode, this switch helps to recall and run Field Service Diagnostics.</td>
</tr>
</tbody>
</table>
Table 3-1. CONTROL PANEL SWITCHES AND INDICATORS (Cont'd)

<table>
<thead>
<tr>
<th>SWITCH/INDICATOR</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Special Controls</strong></td>
<td></td>
</tr>
</tbody>
</table>

In the TU81 Subsystem:

**CONTR FAULT**

Indicator - When lit, indicates the TMSCP Interface Controller FAULT condition until it is cleared by the TU81 or host.

Switch - With CONTR FAULT on, pressing this switch causes TU81 transport to attempt to clear the fault condition. If fault is corrected (either through the transport or host), CONTR FAULT goes off and the TU81 is available to the host again.

In the TA81 Subsystem:

**CONTR FAULT**

Indicator - When lit, indicates the STI Interface Controller FAULT condition until it is cleared by the TA81 or HSCXX.

Switch - With CONTR FAULT lit, the STI Controller remains in the same connection state relative to HSCXX. When CONTR FAULT is pressed the first time, TA81 causes transmission to HSCXX. When CONTR FAULT is pressed a second time, the STI Controller attempts to clear the ERROR condition.

If this attempt is successful, CONTR FAULT goes off and the transport is available to the HSCXX again.

If the STI Controller is unable to clear the ERROR condition, CONTR FAULT remains lit and the transport becomes unavailable to HSCXX for system-generated diagnostics and failure correction.

**NOTE:** When the interface controller fails (CONTR FAULT is lit), there is no error code displayed in the 3-digit display. The display continues to show unit number.
Table 3-1. CONTROL PANEL SWITCHES AND INDICATORS (Cont'd)

<table>
<thead>
<tr>
<th>SWITCH/INDICATOR</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>Port A</td>
<td>TA8l Only - Pressing either of the switches causes selection of corresponding interface channel to I/O controller (and host). Indicator shows the active (selected) port.</td>
</tr>
<tr>
<td>Port B</td>
<td>CAUTION Complete dual-port functionality is not currently supported under VMS. If, however, both ports are cabled, only one port switch should be enabled at a time.</td>
</tr>
</tbody>
</table>

Port Switch Operation

Through two I/O ports, the TA8l connects to the HSCXX Controllers which are used to control mass storage subsystems of several computer systems. The I/O port becomes operational when the transport is on-line, and the I/O channel is selected through the corresponding port switch. If this switch is disabled with the transport on-line, the transport cannot be disconnected from the I/O port until ONLINE is also disabled.

ASCII Port Test Panel

This panel contains the connectors for an ASCII terminal that are used to run the wide spectrum of general and unique diagnostic tests.

Operator Hints

1. When LOGIC ON indicator is on, all control panel switches and indicators are functional except LOGIC OFF indicator.

2. The ON-LINE switch can be pressed while tape is loading. The TU8l/TA8l goes on-line immediately when loaded.

3. When FAULT indicator is on, the control panel is not operable except for RESET switch. To turn indicator off, press RESET switch.

4. Tape unloading is performed at low speed. If there is a lot of tape on take-up reel and you wish to do it more quickly, press LOAD/REWIND first and then UNLOAD.

5. HIGH DENSITY indicator lights when GCR information is being processed.
3.3 OPERATING PROCEDURE
The operating procedure includes preparing and loading the tape reel, powering on the transport, placing it on-line to the host computer, and checking its operational status. If a fault code appears on the 3-digit display during loading or routine operation, refer to Table 3-2, Operator Corrective Actions.

3.3.1 Inserting Write Enable Ring
Before mounting the reel of tape onto the supply hub, determine whether or not the tape is to be recorded (write operation performed). If write operations are to be performed, place a write enable ring into the bottom recessed part of the reel (Figure 3-4). When the reel is prepared, proceed with tape threading and loading.

Figure 3-4. WRITE ENABLE RING
3.3.2 Tape Threading and Loading

1. Pull the cover latch toward the front and lift the top access door. Check that the POWER switch is in the ON position (1 pressed).

NOTES

a. Keep the circuit breaker on 874 Power Controller is ON position all the time.

b. The Power switch can also be in ON position all the time to enable the TUB1/TAB1 transport to be remotely controlled by the CPU, provided the power controller is in REMOTE mode.

2. If necessary, set the Power switch to ON position. If all dc voltages are present, the LOGIC ON and FILE PROT indicators must be lit.

NOTE

If at power-up (or later) the power supply fails, the LOGIC OFF indicator lights and there may be a fault code on the display.

3. Press the inner button on the face of the supply reel hub.

4. Mount the supply reel onto the hub so that the reel is seated on the bottom flange. Secure the reel by pressing the periphery of the hub face to latch the reel.

5. Thread magnetic tape through the tape path as shown in Figure 3-5.

6. Wrap the tape leader (a length of tape before the BOT marker) onto the take-up reel for several turns.

CAUTION

Make sure that the tape is positioned correctly over all tape path components; otherwise, tape damage may occur.
7. Close and latch the top cover.

8. Press the LOAD/REWIND switch. In one second, air pressure builds at the air bearings and tape starts moving in the forward direction. This motion stops when the BOT marker on tape is detected. If the tape was over-threaded and the BOT marker was positioned after the sensor, forward tape motion continues for approximately 40 feet. Then the transport initiates reverse tape motion until the BOT marker is detected. At this moment, tape motion stops and the BOT indicator is lit.

NOTE

If LOAD fails and tape does not move to BOT, check for the BOT marker on tape. If there is no BOT marker, attach one.
9. Press the ONLINE switch to make until available to the host. The switch may be pressed while the load operation is in progress. On completion of the load operation, the transport indicates the ONLINE status by turning the ONLINE indicator on. (If the transport is ready for a write operation, the FILE PROT indicator goes off.) The transport is now ready for use.

10. TA81 Only - Press either or both of the interface channel selection buttons (PORT A or PORT B) to select appropriate host interface channels.

3.3.3 Tape Unloading
The following are procedures for unloading tape manually or in on-line mode.

3.3.3.1 Manual Mode - Perform this procedure to unload tape manually.

1. Press the FAULT/RESET switch to place the transport off-line.

2. Press the UNLOAD switch. Tape moves in reverse direction (rewinds), gently winding onto supply reel reel until it clears the take-up reel and the tape path.

   NOTE
   If loaded beyond the BOT marker, the tape rewinds to BOT.

3. Open the top cover and press the center button of the supply reel hub. The hub unlatches and the supply reel can be removed.

4. Close the top cover to prevent dust accumulation on the tape deck components.

3.3.3.2 On-line Mode - When on-line to the host CPU, the unload operation can be performed under CPU control.

3.3.4 Pump Shutdown
If the transport does not receive a new command from the CPU within one minute, the transport will automatically shut down its pressure pump (compressor) and remove power from the reel motors. Tape position will continue to be monitored by the transport microprocessor, and if motion of the take-up reel is detected, power will be reapplied to the take-up reel to re-null its position.

3-10
If a fault condition is indicated on the control panel (RESET indicator is on and a fault code is indicated on the digital display), refer to the Fault Recovery Table on the inside of the top cover (also Table 3-2 below) and to the Fault Code Matrix, Table 5-2, in section 5.4 of this manual.

Table 3-2. OPERATOR CORRECTIVE ACTIONS

<table>
<thead>
<tr>
<th>FAULT CODE</th>
<th>CORRECTIVE ACTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>E01 - E09</td>
<td>Clean magnetic head and tape path.</td>
</tr>
<tr>
<td>E10</td>
<td>Ensure cover door is securely closed.</td>
</tr>
<tr>
<td>E11</td>
<td>Thread tape.</td>
</tr>
<tr>
<td>E12</td>
<td>Latch supply reel hub.</td>
</tr>
<tr>
<td>E13</td>
<td>Thread tape correctly as shown on tape threading diagram.</td>
</tr>
<tr>
<td>E14</td>
<td>Check for BOT marker on tape. Attach BOT/EOT marker.</td>
</tr>
<tr>
<td>E15</td>
<td>Indicates RESET switch pressed inadvertently by operator. Reinitialize test.</td>
</tr>
<tr>
<td>E16</td>
<td>Check for presence of write enable ring in supply tape reel. Install the ring if not present.</td>
</tr>
<tr>
<td>E17</td>
<td>Check for presence of EOT marker. Attach EOT marker.</td>
</tr>
<tr>
<td>E18</td>
<td>Initiates that tape was loaded when test was initiated. Thread tape, but DO NOT press LOAD switch.</td>
</tr>
<tr>
<td>E20 - E29</td>
<td>Mount a tape of known good quality.</td>
</tr>
<tr>
<td>All Others</td>
<td>Attempt to run Diagnostic Test 01 (refer to section 5.4), and report the fault code to Field Service.</td>
</tr>
</tbody>
</table>
4.1 GENERAL DESCRIPTION
This section discusses the operating principles of the TU81/TA81 Tape Transport. Descriptions are provided for all functions of the transport on a major component basis. Major areas of discussion are as follows:

- Power Generation and Distribution
- Pneumatic System
- Servo/Control Module
- Power Amplifier Module
- Write Driver Module
- Read Amplifier Module
- Formatter Modules
- Interface Controller Modules
- Interface and Timing Considerations

Text is supported by diagrams, flowcharts, and timing charts. Diagrams are condensed and simplified, and in no way should be used for transport troubleshooting. Logic diagrams and schematics in the Field Service Print Set take precedence over any diagrams in the theory of operation. Refer to Figures 4-1A and 4-1B for a block diagram of the TU81/TA81.

A brief functional description of the major areas of the TU81/TA81 is given in the following paragraphs. A more detailed circuit description then follows with accompanying block diagrams and flowcharts.

NOTE
Appendix A of this manual contains a functional description of the TU81 Subsystem with emphasis on the TMSCP protocol. It also gives a short functional summary of the M8739 UNIBUS Adapter Module used on the TU81 subsystem. Appendix D provides a functional description of the TA81 Subsystem with emphasis on the STI protocol.
Figure 4-1A. TU81 FUNCTIONAL BLOCK DIAGRAM
Figure 4-1B. TA81 FUNCTIONAL BLOCK DIAGRAM
4.2 PHYSICAL DESCRIPTION
The TU81/TA81 is a manual thread, autoload, reel-to-reel tape drive unit requiring no capstan drive, tension arms or vacuum columns. Tape is transported directly under electronic control, with no tape buffers required. Tension is sensed electronically by tension sensors built directly into the tape path. The major equipment components or subsystems are Control, Formatter and Controller Modules, Read/Write Head Assembly and Circuits, Pneumatics/Cooling Systems, and the Power Supply and Distribution Circuitry. The following paragraphs give a brief description of the overall transport functions.

4.2.1 Power Supply
The power supply is activated when the ON/OFF power switch (main circuit breaker) is in the ON position. This allows the LOGIC ON indicator on the control panel to illuminate, and also supplies the AC power to operate the cooling fan motor.

Pressing the ON/OFF power switch generates all the necessary DC voltages used throughout the TU81/TA81 logic circuits, as well as initiating a MASTER CLEAR pulse. This pulse is used to steer the control logic functions to a starting or known state prior to starting a Load operation.

An auto load feature built into the power supply allows the host system to perform a power-on, automatic load operation. At the conclusion of the autoload sequence, an ON-LINE status is indicated.

4.2.2 Tension/Speed Control
The Load function is initiated by the LOAD switch on the control panel when off-line, or by the host via the 874 Power Controller. The pneumatic pump is activated at this time, causing air pressure to be gated to the air bearings. Air pressure gated through holes in the bearings senses the tension of the tape through sensors physically located on the air bearings. The sensor output signals are applied to a tension servo circuit, whereby, the supply (file) reel is directed to drive so that approximately 8 ounces of tension is maintained across the tape path at all times.

Tape speed is maintained through the use of a 1000 line tach and a one-line tach located on the rear of the reel motors. Tach information is applied to an electronically controlled servo, whereby, a calculation is made of the linear velocity (inches per second) and the radius of the take-up reel. The radius of tape on the reel is always a known factor, therefore, linear velocity can be compensated for without the use of a capstan drive circuit.
4.2.3 Magnetic Head
The magnetic head fulfills the objective of the TU81/TA81; i.e., read from or write to the magnetic tape. This assembly consists of a sectionalized read/write head and an erase head. Selection of the read or write modes of operation is made by the host through the control logic circuits. Data is transferred from or to the host via data lines that are gated to the individual read heads by the read/write circuits. Read recovery circuits convert the readback data to a digital format compatible with the control and formatter logic. Write driver circuits convert the logic-compatible write data to current levels required to drive the write head coils.

4.2.4 Electronic Modules
The electronic modules are divided physically into two sets; each set is housed in a separate cage. One cage contains the Formatter/Interface logic set consisting of the Formatter Write Module, Formatter Read Module, and Interface Controller Module. The other cage contains the Read/Write/Servo logic set consisting of the Read Amplifier Module, Write Driver Module, and Servo/Control Module.

4.2.4.1 Formatter/Interface Logic Set - The set comprises three modules.

In the TU81 subsystem transport, the Interface Controller Module uses the Tape Mass Storage Control Protocol (TMSCP). The TMSCP controller receives commands and data from the host, checks them for validity, and passes them onto the Formatter Modules. Also, the TMSCP Controller manages the flow of data and status codes from the transport to the host during read operations (see Appendix A).

STI Interface Module - The TA81 uses the Standard Tape Interface (STI) protocol. More information on this protocol will be published in the next revision of this manual.

The Formatter Write Module receives commands and data from the Interface Controller Module, translates the commands for the tape drive, and encodes the data into either PE or GCR format. The Formatter Write Module also generates tape control and identification signals, and error checking and correction codes.

The Formatter Read Module decodes the data from the PE or GCR format, and strips off the tape control and signal marks. The data is checked for errors and, if detected, the errors are corrected if possible, or the error condition is reported to the Interface Controller.
4.2.4.2 Read/Write/Servo Logic Set - The Read Amplifier Module amplifies the data signals detected by the magnetic head, and converts these analog signals to digital logic levels usable by the Formatter and Interface logic.

The Write Driver Module furnishes up to 140 ma of drive current to the write head with write compensation and ac bias up to 80 mA.

The Servo/Control Module receives, validates, and runs commands from the formatter. The Servo/Control Module also regulates the tape motion and responds to manually initiated commands from the control panel.

4.3 POWER SUPPLY

4.3.1 General Description
AC power from a single ac power outlet is supplied through a standard, 3-wire power cord (60 Hz only) to the 874 Power Controller at the bottom rear of the transport cabinet. The 874 Controller features a 12A (50 Hz) or 24A (60 Hz) circuit breaker, and provides regulated 120 Vac (60 Hz) or 240 Vac (50 Hz) to the power supply at the top rear of the cabinet. The 874 Power Controller is connected to the host CPU by a power switching cable. This gives the CPU control over the transport's power supply.

The power supply accepts regulated inputs of 120 Vac (60 Hz) or 220/240 Vac (50 Hz) power, with the only change in configuration being the positioning of the Voltage Select PC board. A functional description of this change is discussed in the following paragraphs. The major function of the power supply is to provide ac power to the cooling fan and pneumatic pump, generate dc voltages used throughout the transport, and provide shut-down capabilities in the event of abnormal voltage conditions.

4.3.2 Physical Description
Power supply components consist of the ac input receptacle, line filter, circuit breaker (mounted on the top rear of tape deck), Voltage Select PC board, main Power Supply PC board, and Power Supply Control PC board. A simplified block diagram of major power components is shown in Figures 4-2 and 4-3. A brief functional description of the three power supply PC boards follows.
Figure 4-2. MAJOR POWER SUPPLY COMPONENTS
Figure 4-3. POWER SUPPLY BLOCK DIAGRAM
4.3.2.1 Voltage Select PC Board - This board consists of connectors J1A and J1B and fuses. The fuses are used in the input AC lines to a standby voltage supply and for protection of components in the internal high voltage circuit. The layout of the board is such that the input lines from the line filter are matched to the input transformer in a configuration compatible with either 120 VAC (60 Hz) or 220/240 VAC (50 Hz). Connector J1A is inserted into the main PC board if 120 VAC is provided; connector J1B is used for the 220/240 VAC requirement. Connector keys are provided on the board edge connectors to eliminate the possibility of incorrect insertion. The Voltage Select PC board is mounted vertically into the power supply main PC board at connector J6.

4.3.2.2 Power Supply Control PC Board - The Control board consists of the low voltage and over-voltage detect circuits, Automatic Power-On circuits, LOGIC ON/OFF control panel indicator circuits, master clear circuit and power-on latching circuit. Like the Voltage Select PC board, the Control board is mounted vertically into the main PC board at connector J8.

4.3.2.3 Power Supply Main PC Board - The main PC board is responsible for the function of the power supply; i.e., generating DC voltages for all functions in the transport. A brief description of the circuits, comprising the main PC board, is as follows:

- Standby Voltage Circuit - Standby voltages of +20, +15 and +5 volts are developed to provide a separate supply voltage for all other control circuits associated with the power supply. The standby voltages are used only within the power supply.

- Pulse Width Modulator - This circuit monitors the +5 volt logic level and develops a pulse train to drive the half bridge switching converter. The pulse width modulator also provides the means by which abnormal conditions cause the shut-down of the output voltages.

- Half-Bridge Switching Converter - This circuit contains the pulse width modulator, totem-pole driver circuits, high voltage rectifier, and transformers coupling the converted energy to the regulated DC voltage output circuits.

- Regulated DC Voltages - The regulated DC voltages generated on the main PC board include +5V, -6V, +15V, +25V and +38V. The circuits consist of output transformers, full wave rectifiers, filtering networks and regulators.
4.3.3 Power Supply Functional Description

The following discussion of circuit operation is presented in the sequence in which the power supply is activated. Reference should be made to the accompanying block diagrams or to the Power Supply Schematics contained in the Field Service Print Package.

4.3.3.1 Input Power Selection - Input power (120V 60 Hz or 220/240V 50 Hz) is applied from the power line cord connected to the power supply receptacle and into a line filter for noise suppression. Power is then supplied to the transport power switch (circuit breaker) located on the tape deck. The switch portion of the circuit breaker is labeled 1 (ON) and 0 (OFF). With the circuit breaker placed in the 1 position, input power is routed through connectors and into the Voltage Select PC board. It is, at this point, that circuit selection is made for either 120 or 220/240 volts AC. Refer to Figure 4-4 for circuit differences.

If 120V 60 Hz input power is being applied, the Voltage Select PC board is positioned such that connector J1A is plugged into the main PC board. If an overload condition is present at transformer T1, the F3 and/or the F2, 1/8A fuses would blow. The fuses are situated so that any external taps of the primary (i.e., pneumatic pump operation) do not affect the fuses, which are used only for detection of an overload condition at transformer T1.

If 220/240V 50 Hz input power is being applied, then the Voltage Select PC board is positioned such that connector J1B is plugged into the main PC board. With this configuration, the two primaries of transformer T1 are wired in series, with only the F3 fuse applicable to the circuit.

![Diagram](image)

A. 120 VAC 60 Hz Power Input  B. 220/240 VAC 50 Hz Power Input

Figure 4-4. VOLTAGE SELECT PC BOARD
Also, note that at this point (power applied, circuit breaker ON),
the ac line is applied to the cooling fan motor. The cooling
blower has a three-line input and is configured as shown for
either 120 or 220/240 volt application. Wiring to the neutral line
is determined in the Voltage Select PC board (Figure 4-5).

A. 120 VAC 60 Hz Power Input

B. 220 VAC 50 Hz Power Input

Figure 4-5. COOLING FAN WIRING

4.3.3.2 Standby Voltage Generation - Standby voltages of +20, +15,
and +5 volts are developed to provide a separate supply voltage
for all control circuits associated with the power supply. These
voltages are present when input power is applied and the circuit
breaker is placed in the ON position. Development of the standby
voltage is as follows.

Input power is applied to the T1 standby transformer and converted
to a +20 standby voltage through a full-wave rectifier and filter
network. The +20 VSB is used as a control voltage for the
half-bridge switching converter and is used to develop the +15
standby voltage.
The +15 standby voltage is developed by a LM317 voltage regulator. The resistor divider network R3/R4 determines the required output of this regulator. Plus 15 volts is used as a supply voltage for the K-1 pump enable relay, K-2 current-on relay, pulse width modulator, over and under voltage detect circuits and master clear circuits, and is used as the source voltage to develop +5 standby voltage.

The +5 standby voltage is developed by a LM317 voltage regulator circuit similar to that used on the +15 VSB line. Plus 5 VSB is used as the supply voltage to operate all TTL chips used throughout the power supply. The Q3 transistor between the +5 and +15 volt circuits is used in the event of the +15 V supply being shorted to the +5 volt supply. If the +5 V supply increases above 6.2 volts, diode CR36 forward biases transistor Q3, causing a +5 V potential at the resistor divider network of the +15 VSB voltage regulator. The +15 VSB regulator then regulates to about 6.2 volts, eliminating any damage that would otherwise occur to the TTL circuits fed by the +5 V supply (Figure 4-6).

Figure 4-6. STAND-BY VOLTAGE GENERATION

The only effect of the standby voltage outside the power supply is the OFF indicator on the control panel. The Power-On flip-flop (reset at this time) turns on the OFF LED transistor and supplies current limits (20 mA) +20 VSB to the OFF indicator.

While in the standby mode, the ION signal is a logic 1 (High), keeping the pulse width modulator in a shut-down condition.
4.3.3.3 Power-On Sequence (Refer to Figure 4-7, Power-On Flowchart) - The purpose of the power-on function is to provide the required regulated DC voltages to the transport's control, formatter and servo circuits. The power-on sequence also enables the abnormal (low/over) voltage detect circuits within the power supply.

Power-On is initiated by pressing the main circuit breaker switch. This action causes a momentary turn on of the power-on transistor which triggers the POWER-ON flip-flop to the set state. The set output of the flip-flop removes the ION (low) signal from the pulse width modulator, enabling a 25 KHz pulse train output (DRIVE A/DRIVE B). These outputs are the control signals to develop the +5, -6, +15, +25 and +38 volt logic levels used throughout the transport. An explanation of the pulse width modulator and DC circuits are discussed in succeeding paragraphs.

Concurrent with the development of the DC voltages, the POWER-ON flip-flop also initiates a power-on delay, which is used to inhibit detection of low voltage until the DC voltages are expected to attain their nominal voltage level. The reset output of the POWER-ON flip-flop initiates a RC time delay of approximately 300 ms. This delay prevents the ON DLY flip-flop from setting which, in turn, forces the LVCHECK flip-flop to remain reset. At the conclusion of the 300 ms delay, a comparator triggers the ON DLY flip-flop. The LVCHECK flip-flop is now primed to receive a Low Voltage signal, if that condition is detected. Low voltage detection is discussed in succeeding paragraphs.

The ON DLY flip-flop also removes one of three inhibits from the Master Clear circuit.

The Master Clear (MCLR) circuit is provided to the transport logic to "steer" the control functions to a starting or known state during ON/OFF and other detected abnormal conditions. The MCLR circuit contains a time delay circuit of approximately 150 ms, which is used to assure output voltage stability prior to inactivating Master Clear. Three inputs are used to control MCLR: PON (Power On flip-flop), LOWV (Low Voltage), and ONDLY (On Delay flip-flop). The output of the MCLR is held low active during transitional periods, and is allowed to de-activate to a high level after all three controlling inputs are logic high.

At the conclusion of Master Clear, the ON LED transistor is turned on which applies +5V to the LOGIC ON indicator on the control panel.
Figure 4-7. POWER-ON SEQUENCE FLOWCHART
4.3.3.4 Switching Converter (Refer to Figures 4-8 and 4-9) - The high voltage supply for the switching converter consists of two electrolytic capacitors charged through a diode bridge network. The output capacitors are configured such that during 120V operation, the circuit functions as a voltage doubler, with the output capacitors connected in series. During 220V operation, the output capacitors are connected in series, and the input line is full-wave rectified. The resulting effect is that an output voltage of approximately 300V is supplied to the switching converter, regardless of whether 120V or 220 VAC is supplied. A simplified diagram of output capacitors and bridge configuration is shown in the figures below.

![Diagram of output capacitors and bridge configuration](image)

A. 120 VAC Input  
B. 220/240 VAC Input

Figure 4-8. HIGH VOLTAGE GENERATION

**DRIVE A** and **DRIVE B** (from the pulse width modulator) appear at the input of two peripheral drivers. These drivers, in the on state, positive input, provide a ground output. In the off state, the output is an open collector circuit. An example of circuit operation is as follows: As the signal level of **DRIVE B** goes negative, driver output becomes an open collector. This provides a circuit from R12, +20 VSB, through the primary of transformer T2, to ground of the output of the opposite peripheral driver. With terminal 2 of T2 at a positive potential, an induced positive voltage is also present at terminal 10 of the secondary of T2, causing transistor Q1 to turn on. With Q1 turned on, a current path is now provided via Q1, T2 windings 5 and 6, and through the primaries of transformers T4 and T5. The induced voltage in the secondary of T4 and T5 is rectified, as described in the DC Voltage paragraph. During conduction of Q1, the current flow through T2 terminals 5 and 6 applies a "load proportional" drive current to base of Q1.

**DRIVE B** peripheral driver is turned on (ground output) when the **DRIVE B** signal returns to the high level. With both **DRIVE A** and **DRIVE B** in the on state, the primary of T2 is essentially shorted, causing Q1 to turn off. The charge stored in capacitor C10, during conduction of Q1, is applied as a back bias to Q1 when T2 is shorted. This ensures an immediate turn off of Q1 to produce the resultant waveform shown in Figure 4-9.
When DRIVE A signal goes negative, the peripheral driver pin 3 outputs an open collector, and a current path is provided in the opposite direction through transformer T2 primary winding. Terminal 7 of T2 secondary now has a positive reference and Q2 is turned on. Current flow through T4 and T5 is now in the opposite direction via Q2 and T2 windings 5 and 6.

![Diagram of Switching Converter Circuit](image)

**Figure 4-9. SWITCHING CONVERTER CIRCUIT**

**4.3.3.5 DC Voltages** - The DC voltages generated by the power supply, for use throughout the transport, are as follows:

<table>
<thead>
<tr>
<th>VOLTAGE</th>
<th>USED ON</th>
</tr>
</thead>
<tbody>
<tr>
<td>+5V</td>
<td>All modules as a supply voltage for TTL circuits</td>
</tr>
<tr>
<td>-6V</td>
<td>Read Amplifier Circuits</td>
</tr>
<tr>
<td>+15V</td>
<td>Servos, Power Amplifier and Read Recovery VFO</td>
</tr>
<tr>
<td>-15V</td>
<td>Servos and Power Amplifier</td>
</tr>
<tr>
<td>+24V</td>
<td>Write Driver Circuits</td>
</tr>
<tr>
<td>+38V</td>
<td>Power Amplifier</td>
</tr>
</tbody>
</table>

All DC voltages are generated and regulated in a similar manner. The output of the secondary windings of the Switching Converter transformers T4 and T5 are inputted to a full wave rectifier and filtered by a choke/capacitor filter network. Negative 6 volts and ± 15 volts are regulated by LM317 and LM337 voltage regulators, with resistor divider networks providing the required regulator programming. Plus 5 volts circuit does not require a voltage regulator due to the compensation circuit supplied by the pulse width generator discussed previously.
4.3.3.6 Low Voltage/Over-Voltage Detection - The detector circuits are comprised of the various DC input voltages, voltage divider resistor networks, +2.5 reference voltage and LM339 voltage comparators. If any of the input DC voltages exceed the circuit threshold set up by the resistor networks and reference voltage, the comparator outputs a ground potential. This output then initiates a shut-down of the transport power supply. If the voltages are within the parameters listed below, the comparators will have open outputs.

<table>
<thead>
<tr>
<th>NOMINAL VOLTAGE</th>
<th>LOW VOLTAGE THRESHOLD</th>
<th>OVER-VOLTAGE DETECTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>+5V</td>
<td>+4.53</td>
<td>+6.0</td>
</tr>
<tr>
<td>-6V</td>
<td>-5.0</td>
<td>-6.96</td>
</tr>
<tr>
<td>+15V</td>
<td>+12.58</td>
<td>+17.25</td>
</tr>
<tr>
<td>-15V</td>
<td>-12.58</td>
<td>-17.25</td>
</tr>
<tr>
<td>+38V</td>
<td>+25.25</td>
<td>+50.3</td>
</tr>
</tbody>
</table>

4.3.3.7 Power Supply Shut-Down - There are two circumstances which cause the transport to power-down. They are an over-voltage condition and a low voltage condition.

- Over-Voltage - When an over-voltage condition occurs, the voltage comparators of the detection circuit output a ground potential. This ground signal (labeled OFF) resets the POWER-ON flip-flop. Signal ION becomes a logic 1 (high), causing the pulse width modulator to shut down. With no output from the modulator, all DC voltages to the transport are dropped. Concurrent with the shut-down of the pulse width modulator, the Master Clear signal goes to a logic 0 (low), thereby resetting affected circuits in the transport logic. The LOGIC OFF indicator on the control panel is illuminated by the shut-down condition.

- Low Voltage - When a low voltage condition occurs, the voltage comparators of the detection circuit output a ground potential. This ground signal (labeled LOWV) sets the Low Voltage Check flip-flop, if the ON DLY FF is set, causing LV FAULT FF to set which results in the POWER-ON flip-flop going reset. With POWER-ON flip-flop in the reset state, the power supply is shut down in the same manner as described in the Over-Voltage discussion above.
4.4 PNEUMATIC SYSTEM

4.4.1 Functional Description
The pneumatic system generates and distributes the air pressure and vacuum requirements of the transport. The pneumatic system consists of a carbon-vane centrifugal pump, tape cleaner intake port, filter/regulator assembly, and pressure ports of the air bearings.

The pneumatic pump is enabled by the microprocessor during the load sequence. A PUMPEN signal from the logic energizes K-l relay located in the power supply. The contacts of K-l relay triggers a triac which gates the single phase input power to the pump motor. Motor wiring is configured for 120 or 220/240 volt input via the Voltage Select PC board in the power supply.

With the pump motor operating, the air intake (vacuum) side of the pump is from the tape cleaner assembly. Refer to Figure 4-10 for a block diagram of vacuum and pressure distribution. In addition to the tape cleaner intake, a small bleeder hole exists on the elbow fitting between the pump and plastic hose from the tape cleaner. The vacuum effect at the tape cleaner is approximately 8.0 inches H\textsubscript{2}O.

Figure 4-10. VACUUM AND PRESSURE DISTRIBUTION
The regulator part of this assembly is a spring-controlled valve that causes any pressure above 2.0 PSI to be bled out of the system. The air pressure is filtered by a hepa filter, acting as a high efficiency particle accumulator to clean the air before application to the air bearings. Air is forced through the filter and a hollow shaft. One end of the shaft is open and contacts the bleeder valve so that pressure in excess of 2.0 PSI is removed. The inside area of the filter (now regulated to 2.0 PSI) is applied to the deck plenum which directs the air pressure to the air bearings.

4.4.2 Pneumatic System Operational Description

Operation of the pneumatic system is obtained through the power supply by the presence of 15 VSB and low active -PUMP signals. Together, these signals energize K-1 relay and trigger triac CR8. The output of triac CR8 provides the pump with the single phase operating voltage.

Figures 4-11A and B show motor wiring configurations for 120 or 220/240 volt inputs via the Voltage Select PC board in the power supply.

In the 120 V mode of operation, single-phase input power is applied to the motor through pins 2 and 6 of connector P2. During initial motor start-up, an external 5 uF capacitor is used to create a phase difference. In this configuration, the capacitor is connected in series with the start motor winding.
In the 220/240V mode of operation, single phase input power is applied to the motor via pins 5 and 6 of connector P2. During initial motor start-up, an external 5 uF capacitor is utilized to create a phase difference. In this configuration, the capacitor is connected in parallel with the start motor winding. For both configurations, the pump motor contains a self-recovering thermal sensor.

Figure 4-11A. PNEUMATIC PUMP WIRING 120 VAC CONFIGURATION

Figure 4-11B. PNEUMATIC PUMP WIRING 220 VAC CONFIGURATION
4.5 SERVO/CONTROL MODULE

4.5.1 Introduction

The Servo/Control module has four main functional areas of responsibility in the overall operation of the transport. They are as follows:

- Formatter Commands/Responses
- Transport Control/Monitoring
- Control Panel Command Execution
- Tape Motion/Servo Control

4.5.1.1 Formatter Commands/Responses - The transport must accept, validate, and dispatch for execution commands transmitted by the formatter. For commands such as Write and Read Reverse, the module must determine, sequence and monitor the necessary tape motion to complete these commands. Communication between the formatter and transport is controlled by the respective Servo/Control and Formatter Write module microprocessors.

4.5.1.2 Transport Control/Monitoring - The Servo/Control module must respond to each of the outputs generated by the various sensors located throughout the drive. Some of the responses include BOT/EOT, File Protect, updating of the take-up reel radius dependent parameters, and the initiating of a verification sequence for a potential fault condition.

4.5.1.3 Control Panel Command Execution - The Servo/Control module communicates with the operator or customer engineer through the control panel to allow execution of manually initiated commands. These commands include the loading and unloading of tape or the executing of various diagnostic tests.

4.5.1.4 Tape Motion/Servo Control - In addition to the global activity of overseeing tape activity, the servo control logic becomes embedded in the take-up reel motor servo during stoplock and tape acceleration/deceleration. The Servo/Control module monitors tape speed and provides compensation for underspeed/overspeed conditions to ensure constant speed during all tape motion operations.

4-20
4.5.2 Microprocessor (Figure 4-12)
The 6802 microprocessor (uP) is the controlling entity on the servo/control module. The microprocessor features include two 8-bit accumulators to form a 16-bit accumulator, two 16-bit index registers, a user stack pointer, a hardware stack pointer, and an 8-bit direct page register. The microprocessor has no internal RAM, is operated off a 4 MHz crystal, and has 3-level priority interrupt inputs. All inputs and outputs of the 6802 and all other devices on the uP bus are TTL compatible. Output or bi-directional devices connected to the uP bus have tri-state drivers which only get enabled as a function of the uP, E, and Q clock outputs.

The input, output, and control lines extend out to the various peripheral and memory devices. Device selection is obtained by decoding a part of the uP address bus and gating it with the E and Q clocks.

A 6821 Peripheral Interface Adapter is used for communication between the Servo/Control uP and Formatter Write uP. The PIA's 16 bi-directional, peripheral data lines (ports A and B), interrupt line (CA1), and peripheral control (CB1 and CB2) are used to establish a handshake communication between the two boards. The drive uP gains the attention of the formatter by use of the INTR line which causes the formatter to interrogate the drive status/sense to determine cause for the interrupt.

For the processor to count servo tachs (forward and reverse) for tape acceleration, to maintain positional information during repositions, and to provide a real-time clock for the processor, two 6840 Programmable Timer Modules are attached to the uP bus and control lines. The PTM contains three 16-bit counters which provide various modes of operation including squarewave generation, gated delaying of signals, digital single-shot pulse generation, and pulse width modulation. The counters decrement on each clock period.

The functional and diagnostic programs for the processor reside in two Read-Only-Memory (ROM) chips. When the ROM is enabled by the processor (through the address decoder), the data relative to the current processor address is conveyed to the data bus by the ROM within one uP cycle time.

Various Medium Scale Integration (MSI) devices are attached to the processor data and address bus to allow the uP to interface to the servo, read, and write hardware. The MSI devices consist of bit input multiplexers, bit output latches, byte output latches, and related address decoding devices.

4-21
Figure 4-12. SERVO/CONTROL BLOCK DIAGRAM
Single input data bits are passed through the bit input multiplexers to the uP data bus bit 7 (the most significant bit), upon selection of an input multiplexer. The selection of a given data bit and multiplexer is dependent on the address conveyed by the uP to the multiplexer and address decoding devices.

Bit output latches are used to convey bytes of data from the uP to the hardware. No connection to the uP data bus is made. The selection of a given bit output latch is dependent on the address conveyed by the processor to the latch and address decoding devices. All latches are reset by the master reset line.

Byte output latches are used to pass bytes of data from the processor to the hardware. Output data is derived from the uP data bus upon a write operation to the byte output latch address. The selection of a given byte output latch is dependent on the address conveyed by the uP to the address decoding devices.

A nonvolatile 1K X 1 bit static RAM (E2 PROM 2201A) is attached to the processor to provide both a means of storing the read amplifier gain values, velocity servo gain adjust multiplexer and write driver current levels, and a means of storage of flag bits used by the uP to retain transport status. A 2-position jumper is provided to prevent unintentional changes to the data contained in the E2 PROM. Data can only be transferred to the E2 PROM with the jumper in the "STORE" position.

4.5.3 Velocity Servo (Figure 4-13)
The velocity servo consists of a digital-to-analog converter (DAC), decode flip-flops connected to a digital tachometer, operational amplifiers, and three presettable counters. The DAC converts eight bits of information labeled "Demand Velocity" (DMDVEL) into a signal proportional to the desired velocity. The demand velocity can vary from 0 to 255 with complete control at any speed. The DAC output at 25 ips is 1/2 volt per radian per second. A radian per second is derived from the linear tape velocity (ips) divided by the radius of the take-up reel.

At the beginning of tape (BOT), the radius is 2.56 inches. At the end of tape (EOT), the radius is about 4.9 inches when using a 2400 foot reel of tape. The voltage at the output of the DAC is about 4.88 volts at 25 ips (speed divided by 2.56 inches) at BOT and 2.5 volts at EOT. The voltage at the DAC output does not change when 75 ips is selected; however, the rotational speed changes accordingly. The signal REV determines the polarity of the analog demand velocity signal for rotation of the take-up motor in each direction.
Rotational velocity is generated and referred to as "analog tachometer" (ANALOG TACH). The ANALOG TACH signal (TP9) is also proportional to 1/2 volt in the 25 ips mode. In the 75 ips or rewind mode, the analog tach is less than the rotational speed. The analog tach is derived from the 2-phase, 1000-line tachometer physically mounted on the rear of the velocity motor. The output signals, phase A and phase B, are decoded into direction and divided down (depending on the speed selected). The divided tach triggers a 128 microsecond one-shot. The decoded direction is logically ANDed with the 128 microsecond one-shot and then filtered to become the analog tach.

The analog tach is subtracted from the demand velocity and compensated with a lag-lead filter. This signal is then multiplied by 2 or 6, depending on the speed and becomes the take-up error (TUER). The take-up error is proportional to the desired current in the velocity motor and is equivalent to 1.0 volt per amp.

Figure 4-13. VELOCITY SERVO - SIMPLIFIED
4.5.4 Tension Servo (Figure 4-14)
The tension servo system is comprised of two tension servo transducers, input operational amplifiers, reference voltage inputs, take-up motor error input, summing circuit, analog switch circuit for mode selection, and above/below tension level comparators for servo shutdown in the event of component failure.

The two tension sensors are on either side of the magnetic head. One sensor is between the velocity servo motor (take-up reel) and the magnetic head, and the second is between the tension servo motor (supply reel) and the magnetic head.

During a load sequence, before starting the pump motor, the microprocessor sweeps TTNENOFF and FTENOFF levels from their maximum voltage to the minimum voltage. At the point at which the TTNENOFF and FTENOFF zero their respective operational amps, the TTNENZERO and FTNENZERO signals toggle causing the microprocessor to stop the changing sweep levels. The effect of this action is to determine the point at which both tension transducers have a zero offset. The microprocessor maintains the TTNENOFF and FTENOFF levels at the determined offset until the next load sequence.

Figure 4-14. TENSION SERVO - SIMPLIFIED
The inputs to the tension servo circuit are TTENTRANS, FTENTRANS, + REF and TUER. The TTENTRANS and FTENTRANS signals come directly from the tension sensors with a signal input proportional to the variance of tension felt by the sensor. The tension reference is derived from a 6.9 volt supply and a 1.78M ohm resistor. This reference voltage is equivalent to 16 ounces of tape tension, and is used to bias the circuit so that 8 ounces of tension is developed. The fourth input is the TUER signal and is proportional to the current in the take-up motor at any given time.

At an optimum condition, where both sensors are sensing 8 ounces of tension, the 16 ounce (+ REF) reference is effectively neutralized. The only dynamic effect on the circuit, at this time, would be the action of the take-up reel motor. With the TUER being summed with the neutralized tension/reference voltage inputs, the tension motor (supply) reacts proportionally to the current in the take-up motor, as indicated by TUER.

Any variance in tape tension would cause a change in the sensor op amps' outputs. This voltage output is subtracted from the tension reference, with the result summed with TUER. The difference of all these signals is multiplied by a high gain amplifier when tape is in motion.

The PRKD input term to the tension servo is active during a Parked or No Tape Motion condition. With PRKD active, the operational amplifier used as a high gain multiplier, after the summing network, is switched to a low gain amplifier.

The above/below tension limit protection circuits consist of a series of comparators, with inputs referenced to predetermined voltage levels corresponding to high or low tension levels. If above or below tension levels are sensed on either of the tension sensors, the microprocessor is notified via signals TAUTL, TBLTL, FAUTL or FBLTL and a shut-down of the servo is initiated.
4.6 POWER AMPLIFIER MODULE

The function of the Power Drive module is to convert voltage error values received from the Servo/Control module into proportional currents driving the take-up motor and the supply (file) motor. The torques created by the motors are applied as acceleration and tension to the tape between the two motors. The Power Drive module's electronics assembly consists of two identical amplifiers. The operation of one amplifier is described below.

The amplifier has an H-bridge voltage switcher driven by a Pulse width Modulation (PWM) converter contained within a current feedback loop. The resulting current is uninterrupted, but varies with an average value proportional to the input voltage, with a gain factor of 1 amp per volt. A soft dead-band of +300 mv exists where the gain factor quickly approaches zero within this region of input.

An overall block diagram is shown in Figure 4-15. The signal flow proceeds from the differential error input through U1 with Unity Gain Summing, with the current feed-back voltage from U2. The resulting difference is multiplied by five through U3 and compared to two triangle voltages by comparators U4 and U5.

Figure 4-15. POWER AMPLIFIER BLOCK DIAGRAM
These waveforms are shown in Figure 4-16. Two quadrants of input are shown to point out that only one of the negative-active outputs from U4 and U5 exists at any given time. The peripheral drivers U6 and U7 connect the PWM outputs from the comparators to the appropriate transistors Q1 through Q4. At this point, it can be seen how the enabling to the H-bridge is performed. The gating of SVPEN and SVEN allow diagnostic control. The SW5 signal (Switched +5 Volts) is applied as the source of drive to the lower bridge. It can be quickly removed during Power On and Off sequencing or during a high over-current condition.

The circuitry for providing SW5 is shown in Figure 4-15. Motor current is sensed through the appropriate resistor R1 or R2 and connected to U2 through a low-pass filter. The filter removes switch-over spikes caused by shorting currents through commutating diodes CR1 through CR4 and non-aligned switching times of the two transistors in any one diagonal. The filter plays no part in compensation for loop stability or rejecting the 20 KHz current ripple.

![Waveform Diagram](image)

Figure 4-16. POWER AMPLIFIER WAVEFORMS
Figure 4-17 shows a quadrant of the H-bridge and the states of current flow for a given dc input. In State 1, current is flowing in Q1 and Q4, 'charging' the motor. In State 2, the motor is 'discharging' through CR1 and CR2 and through CR3, thus charging C1. It should be noticed that the capacitor C1 is discharging during State 1. The capacitor is also charged by the power supply during State 2.
A block diagram of the Switched 5-Volt line for biasing the lower stages of the H-bridge, and also the peripheral drivers for biasing the upper stage, is shown in Figure 4-18. The 5-volt shut-down is needed because the peripheral drivers become uncontrolled below 4 volts, thereby turning on both sides of the bridge in the presence of 38 volts. The MASTER CLEAR signal from the power supply and the over-current one-shot also make use of comparator U4 for shut-down. If more than 20 amps flow in any sense resistor for longer than 5 microseconds, one-shot U3 is triggered, which extends for 0.5 second and prevents the comparator from turning off U5 for that time.

Figure 4-18. SWITCHED +5 VOLTS
4.7 WRITE DRIVER MODULE

The function of the Write Driver Module is to convert the digital data received from the formatter to an analog write current for writing data on tape. The Write Driver contains the necessary control circuits for generating the required voltages and currents used internally to perform the write data function.

4.7.1 Write Control

The control circuits are enabled by the absence of both File Protect and Rewind as shown in the Write Control block diagram (Figure 4-19). The absence of these signals, along with a +24 volt supply, turn on transistors E1/Q1, outputting a voltage greater than +22 volts. This voltage is used along with ERASE to enable erase head current and the erase current detect output at TP2. The +22V is also an input to a voltage regulator for generation of +15V. This voltage is used to enable the ac bias generator and also develops, through F1/G3 transistors, the +15 WE and +5 WE supply voltages.

Write current is sensed by the voltage developed across a 10 ohm resistor such that write current -WR CURR is a logic low when write current is flowing through the head coils.

The erase circuit is enabled by ERASE when File Protect and Rewind are not true. F1 transistor turns on allowing erase current to flow through the erase head coil.

A +5V fault detect circuit consists of a differentiator with inputs of +5V and +5VR. Any variance of the +5V input will cause the collector output of Q1 to go from +22V to 0 volts, thus removing the Write Driver supply voltages and shutting down the write current.
4.7.2 Write Driver LSI

The Write Driver is an LSI circuit designed to output a write current with a "step" and ac bias. The waveform shown in the Write Driver block diagram (Figure 4-20) is the summation of AC bias current, step current, and write current. The transistors used on the Drive 1 and 2 outputs of the LSI are voltage amplifiers used to amplify the relatively low voltage drive outputs to the write head coils.

The Data Pulse output of the LSI is used to trigger an external timing circuit. The output pulse width of timer B4 is dependent on the resistor selection through a multiplexer which is gated by high or low speed and PE or GCR operating modes. The output pulse determines the write compensation times for the write driver.

![Figure 4-20. WRITE DRIVER BLOCK DIAGRAM](image-url)
4.7.3 Degauss

During a write operation, current flow through the write head causes residual magnetism to build up around the write coils. If the residual magnetism is not neutralized, partial tape erasure is possible during succeeding tape operations.

In order to prevent this unwanted magnetism, the transport performs a degauss operation (Figure 4-21) at the conclusion of a write function. When the write enable (-WR EN) signal goes from a logic low to a logic high, the microprocessor refreshes the write reference (+WR REF) signal to its maximum voltage, charging C18 refresh capacitor. The microprocessor then stops the refresh cycle, allowing the refresh degauss capacitor to discharge. The write current operational amplifiers see a decreasing positive voltage, the affect of which results in an exponential decay of write current. At the same time that the capacitor is allowed to discharge, the write data input lines are switched at a 10 KHz rate. As the write current is switched at 10 KHz, the exponential decay of the current waveform causes any residual magnetism to be neutralized.

Figure 4-21. DEGAUSS WAVEFORM
4.8 READ AMPLIFIER MODULE

A read operation is initiated from the Interface Controller during any read or write operation. As tape motion is initiated and tape passes across the read head coils, recorded data on the tape induces a voltage in the head coils. This voltage has to be amplified, and circuit selection made, depending on tape speed and recording mode. The entire read chain is responsible for detection of data, amplification of the low amplitude readback signal, and conversion of the analog signal to a digital TTL logic level for use in the formatter and interface portions of the transport. See Figure 4-22.

4.8.1 Read Recovery

As data is detected when tape passes the read head, the induced voltage is differentially coupled to a preamplifier to help reduce common mode noise while amplifying the relatively weak read head signal. The amplification factor at this stage is determined by a programmable gain control circuit that is selected by the microprocessor. The amplified signal is then differentially coupled to a second stage for an additional gain of 20.

The third stage in the read chain is a selectable gain, low pass filter providing roll-off of the high and low end of the read signal. Gain of this stage is dependent on the speed and recording mode that the microprocessor selects.

The fourth stage is both a programmable bandpass filter and differentiator. The bandpass filter, with a frequency selected by the speed and recording mode, sets the upper and lower frequency limits of the input signal.

The fourth stage output is connected to both the zero cross detector and envelope threshold level detector. The threshold circuit compares the single-ended output voltage of the fourth stage with a clip level voltage labeled TH1 and TH2. The clip levels are a percentage of the nominal input voltage and are predetermined by the microprocessor, depending on the type of operation being performed. The threshold detector turns on with a delay of approximately 6.8 microseconds in high speed (75 ips) or 27 microseconds in low speed (25 ips), and turns off with a delay of approximately 12.3 microseconds in high speed or 48 microseconds in low speed. Envelope detection takes place only when the processed read signal overcomes the microprocessor-controlled clip levels. This microprocessor-controlled level can be between 0 and 100% of the read signal.

Output from the envelope detection/clip circuits is ANDed with the output of the zero cross detector to enable the transfer of read data from the read amplifier board.
Figure 4-22. READ AMPLIFIER BLOCK DIAGRAM
4.8.2 Automatic Gain Control (AGC)

AGC is designed to replace the potentiometer that would normally be used to determine the readback amplitude of recorded data.

In PE mode, the circuit is activated through the use of field service diagnostics when the PC board or magnetic head is replaced, or if reported errors are such that the field service determines the need to activate AGC. In the GCR mode, the circuit is activated every time tape is read from the BOT marker. When the formatter recognizes the GCR ID burst, the AGC circuit is enabled so that the first stage amplifier gains can be set during the ARA burst.

The AGC lines during normal operation are constant, and provide the appropriate input to the first stage amplifiers to set a nominal output of 2.0 volts peak-to-peak at the analog test point. This output voltage may vary slightly due to magnetic head wear or the type of magnetic tape being used.

Operation of the AGC circuit during the off-line field service diagnostics in PE or during the ARA burst in GCR is as follows: The readback signals are sampled through the ENV outputs of the read chain, with an AGC clip level set at 95%. The test is initiated with a binary bit count of 128 (80 Hex) applied to the Digital-to-Analog Converter (DAC). The output voltage of DAC is then applied to an analog multiplexer. The microprocessor provides the input gating to the multiplexer so that the voltage conversion of the 128 count is applied to each of the nine read circuits on an individual basis.

Using one read channel for discussion purposes, AGC voltages are set up as follows: The voltage equivalent of the binary 128 count is gated through the analog multiplexer and charges a 0.01 uF capacitor to the value whereby, the read amplifiers have a mid-point gain. As data is read from tape, the output of the read amplifier is sampled by the envelope comparator. If the ENV signal is low, the microprocessor uses a successive approximation method of the binary count to the DAC so that an optimum AGC voltage is applied to the read amplifiers. If the ENV signal is low or inactive, the microprocessor lowers the binary count by half (64) to the DAC. The DAC then outputs a voltage equivalent to the 64 count to the AGC capacitors. The read amplifier gain is increased and the ENV signal is again sampled by the microprocessor. The microprocessor adjusts the binary count either up or down by half of the previous count, depending on whether the ENV signal is active or inactive. This method of successive approximation is continued until the microprocessor determines, via the ENV signal, that the read gain is optimum. In this manner, the count "zeros in" on the point at which the ENV signal is active except for extraneous pulses going inactive. At this point, it can be assumed that, if the ENV signal is mostly active at the 95% AGC clip level, then when the normal clip level is used, then ENV signal will be a solid active level.
The binary count for each read channel is stored in memory. During normal on-line operation, the microprocessor will access memory every 11 milliseconds, and the AGC voltage charges the 0.01 μF refresher capacitor to maintain a constant gain of the first stage read amplifier.

4.8.3 Loop Data
The LOOP signal is used to exercise the read/write circuits without tape motion. In the read circuits, the signal LOOP turns on a transistor and FET circuit so that the read chain is effectively isolated from the read preamplifier and magnetic head. This isolation allows the loop write data to be connected to the read chain for diagnostic purposes.

4.9 FORMATTER MODULES
The Formatter Modules, comprising the Formatter Read Module and the Formatter Write Module, are located functionally between the Interface Controller Module and the Read/Write/Servo Control logic set. The Formatter Modules perform the following operations:

1. Translate I/O commands sent from the host system for the tape drive.
2. Encode and decode data to and from PE format or GCR format.
3. In write operations, generate tape control and identification marks. In read operations, delete tape control and identification marks.
4. Generate and monitor data error detection codes and perform error correction "on-the-fly".
6. Control reinstruct times when in streaming operation.

4.9.1 I/O Command Translation
The Formatter Modules serve as a link in the I/O chain by accepting commands sent by the host system, and translating these commands into tape motion and data transfer instructions for the tape drive (see Figure 4-23).

4.9.2 Data Conversion
The Formatter Modules are responsible for encoding and decoding data to and from PE format and GCR format.

4-38
Figure 4-23. I/O Command Translation

1. CONTROL TYPE COMMANDS
   - Sense
   - Rewind Tape
   - Unload Tape
   - Put Drive Online
   - Select Low Speed
   - Select High Speed
   - Select Auto Speed
   - Select PE Mode
   - Select GCR Mode
   - Diagnostic Commands

2. WRITE TYPE COMMANDS
   - Write a Record
   - Write a Record with Long Gap
   - Write a File Mark
   - Write a File Mark with Long Gap
   - Erase 3 Inches
   - Controlled Erase
   - Data Security Erase

3. READ TYPE COMMANDS
   - Read a Record Forward
   - Read a Record Reverse
   - Read a File Forward
   - Read a File Reverse
   - Space a Record
   - Backspace a Record
   - Controlled Backspace a Record
   - Space a File
   - Backspace a File

DRIVE COMMANDS
   - Write
   - Data Security Erase
   - Read Forward
   - Read Reverse
   - Sense Byte n
   - Rewind
   - Unload
   - Online
   - Change Speed
   - Select PE Mode
   - Select GCR Mode
   - Select Start/Stop Mode
   - Select Streaming Mode
   - Clear Interrupt
   - Diagnostic Commands
4.9.2.1 PE Data Conversion - In PE format, the data block must begin with a preamble and end with a postamble. In the data format sent by the host system, flux transitions in the middle of a cell define the 1's and 0's. A positive pulse (flux transition) indicates a 1; a negative pulse indicates a 0. A cell is the time required to transfer one data bit (see Figure 4-24). In order to denote two contiguous 1's or 0's, a phase pulse must occur at the junction of the two cells. A positive phase pulse occurs at the junction when both cells contain 0; a negative phase pulse occurs when both cells contain 1. The absence of a phase pulse at a cell junction indicates that the cells contain opposite values.

4.9.2.2 GCR Data Conversion - GCR (Group Coded Recording) is a coding scheme rather than a recording mode. The GCR scheme translates an 8-byte data group, comprising two 4-byte subgroups, into a 10-byte recording group, comprising two 5-byte subgroups. The first data subgroup converted contains 4 data bytes; the second data subgroup converted contains 3 data bytes and an Error Correcting Code (ECC) (see Figure 4-25). Note that in the 5-bit GCR conversion of the 4 data bits, there are no more than two contiguous 0's and no more than a single 0 at either end of the 5-bit string (see Figure 4-26). This scheme yields a more narrow band-width and better synchronization capability.

After conversion to the GCR code, the data is recorded on tape using the NRZI method. In the NRZI method, a change in the direction of flux indicates a 1 bit (see Figure 4-27).

4.9.3 Tape Control and Identifier Mark Generation and Deletion
For both PE and GCR modes, the Formatter Modules generate the tape control and identifier marks in write operation, and strip off these marks during the read operation. The following paragraphs detail the content and location of these marks.

4.9.3.1 PE Data Block Format - The PE tape (see Figure 4-28) begins with the PE density identification burst consisting of a series of alternate 1's and 0's in track 4. The inter-block gap, which follows the density identification burst, is nominally 0.6 inch, but may be increased up to 1.2 inches, depending on data availability.

The PE data block begins with a preamble (40 tracks with all 0's followed by 1 track of all 1's) and ends with a postamble (1 track of all 1's followed by 40 tracks of all 0's).
Figure 4-24. PHASE ENCODING

DATA BITS BEFORE ENCODING

0 1 1 0 1 0 1 0 0

CELL

DATA PULSE

PHASE PULSE

FLUX TRANSITIONS ON TAPE

\[ \rightarrow = 0 \quad \rightarrow = 1 \]
Figure 4-25. GCR CONVERSION

4 Bits Data Value

| 0 0 0 0 | 1 1 0 0 1 |
| 0 0 0 1 | 1 1 0 1 1 |
| 0 0 1 0 | 1 0 0 1 0 |
| 0 0 1 1 | 1 0 0 1 1 |
| 0 1 0 0 | 1 1 1 0 1 |
| 0 1 0 1 | 1 0 1 0 1 |
| 0 1 1 0 | 1 0 1 1 0 |
| 0 1 1 1 | 1 0 1 1 1 |
| 1 0 0 0 | 1 1 0 1 0 |
| 1 0 0 1 | 0 1 0 0 1 |
| 1 0 1 0 | 0 1 0 1 0 |
| 1 0 1 1 | 0 1 0 1 1 |
| 1 1 0 0 | 1 1 1 1 0 |
| 1 1 0 1 | 0 1 1 0 1 |
| 1 1 1 0 | 0 1 1 1 0 |
| 1 1 1 1 | 0 1 1 1 1 |

Figure 4-26. GCR TRANSLATION VALUES
**Figure 4-27. NRZI Encoding**

**Figure 4-28. PE Tape Format**
4.9.3.2 GCR Data Block Format - The GCR data format requires not only preamble and postamble patterns, but also data conversion into groups, for each of which an Error Correcting Code (ECC) clearance is generated. Also, Cyclic Redundancy Checks (CRC's) and Auxiliary Cyclic Redundancy Checks (ACRC's) are added to the data to facilitate detection and correction of errors. Resynchronizing bursts are added for transfers over 1106 bytes to enable the read detection logic to resynchronize (see Figure 4-29).

The following describes GCR tape format components in the order they are written on tape.

- **Density Identification** - A burst in the PE frequency range on track 6. All other tracks are erased.

- **Interblock Gap (IBG)** - A dc erased section of tape separating blocks of information. Gap length is set by W1 jumper on the Formatter Write module. W1 is factory set for variable long gap (0.6 to 1.2 in). This setting is used for normal operation on VAX systems.

- **ARA (Automatic Read Amplifier) Burst** - A string of all 1's in all tracks placed on the tape for the purpose of setting up the read amplifiers.

- **ARA ID (Automatic Read Amplifier Identification)** - A special control at the end of the ARA. When reading backwards, the ARA ID denotes the appearance of the ARA burst.

- **PREAMBLE (see Figure 4-30A)** - A group of signals recorded at the beginning of a block for circuit synchronization. The preamble contains 16 subgroups, the first of which is the Terminator (TERM) control subgroup. The terminator subgroup is the first (and last) subgroup of a record. The next subgroup is the Secondary (SEC) control subgroup which is the second (and next to last) subgroup of a record. Next, 14 synchronization subgroups are written which complete the preamble.

- **MARK 1** - A control signal which separates control subgroups from data. When the tape is moving forward, it denotes the beginning of data.

- **Data Group** - From 1 to 158 data groups may be written. Each data group comprises two subgroups. The first contains four data bytes. The second subgroup contains three data bytes and one Error Correcting Code (ECC) byte. Note that the tape format is shown before the 4/5 conversion takes place.
Figure 4-29. GCR TAPE FORMAT
Figure 4-30A. DETAIL OF GCR TAPE FORMAT
Figure 4-30B. DETAIL OF GCR TAPE FORMAT
RESYNC (See Figure 4-30B) - The RESYNC burst is written following the 158th data group in order to resynchronize the circuits and to clear dead-track and phase error pointers. The first element of the RESYNC burst is MARK 2, a signal which separates data from control subgroups. Next, two sync subgroups are written, followed by MARK 1, to separate the control signals from the data. After RESYNC, another series of data groups may be written.

END MARK (see Figure 4-30C) - A control signal separating the last full data group from the residual group.

Residual Group (see Figure 4-30C) - Contains the remaining data characters from the host, and pad characters if needed, to fill the first six positions in the group. The 7th character is the Auxiliary Cyclic Redundancy Check (ACRC); the 8th character is the Error Correcting Code (ECC) character.

Cyclic Redundancy Check (CRC) Group (see Figure 4-30C) - The first character is either a pad character or the CRC character. Positions 2 through 6 are occupied by the CRC character. The 7th position is occupied by the residual character and the 8th position is occupied by the ECC character.

MARK 2 (see Figure 4-30C) - A control signal separating data from control subgroups. When tape is moving forward, it marks the beginning of other control signals.

POSTAMBLE (see Figure 4-30D) - A group of control signals at the end of the data block. There are 16 subgroups, the first 14 of which are synchronizing subgroups for the electronic synchronization of the circuits. The next to last subgroup is the Secondary (SEC) control subgroup and the last is the Terminator (TERM) control subgroup.

Under control of the Formatter logic, the preamble, postamble and resynchronizing codes are generated in the correct sequence, and the data is manipulated to produce a correctly coded data block. After the preamble is generated, data from the Interface Module is clocked through the Formatter input circuitry to the 4/5 Converter where 4 bytes are converted to 5 bytes. After every seventh byte, an ECC character is generated by the logic from the incoming data and sent to the 4/5 Converter. At the end of data transfer, with the Last Word signal from the Interface Module, padding characters of zero value are added to the final group to make a complete group. Cyclic Redundancy Check (CRC) and Auxiliary Cyclic Check (ACRC) characters are generated from the incoming data and inserted in the data block in the appropriate locations. At the termination of data transfer, a postamble is generated and placed at the end of the data block (see Figures 4-30A, 4-30B, 4-30C, and 4-30D).
During a read operation, the control and error detection codes are removed in the Formatter Modules before the data is transferred to the Host.

Figure 4-30C. DETAIL OF GCR TAPE FORMAT

Figure 4-30D. DETAIL OF GCR TAPE FORMAT
4.9.4 Error Detection and Correction

When operating in PE mode, single track, "on-the-fly" parity error detection and correction is performed. In GCR mode, single and 2-track, "on-the-fly" error detection and correction are performed by means of cyclic codes. Both the PE and GCR methods are described in this subsection.

The read detection circuit performs best when the incoming signal level from the track is between 300 mV and 900 mV; the optimum level is 500 mV. When the signal level drops below a specified value, a warning latch is set for that track to denote the presence of a marginal signal. The latch remains set until resynchronization or the end of the data block. Setting the latch is called "dead tracking".

4.9.4.1 PE Mode - In PE mode, when a parity error is found in a byte, the warning latches for all 9 tracks are checked to see if any track is "dead tracked". If a track is, it is assumed that the bit in the dead track is in error, and that bit is reversed before the byte is sent to the Interface Controller Module.

For proper data detection in PE mode, the flux reversal denoting a bit should occur approximately in the middle of the bit cell. If the flux reversal takes place outside a window of ± 25% of center (see Figure 4-31), a phase error signal is generated to indicate that the data detected on that track may be in error. In GCR mode, the limit of the window in a write operation is ± 37.5% of center; in the read operation, the window limit is ± 43.75% of center (see Figure 4-32). The phase error indication lasts only as long as the time required for the bit cell to traverse the read head. The data correction is similar to that described in dead tracking - when a parity error is found, the phase error field is scanned to see if a track is reported in error; if so, the bit in that track is reversed.

The limitations to the PE methods are that, if more than 1 track is dead tracked, or if a dead track error and phase error occur in the same byte, an unresolved bit error condition exists. Also, parity checking does not detect an error if both bits are wrong. Or, if only one bit is wrong, there is no way to determine which of the two tracks is in error.

The lack of perfect perpendicularity between the tape track and the read/write heads is known as "skew". This condition causes the bits comprising a byte to be read at slightly different times.
Skew compensation is implemented by transferring read data from the tape over nine separate detection circuits (one for each track). The detected bits are gated independently into a skew buffer. When the skew buffer has received all of the bits in the byte, the byte is gated out as a unit.

4.9.4.2 GCR Mode - In GCR mode, three check characters based on cyclic codes are used in error detection and reporting. These check characters are:

- Error and Correcting Code (ECC) Character
- Cyclic Redundancy Check Character (CRC)
- Auxiliary Cyclic Redundancy Check Character (AUX CRC)

The ECC character, which contains 8 bits, is generated as the 8th byte of a data group (see Figure 4-25). By means of the ECC character, single track errors can be detected and corrected "on-the-fly" without the need of track pointers. The ECC character also detects double track errors, but requires the aid of dead track pointers and phase error pointers to correct the errors. These pointers use the same methods to identify the tracks as in PE error detection.

The CRC character and AUX CRC character are generated from the data structure and written into it so that the validity of the data can be checked after it is read. These characters indicate only the occurrence of one or more errors; they do not identify the location of the error(s), nor are the error(s) corrected. However, the host system is informed of the error occurrence so that the host can initiate its retry procedure.
NOTE: Phase error is generated when no data transition within \( \pm 25\% \) window.

Figure 4-31. PHASE ERROR WINDOW - PE MODE
Figure 4-32. PHASE ERROR WINDOW - GCR MODE

DATA BEFORE ENCODING

NRZI ENCODED DATA

VFO CLOCK

± 43.75% PHASE ERROR WINDOW (READ)

± 37.5% PHASE ERROR WINDOW (WRITE)
4.10 INTERFACE CONTROLLER MODULES
Each design version of the transport (TU81 or TA81) has its unique Interface Module. The Interface Module of the TU81, which is a single-host device, is the Tape Mass Storage Control Protocol (TMSCP) Module; the Interface Module of the TA81, which is a dual-host device, is the Standard Tape Interconnection (STI) Module (see Figure 4-33). The basic functions of both Interface Modules are the same: to translate commands from the host(s) into a form usable by the Formatter Modules, to transfer status information from the Formatter Modules to the host, and to oversee execution of read/write operations.

4.10.1 TMSCP Interface Controller Module
The commands from the host are transferred from the host to the TMSCP Module through the M8739 UNIBUS Adapter Module (see Figure 4-33). A functional description of the TMSCP Module and the M8739 UNIBUS Adapter in the TU81 Subsystem is contained in Appendix A.

The interface lines between the TMSCP Module and Formatter Modules are shown in Figure 4-34. The function and mnemonic of each signal line or set of lines are given below. The first letter (F) of the mnemonic denotes a Formatter signal.

<table>
<thead>
<tr>
<th>SIGNAL</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>COMMAND STROBE (FCSTR)</td>
<td>To strobe the 8-bit coded command contained on WRITE DATA lines into the Formatter. The Formatter commands are listed in Table 1.</td>
</tr>
<tr>
<td>COMMAND BUSY command (FCBY)</td>
<td>Signals the TMSCP module that the command has been accepted. The COMMAND BUSY signal sets within 100 nsec from the trailing edge of the FCSTR signal. The FCBY signal remains true until operation is completed. Once the FCBY signal goes false, a new command can be issued. Any commands issued while FCBY is true are discarded.</td>
</tr>
<tr>
<td>DATA BUSY (FDBY)</td>
<td>Goes true only when the transport has reached operating speed, traversed the IBG, and the Formatter is about to write data on tape or read data from tape. DATA BUSY remains true until the data transfer is finished. FDBY also goes true during Sense, Spacing, and Erase operations.</td>
</tr>
</tbody>
</table>

4-54
Figure 4-33. BLOCK DIAGRAM, HOST/TRANSPORT INTERFACE
**Figure 4-34. TMSCP/FORMATTER INTERFACE**

<table>
<thead>
<tr>
<th>SIGNAL</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>FORMATTER RESET (FFRST)</td>
<td>When true, causes initialization of the Formatter. The FORMATTER RESET signal should be issued only during power-up of the TMSCP Interface Module or when a runaway condition is detected. All other times, the Formatter should be enabled.</td>
</tr>
<tr>
<td>STATUS SELECT (FSSEL)</td>
<td>Once the COMMAND BUSY signal goes false, the Formatter and Drive status can be examined on the READ DATA lines. The STATUS SELECT line, when true, selects the Device status byte, and when false, selects the Formatter status byte. The status information represents the status for the operation just completed. The status can be read only when FCBY is false. When FCBY is true, read data is selected on the READ DATA lines.</td>
</tr>
<tr>
<td>LAST WORD (FLWD)</td>
<td>During Write operations and Controlled Space operations, this line, when true with FWDO-7 and FWDP, indicates that the character being strobed into the Formatter is the last byte of the record. During a Controlled Space operation, the contents of the WRITE DATA lines are ignored.</td>
</tr>
</tbody>
</table>
**SIGNAL**

DEMAND WRITE DATA STROBE (FDWDS)

Comprises a pulse for each data character to be written onto tape. During a Controlled Space operation, this line is also used. However, no data is transferred or written on tape. The TMSCP may use this line to determine the length of tape which is to be spaced. During Write File Mark and Erase operations, this signal is not used since the Formatter controls these operations internally.

READ DATA STROBE (FRSTR)

Comprises a pulse for each character of read information to be transmitted to the Adapter Interface and is used to sample READ DATA lines FRDO-7 and FRDP.

WRITE DATA (9 lines) (FWDO-7, FWDP)

Used to transmit write data and commands to the Formatter. FWDO is the most significant bit.

READ DATA (9 lines) (FRDO-7, FRDP)

Used to transmit read data from the Formatter to the TMSCP Interface Module. FRDO is the most significant bit. Sense data is also transmitted on these lines.

**4.10.1.1 Commands** - The commands transferred from the TMSCP Interface Module to the Formatter Modules are described below with the hex code for each command.

<table>
<thead>
<tr>
<th>HEX CODE</th>
<th>COMMAND</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>80</td>
<td>READ FORWARD</td>
<td>Causes the tape to be accelerated to operating speed. The transport reads the next logical record of data encountered. If the transport has not detected data within 25 feet of tape motion for PE or 15 feet for GCR, it terminates operation by decelerating tape and resetting FORMATTER BUSY status. An error condition is set as a result of the time-out. File Mark testing is performed during a Read operation.</td>
</tr>
<tr>
<td>HEX CODE</td>
<td>COMMAND</td>
<td>FUNCTION</td>
</tr>
<tr>
<td>----------</td>
<td>---------------------------------------</td>
<td>-----------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>80</td>
<td>READ FORWARD (Cont'd)</td>
<td>In Start/Stop mode, the transport decelerates tape after each block. The next command is not executed until the stop is completed.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>In Streaming mode, if the next READ command is received during the Reinstruct Time, the transport continues tape motion and reads the next block of data. Otherwise, the transport decelerates tape. If the READ command is received after the Reinstruct Time, the command is not executed until the recovery cycle is completed.</td>
</tr>
<tr>
<td>01</td>
<td>READ REVERSE</td>
<td>READ REVERSE is not supported in either PE mode or GCR mode. The operation is, however, simulated in the following way:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- A SPACE REVERSE is performed followed by a READ FORWARD to establish record length for Host memory address calculation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- A second SPACE REVERSE is performed followed by a READ FORWARD to transfer data to the Host.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- A third SPACE REVERSE is performed to position the tape as if a READ REVERSE operation had taken place.</td>
</tr>
<tr>
<td>02</td>
<td>READ FILE FORWARD</td>
<td>Similar to READ FORWARD, except that the next logical file is read.</td>
</tr>
<tr>
<td>83</td>
<td>READ FILE REVERSE</td>
<td>Similar to READ REVERSE, except that the preceding file is read.</td>
</tr>
<tr>
<td>04</td>
<td>READ FORWARD WITH HIGH THRESHOLD</td>
<td>Performed in the same manner as READ FORWARD except that clip level is at higher value. This command is used in error recovery after normal read has been exhausted.</td>
</tr>
<tr>
<td>HEX CODE</td>
<td>COMMAND</td>
<td>FUNCTION</td>
</tr>
<tr>
<td>----------</td>
<td>------------------</td>
<td>------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>08</td>
<td>SPACE FORWARD</td>
<td>This operation is similar to a READ FORWARD, except that no READ STROBE signals are generated and no read data is supplied to the controller. Error checking is not performed on the read data. However, File Mark testing is performed.</td>
</tr>
<tr>
<td>89</td>
<td>SPACE REVERSE</td>
<td>This operation is similar to SPACE FORWARD, except that the transport moves tape in the reverse direction.</td>
</tr>
<tr>
<td>8A</td>
<td>SPACE FILE</td>
<td>Similar to SPACE FORWARD, except that the tape is moved forward to the next file.</td>
</tr>
<tr>
<td>0B</td>
<td>BACKSPACE FILE</td>
<td>Causes backspacing continuously until a file mark is detected. If BOT is encountered while backspacing, the command is terminated with a hard error condition set. This condition should not occur normally.</td>
</tr>
<tr>
<td>8C</td>
<td>CONTROLLED SPACE FORWARD</td>
<td>Causes the transport to accelerate tape in the forward direction and to start issuing DEMAND WRITE DATA STROBES. There are restrictions on maximum space length. DEMAND WRITE DATA STROBES continue at the data rate until the LAST WORD command is given from the controller. Tape motion continues until an IBG is detected. This terminates the operation. No read data is sent to the controller and no error checking is performed. File Mark testing is not performed for this operation. This operation is similar to a Write operation except that no data is recorded on tape.</td>
</tr>
<tr>
<td>0D</td>
<td>CONTROLLED SPACE REVERSE</td>
<td>This operation is similar to the CONTROLLED SPACE FORWARD, except that tape motion is in the reverse direction.</td>
</tr>
<tr>
<td>HEX CODE</td>
<td>COMMAND</td>
<td>FUNCTION</td>
</tr>
<tr>
<td>----------</td>
<td>--------------------------------</td>
<td>------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>10</td>
<td>WRITE</td>
<td>Causes the transport to accelerate tape and start transferring data. Data transfer continues until the LAST WORD command is given from controller. The transport continues to move tape to perform the Read-After-Write check. In Start/Stop mode, the transport decelerates tape after each block. The next command is not executed until the transport has completed its stop. In Streaming mode, if the following WRITE command is received during Reinstruct Time, the transport continues tape motion and writes next block. Otherwise, the transport decelerates tape. If a WRITE command is received after Reinstruct Time, the command is not executed until the transport has completed its Recovery cycle.</td>
</tr>
<tr>
<td>98</td>
<td>WRITE WITH LONG GAP</td>
<td>Causes the transport to be set for Long Gap regardless of mode and speed settings.</td>
</tr>
<tr>
<td>92</td>
<td>WRITE FILE MARK</td>
<td>Causes the transport to start tape and Write File Mark pattern on tape.</td>
</tr>
<tr>
<td>1A</td>
<td>WRITE FILE MARK WITH LONG GAP</td>
<td>Causes the transport to start tape and Write File Mark pattern with Long Gap on tape.</td>
</tr>
<tr>
<td>94</td>
<td>ERASE GAP</td>
<td>Causes the IBG to be extended by 3 inches. The ID burst is written when an ERASE command is given with the tape positioned at BOT.</td>
</tr>
<tr>
<td>1C</td>
<td>ERASE GAP WITH LONG GAP</td>
<td>Causes erasure of 3 inches of tape not including IBG. Reinstruct time and gap following the record are extended by an additional IBG.</td>
</tr>
<tr>
<td>HEX CODE</td>
<td>COMMAND</td>
<td>FUNCTION</td>
</tr>
<tr>
<td>----------</td>
<td>--------------------------------</td>
<td>------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>16</td>
<td>CONTROLLED ERASE (PE Only)</td>
<td>Causes the transport to accelerate and erase tape continuously until a LAST WORD signal from the controller is set true. This terminates the ERASE operation. The ID burst is written when an Erase command is given with tape positioned at BOT.</td>
</tr>
<tr>
<td>9E</td>
<td>CONTROLLED ERASE WITH LONG GAP</td>
<td>Causes erasure of a length of tape specified by TMSCP module. Once tape is up to speed, the formatter starts issuing demand write data strobes as though a write operation is being performed. However, no data is ignored. This process continues until LAST WORD is detected by formatter. Erase operation terminates at that point and an IBG is generated. The length of tape to be erased can be determined by the density: PE = 1600 BPI and GCR = 6250 BPI. For example, in GCR, a 6250 byte record would erase 1 inch of tape not including the IBG.</td>
</tr>
<tr>
<td>97</td>
<td>DATA SECURITY ERASE</td>
<td>Causes the transport to erase tape at 75 ips from its position when the command is issued to a position approximately 10 feet past the End of Tape marker. The ID burst is written when the command is issued with the tape positioned at BOT.</td>
</tr>
<tr>
<td>20</td>
<td>SENSE</td>
<td>Can be used by TMSCP Module to determine reason for a specific error that occurred during previous operation. A Sense command causes formatter to send sense byte information. DATA BUSY is set true prior to sending sense data. Sense data is sent along with a read data strobe. The period of the read strobe is in the order of 250 microseconds. Each data byte should be examined using leading edge of read strobe. DATA BUSY is reset once all sense data has been transferred.</td>
</tr>
<tr>
<td>HEX CODE</td>
<td>COMMAND</td>
<td>FUNCTION</td>
</tr>
<tr>
<td>----------</td>
<td>---------------------</td>
<td>---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>23</td>
<td>ONLINE</td>
<td>Causes the transport to go on-line if tape is loaded.</td>
</tr>
<tr>
<td>A4</td>
<td>LOAD</td>
<td>Causes the transport to load tape, if a tape is threaded.</td>
</tr>
<tr>
<td>A1</td>
<td>REWIND</td>
<td>Causes the transport to rewind the tape to BOT. In PE mode, the tape unit defaults to Start/Stop mode after Rewind. The command is ignored if unit is already at BOT.</td>
</tr>
<tr>
<td>A2</td>
<td>UNLOAD</td>
<td>Causes the transport to unload tape.</td>
</tr>
<tr>
<td>B9</td>
<td>FORMATTER HEALTH</td>
<td>This is a diagnostic command used to test the formatter modules.</td>
</tr>
<tr>
<td>CHECK</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BA</td>
<td>FORMATTER LOOPBACK</td>
<td>This is a diagnostic command used to loopback the formatter interface for test purposes.</td>
</tr>
<tr>
<td>3B</td>
<td>DEVICE INTERFACE</td>
<td>This is a diagnostic command used to loopback the transport interface for test purposes.</td>
</tr>
<tr>
<td>LOOPBACK</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BC</td>
<td>DEVICE READ/WRITE</td>
<td>This is a diagnostic command used to loopback transport interface WRITE DATA lines to the READ DATA lines. The transport generates a DEMAND WRITE DATA STROBE and loops back write data from the interface to the READ DATA lines until LAST WORD signal is received. The FORMATTER BUSY and DATA BUSY signals are reset when the last data byte is transmitted. The data transfer rate is at the previous transport speed.</td>
</tr>
<tr>
<td>LOOPBACK</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3D</td>
<td>DIAGNOSTIC TEST</td>
<td>Causes execution of diagnostic functions which are resident within the TMSCP storage of transport. Diagnostic Tests pertaining to interface, formatter, and drive elements may be initiated by invoking this command, following the command with a 2-byte data transfer which passes a test number and test option byte to the subsystem. Successful completion of DIAGNOSTIC TEST is indicated by FORMATTER BUSY dropping.</td>
</tr>
</tbody>
</table>
HEX CODE       COMMAND                  FUNCTION
3E  DIAGNOSTIC SENSE                  Unsuccessful completion of
                                              DIAGNOSTIC TEST is indicated by FHER
                                              line set. The host then issues a
                                              DIAGNOSTIC SENSE command to obtain
                                              the Fault Symptom Code byte. The
                                              Pathfinder Manual contains
                                              additional instructions in the event
                                              of a DIAGNOSTIC TEST failure.
BF  DIAGNOSTIC RESPONSE               Used by TMSCP Module on completion of
                                              its health check. It uses this
                                              command to send to the drive fault
                                              code and fault sub-code information.
25  SELECT REMOTE DENSITY              Forces the drive into remote density
                                              selection mode. This command will
                                              override selection made during
                                              power-up. This command should only
                                              be issued after drive goes ONLINE.
40  MODE CHANGE                       Causes the transport to change Speed
                                              mode and/or Density mode of
                                              operation. The bit configuration of
                                              the command is shown in Figure 4-35.

```
0 1 2 3 4 5 6 7
P I SPEED DENSITY 0 0

00 NO CHANGE
01 PE MODE
10 GCR MODE

00 NO CHANGE
01 LOW
10 HIGH
11 AUTO
```

Figure 4-35. MODE CHANGE COMMAND
<table>
<thead>
<tr>
<th>BITS</th>
<th>MODE</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>2 &amp; 3</td>
<td></td>
<td><strong>MODE CHANGE</strong></td>
</tr>
<tr>
<td>01</td>
<td>LOW (Speed)</td>
<td>Causes the transport to operate in the 25 ips mode.</td>
</tr>
<tr>
<td>10</td>
<td>HIGH (Speed)</td>
<td>Causes the transport to operate in the 75 ips mode.</td>
</tr>
<tr>
<td>11</td>
<td>AUTO (Speed)</td>
<td>Causes the transport to operate in the Adaptive Velocity Gain (AVC) mode, in which the speed yielding optimum throughput is chosen automatically.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>BITS</th>
<th>MODE</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>4 &amp; 5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>01</td>
<td>PE Mode</td>
<td>Causes the transport to operate in PE mode (1600 bpi density). The dropping of the FORMATTER BUSY line indicates completion of the command. This command is accepted only when tape is positioned at BOT.</td>
</tr>
<tr>
<td>10</td>
<td>GCR Mode</td>
<td>Causes the transport to operate in GCR mode (6250 bpi density). The dropping of the FORMATTER BUSY line indicates completion of the command. This command is accepted only when tape is positioned at BOT. The drive executes LOAD operations in PE mode, regardless of the density selected. A prerecorded tape is automatically read at the density at which it was written, even if the incorrect density has been selected. If this condition occurs, the HARD ERROR status bit is set.</td>
</tr>
</tbody>
</table>

4.10.1.2 Status Information - After COMMAND BUSY (FCBY) becomes inactive at the completion of an operation, the status information is placed on the read data lines. When the STATUS SELECT line is false (0), the Formatter status byte is selected. When the STATUS SELECT line is true (1), the Device status byte is selected. The Device status bits indicate the latest state of the device. The bit significance of the status bytes is shown in Figure 4-36.
<table>
<thead>
<tr>
<th>CMD</th>
<th>STATUS</th>
<th>BIT</th>
<th>BIT</th>
<th>BIT</th>
<th>BIT</th>
<th>BIT</th>
<th>BIT</th>
<th>BIT</th>
<th>BIT</th>
<th>P</th>
</tr>
</thead>
<tbody>
<tr>
<td>BUSY SE L.</td>
<td>LINE</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
<td>P</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>GCR</td>
<td>HSPD</td>
<td>ASPD</td>
<td>FMK</td>
<td>DIAG</td>
<td>S/S</td>
<td>VLG</td>
<td>VSG</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>RDY</td>
<td>ONL</td>
<td>RWD</td>
<td>FPT</td>
<td>GPC</td>
<td>HSPD</td>
<td>BOT</td>
<td>EOT</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>READ DATA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 4-36. READ DATA/STATUS LINE SELECTION

**Formatter Status Definitions**

<table>
<thead>
<tr>
<th>BIT</th>
<th>Meaning When Set</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 (GCR)</td>
<td>GROUP CODED RECORDING - During the last operation, the formatter was in GCR mode.</td>
</tr>
<tr>
<td>1 (HSPD)</td>
<td>HIGH SPEED - During the last operation, the formatter was in High Speed mode.</td>
</tr>
<tr>
<td>2 (ASPD)</td>
<td>AUTO SPEED - The speed is selected automatically by the formatter to yield optimum throughput.</td>
</tr>
<tr>
<td>3 (FMK)</td>
<td>FILE MARK - A File Mark was detected during the last operation.</td>
</tr>
<tr>
<td>4 (DIAG)</td>
<td>DIAGNOSTIC MODE - Set only while running a Diagnostic Test.</td>
</tr>
<tr>
<td>5 (S/S)</td>
<td>START/STOP - During the last operation, the formatter was in Start/Stop mode.</td>
</tr>
<tr>
<td>6 (VLG)</td>
<td>VARIABLE LONG GAP - During the last operation, the formatter was in Variable Long Gap mode. For a discussion of gap length, refer to paragraph 4.9.3.2.</td>
</tr>
<tr>
<td>7 (VSG)</td>
<td>VARIABLE SHORT GAP - During the last operation, the formatter was in Variable Short Gap mode. For a discussion of gap length, refer to paragraph 4.9.3.2.</td>
</tr>
</tbody>
</table>
DEVICE STATUS DEFINITION

<table>
<thead>
<tr>
<th>BIT</th>
<th>MEANING WHEN SET</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 (RDY)</td>
<td>READY - The transport is ready to accept an external command. This indicates that the initial Load sequence is complete and no Rewind is in progress.</td>
</tr>
<tr>
<td>1 (ONL)</td>
<td>ONLINE - The transport is On-line (under remote control). When reset, the transport is under local control.</td>
</tr>
<tr>
<td>2 (RWD)</td>
<td>REWINDING - A Rewind operation is in progress.</td>
</tr>
<tr>
<td>3 (FPT)</td>
<td>FILE PROTECTED - A reel of tape which has write enable ring removed and is mounted on the transport.</td>
</tr>
<tr>
<td>4 (GPC)</td>
<td>GAP CONTROL - The drive is still streaming and Reinstruct Time has not expired. When reset, indicates that Reinstruct Time has expired, and the drive is either repositioning or has stopped.</td>
</tr>
<tr>
<td>5 (HSPD)</td>
<td>HIGH SPEED - The transport is in High Speed mode. When reset, indicates that the drive is in Low Speed mode. The drive always reverts to Low Speed after a Rewind.</td>
</tr>
<tr>
<td>6 (BOT)</td>
<td>BEGINNING OF TAPE - The drive is at Load Point. It stays set until the BOT marker leaves the photosensor area in the forward direction.</td>
</tr>
<tr>
<td>7 (EOT)</td>
<td>END OF TAPE - The EOT marker is sensed in forward direction and becomes latched. It stays set until the EOT marker leaves the photosensor area in reverse direction.</td>
</tr>
</tbody>
</table>

4.10.1.3 ASCII Port Printout of Sense Byte Information - The ASCII port printout (Figures 4-37A, 4-37B, and 4-37C) contains information detailing the activity of the transport during execution of the last command received. The information is transferred to the Host as part of the Error Log Message. Details of information contained in bytes as designated in the ASCII port printout follow Figure 4-37C. ASCII port operation is described in paragraph 5.10.
<table>
<thead>
<tr>
<th>Sense Code</th>
<th>ASCII Address</th>
<th>SENSE BYTE</th>
<th>ASCII ADDRESS</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
</tr>
<tr>
<td>COMPARE ERROR</td>
<td>READ PARITY</td>
<td>RAM/FIFO OVERFLOW/ OVERRUN</td>
<td>BUFFER PARITY ERROR</td>
</tr>
<tr>
<td>NON-EXISTENT MEMORY</td>
<td>LESI I/F PARITY ERROR</td>
<td>HOST I/F PARITY ERROR</td>
<td>4258</td>
</tr>
<tr>
<td>COMMAND REJECT</td>
<td>INTERVENTION REQUIRED</td>
<td>EQUIPMENT CHECK</td>
<td>DATA CHECK</td>
</tr>
<tr>
<td>ILLEGAL CHANNEL COMMAND</td>
<td>DEVICE COMMAND CHECK</td>
<td>FILE PROTECTED</td>
<td>RESET KEY</td>
</tr>
<tr>
<td>CHANNEL PARITY ERROR</td>
<td>CHANNEL RESPONSE CHECK</td>
<td>READ HARDWARE CHECK</td>
<td>WRITE HARDWARE CHECK</td>
</tr>
<tr>
<td>AGC FAULT</td>
<td>READ DATA CHECK</td>
<td>ID FAULT</td>
<td>ERROR RECOVERY CODE</td>
</tr>
<tr>
<td>COMMAND CODE</td>
<td>4</td>
<td>425D</td>
<td>6</td>
</tr>
<tr>
<td>GCR MODE</td>
<td>HIGH SPEED MODE</td>
<td>AUTO SPEED MODE</td>
<td>FILE MARK DETECTED</td>
</tr>
<tr>
<td>WRITE TRANSFER CHECK</td>
<td>RESIDUAL BYTE COUNT CHECK</td>
<td>WRITE CRC PARITY ERROR</td>
<td>45 PARITY ERROR</td>
</tr>
<tr>
<td>----------------------</td>
<td>---------------------------</td>
<td>------------------------</td>
<td>-----------------</td>
</tr>
<tr>
<td>RESIDUAL CHECK</td>
<td>READ CRC CHECK</td>
<td>READ AUX CRC CHECK</td>
<td>RESYNC CHECK</td>
</tr>
<tr>
<td>NOISE CHECK</td>
<td>POSTAMBLE ERROR</td>
<td>SKEW ERROR</td>
<td>READ TIME-OUT</td>
</tr>
<tr>
<td>EC HARDWARE CHECK</td>
<td>READ BUFF IN PARITY ERROR</td>
<td>READ TRANSFER CHECK</td>
<td>READ DATA PARITY ERROR</td>
</tr>
<tr>
<td>TIE 7</td>
<td>TIE 6</td>
<td>TIE 5</td>
<td>TIE 3</td>
</tr>
</tbody>
</table>

READ ERROR SYMPTOM CODE

Figure 4-37B, ASCII Port Printout
<table>
<thead>
<tr>
<th></th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
<th>Sense Byte</th>
<th>ASCII Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>READY</td>
<td>ONLINE</td>
<td>REWIND</td>
<td>FILE</td>
<td>PROTECTED</td>
<td>GAP</td>
<td>CONTROL</td>
<td>HIGH</td>
<td>SPEED</td>
<td>BOT</td>
<td>EOT</td>
</tr>
<tr>
<td>REVERSE</td>
<td>WRITE</td>
<td>DSE</td>
<td>GCR</td>
<td>LONG GAP</td>
<td>START/STOP</td>
<td>MODE</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>REMOTE DIAG. INHIBIT</td>
<td>REMOTE DIAG.</td>
<td>LWR I/F</td>
<td>LWR PE</td>
<td>LWR GCR</td>
<td>LOCAL DENSITY SELECT</td>
<td>GCR DEFAULT DENSITY</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>COMMAND REJECT</td>
<td>INTERVENTION REQUIRED</td>
<td>DIAG. REQUEST</td>
<td>DENSITY CHANGE</td>
<td>AGC CHECK</td>
<td>RESET KEY</td>
<td>REVERSE IN BOT</td>
<td>AIRFLOW/TEMPERATURE CHECK</td>
<td></td>
<td></td>
<td>13</td>
</tr>
<tr>
<td>COMMAND CODE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MARGINAL CONDITION CODE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FAULT/TEST COMPLETION CODE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUB-FAULT/SUB-TEST COMPLETION CODE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>UNIT NUMBER</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MICROCODE REVISION LEVEL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
ASCII Address 4257

The information in this byte reflects TMSCP operation.

Bit 7 - COMPARE ERROR. An error was detected from the comparison of data read to/from tape and from/to the Host.

Bit 6 - READ PARITY ERROR
Bit 5 - RAM/FIFO OVERFLOW/OVERRUN
Bit 4 - Not Used
Bit 3 - BUFFER PARITY ERROR
Bit 2 - MSCP INTERFACE ERROR
Bit 1 - RAM PARITY ERROR
Bit 0 - ROM PARITY ERROR

ASCII Address 4258

This byte reflects operation of the LESI module.

Bit 7 - NON-EXISTENT MEMORY
Bit 6 - LESI INTERFACE PARITY ERROR
Bit 5 - HOST INTERFACE PARITY ERROR
Bit 4 thru 0 - Not Used
ASCII Address 4259

Sense Byte 0

Bit 7 - COMMAND REJECT. An invalid command was received from Host Adaptor. Detailed information is available from bits 7 through 4 of sense byte 1.

Bit 6 - INTERVENTION REQUIRED. A condition exists that must be corrected by the Operator or Host system before normal operations can be resumed. Detailed information is available from bits 3 through 0 of sense byte 1.

Bit 5 - Not Used.

Bit 4 - EQUIPMENT CHECK. Hardware malfunction in the Formatter or Drive. Detailed information is available from remaining sense bytes.

Bit 3 - DATA CHECK. Uncorrectable data error. Detailed information is available from remaining sense bytes.

Bit 2 - Not Used.

Bit 1 - UNIT CHECK. A hard error condition and indicator that at least one of the following flags is also set:

- DATA CHECK
- EQUIPMENT CHECK
- INTERVENTION REQUIRED
- COMMAND REJECT

Bit 0 - UNIT EXCEPTION. Marginal acceleration, or error correction was performed on a read.
ASCII Address 425A

Sense Byte 1

Bit 7 - ILLEGAL CHANNEL COMMAND. Illegal opcode from host (implies hardware malfunction).

Bit 6 - DEVICE COMMAND CHECK. A READ REVERSE or BACKSPACE command was issued at BOT or Device rejected a formatter command.

Bit 5 - Not Used.

Bit 4 - FILE PROTECTED. A WRITE command was issued to a device with no write ring.

Bit 3 - RESET KEY. The RESET switch on the front panel has been activated.

Bit 2 - Not Used.

Bit 1 - DEVICE NOT READY. A device command was received and drive was not ready.

Bit 0 - DEVICE OFFLINE. A device command was received and the drive was off-line.
ASCII Address 425B

Sense Byte 2

Bit 7 - CHANNEL PARITY ERROR. Formatter detects either a command or data parity error from the adapter.

Bit 6 - CHANNEL RESPONSE CHECK. Adapter does not respond to Formatter during diagnostic protocol.

Bit 5 - READ HARDWARE CHECK. A hardware malfunction occurred in the Formatter Read circuitry. Detailed information is available from sense byte 12.

Bit 4 - WRITE HARDWARE CHECK. A hardware malfunction occurred in the Formatter Write circuitry. Detailed information is available from sense byte 6.

Bit 3 - DEVICE RESPONSE CHECK. The device presented incorrect status to the Formatter.

Bit 2 - DEVICE HARDWARE CHECK. A hardware malfunction occurred in the drive. Detailed information is available from drive sense bytes.

Bit 1 - VELOCITY CHECK. The drive did not come up to speed in the required time.

Bit 0 - DEVICE INTERRUPT. A DEVICE INTERRUPT occurred during the operation.
ASCII Address 425C

Sense Byte 3

Bit 7 - AGC FAULT. Gain could not be set properly in GCR during ARA burst.

Bit 6 - PE CRC CHECK.

Bit 5 - READ DATA CHECK. The Formatter read logic detected an error.

Bit 4 - ID FAULT. The Formatter detected a bad ID field on the tape.

Bit 3 - Not Used.

Bits 2 thru 0 - ERROR RECOVERY CODE.

- Bit 2 - UNRECOVERABLE ERROR
- Bit 1 - ERROR OCCURRED AT BOT; REWIND is required
- Bit 0 - TAPE MOVED

ASCII Address 425D

Sense Byte 4 - Sense byte 4 is the code in binary of the Formatter command that was executed.

<table>
<thead>
<tr>
<th>BIT 7</th>
<th>BIT 6</th>
<th>BIT 5</th>
<th>BIT 4</th>
<th>BIT 3</th>
<th>BIT 2</th>
<th>BIT 1</th>
<th>BIT 0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FORMATTER COMMAND CODE</td>
</tr>
</tbody>
</table>
ASCII Address 425E

Sense Byte 5 - Sense byte 5 is the Formatter status byte (paragraph 4.9.2.2).

Bit 7 - GCR MODE. The Formatter was in GCR mode during the last operation.

Bit 6 - HIGH SPEED MODE. The Formatter was in high speed mode during the last operation.

Bit 5 - AUTO SPEED MODE. The speed is automatically selected by the Formatter to provide optimum throughput.

Bit 4 - FILE MARK DETECTED. A file mark was detected during the last operation.

Bit 3 - DIAGNOSTIC MODE. Only set while executing a diagnostic test.

Bit 2 - START/STOP MODE. The Formatter was in Start/Stop mode during the last operation.

Bit 1 - VARIABLE LONG GAP MODE. The Formatter was in the Variable Long Gap Mode during the last operation.

Bit 0 - VARIABLE SHORT GAP MODE. The Formatter was in the Variable Short Gap Mode during the last operation.

ASCII Address 425F

<table>
<thead>
<tr>
<th>BIT 7</th>
<th>BIT 6</th>
<th>BIT 5</th>
<th>BIT 4</th>
<th>BIT 3</th>
<th>BIT 2</th>
<th>BIT 1</th>
<th>BIT 0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

DIAGNOSTIC FAULT CODE

ASCII Address 4260

<table>
<thead>
<tr>
<th>BIT 7</th>
<th>BIT 6</th>
<th>BIT 5</th>
<th>BIT 4</th>
<th>BIT 3</th>
<th>BIT 2</th>
<th>BIT 1</th>
<th>BIT 0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

DIAGNOSTIC FAULT SUB-CODE

Bytes 6 and 7 represent the Formatter Completion Code and Sub-Code when executing a diagnostic.
This byte is a Write Error Symptom Code that designates a Formatter microprogrammed routine which was in the process of executing when an error was detected. This is used for diagnosing errors.

**BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0**

WRITE ERROR SYMPTOM CODE

---

Sense Byte 6 - Sense byte 6 is a further breakdown of the Write Hardware Check bit in sense byte 2.

Bit 7 - WRITE TRANSFER CHECK. Indicates a malfunction in the write strobe generator.

Bit 6 - RESIDUAL BYTE COUNT CHECK. Indicates a malfunction in the formatter latency buffer, resulting in the wrong number of residual bytes at the end of an operation.

Bit 5 - WRITE CRC PARITY ERROR. Indicates a malfunction in the write CRC generator.

Bit 4 - 45 PARITY ERROR. Indicates a malfunction in the GCR write 4-to-5 conversion logic.

Bit 3 - Not Used.

Bit 2 - WRITE AUX CRC PARITY ERROR. Indicates a malfunction in the write AUX CRC generator.

Bit 1 - Not Used.

Bit 0 - Not Used.
Sense Byte 7 - Sense byte 7 is a further breakdown of data check in sense byte 0.

Bit 7 - RESIDUAL CHARACTER CHECK. The GCR residual character is in error.

Bit 6 - READ CRC CHECK. The GCR CRC character is in error.

Bit 5 - READ AUX CRC CHECK. The GCR auxiliary character is in error.

Bit 4 - RESYNC ERROR. An error was detected in the GCR resync group.

Bit 3 - ECC3 CHECK. An error was detected on the corrected data. This bit sets the UNCORRECTABLE DATA error bit.

Bit 2 - UNCORRECTABLE DATA. An uncorrectable error was encountered in the data.

Bit 1 - NO TRACK POINTER. An error was detected in PE mode and no track pointer was specified. This bit sets the UNCORRECTABLE DATA error bit.

Bit 0 - EXCESSIVE POINTERS. An error was detected in GCR mode and more than 2 pointers were specified. This bit sets the UNCORRECTABLE DATA error bit.
Sense Byte 8 - Sense byte 8 is further breakdown of data check in sense byte 0.

Bit 7 - NOISE CHECK. Indicates an incomplete or marginal erase operation.

Bit 6 - POSTAMBLE ERROR. An error was detected in the postamble.

Bit 5 - SKEW ERROR. Excessive skew was detected.

Bit 4 - READ TIMEOUT. A long gap was detected during a read operation or the read-after-write data was not detected within a predetermined window.

Bit 3 - WRITE TAPE MARK CHECK. A read-after-write error was detected while writing a tape mark.

Bit 2 - ID CHECK. An error was detected in the ID burst in PE or GCR mode.

Bit 1 - ARA BURST CHECK. An error was detected during the ARA burst in GCR mode.

Bit 0 - ARA ID CHECK. An error was detected in the ARA ID in GCR mode.
ASCII Address 4265

Sense Byte 9 - Sense byte 9, bits 0 thru 2, is a further breakdown of the Read Hardware Check in sense byte 2.

Bit 7 - EC HARDWARE CHECK. A malfunction occurred in error correction hardware.

Bit 6 - READ BUFFER IN PARITY ERROR. A parity error occurred on read data into the latency buffer.

Bit 5 - READ TRANSFER CHECK. A malfunction occurred in the read strobe generator.

Bit 4 - READ DATA PARITY ERROR. A parity error was detected by the read circuitry while passing data to the read output buffer during diagnostics.

Bit 3 - END MARK CHECK. Missing end mark in GCR mode.

Bit 2 - DUAL TRACK CORRECTION. Dual track correction occurred in GCR mode.

Bit 1 - SINGLE TRACK CORRECTION. Single track correction occurred in PE or GCR mode.

Bit 0 - TIE 4 (P). The parity track was in error.

ASCII Address 4266

Sense Byte 10 - Sense byte 10 is a further breakdown of the Data Check in sense byte 0. Sense byte 10 designates the track in error (TIE), excluding the parity track, which is in sense byte 9.

<table>
<thead>
<tr>
<th>BIT 7</th>
<th>BIT 6</th>
<th>BIT 5</th>
<th>BIT 4</th>
<th>BIT 3</th>
<th>BIT 2</th>
<th>BIT 1</th>
<th>BIT 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>TIE 7</td>
<td>TIE 6</td>
<td>TIE 5</td>
<td>TIE 3</td>
<td>TIE 9</td>
<td>TIE 1</td>
<td>TIE 8</td>
<td>TIE 2</td>
</tr>
</tbody>
</table>
ASCII Address 4267

BIT 0  BIT 1  BIT 2  BIT 3  BIT 4  BIT 5  BIT 6  BIT 7

READ ERROR SYMPTOM CODE (RESC)

This byte contains the error symptom code for read errors. The upper 4 bits are the routine and the lower 4 are the error symptom code.

ASCII Address 4268

Sense Byte 11 - Sense byte 11 is the Device Status byte (paragraph 4.9.2.2).

BIT 7  BIT 6  BIT 5  BIT 4  BIT 3  BIT 2  BIT 1  BIT 0

READY  ONLINE  REWIND  FILE  PROTECTED  GAP  CONTROL  HIGH  SPEED  BOT  EOT
Sense Byte 12 - Sense byte 12 represents drive status for the last command issued.

Bit 7 - REVERSE. When set, indicates Reverse tape motion; when reset, indicates Forward tape motion.

Bit 6 - WRITE. When set, indicates a Write operation; when reset, indicates a Read operation.

Bit 5 - DATA SECURITY ERASE (DSE). When set, indicates a Data Security Erase.

Bit 4 - GCR. When set, indicates GCR mode; when reset, indicates PE mode.

Bit 3 - VARIABLE LONG GAP. When set, indicates Variable Long Gap; when reset, indicates Normal Gap.

Bit 2 - START/STOP MODE. When set, indicates Start/Stop mode; when reset, indicates Streaming mode.

Bit 1 - Not Used.

Bit 0 - Not Used.
ASCII Address 426A

This byte represents diagnostic status from the drive.

Bit 7 - REMOTE DIAGNOSTIC INHIBIT.

Bit 6 - REMOTE DIAGNOSTIC. A diagnostic test was being executed from the host.

Bit 5 - LWR I/F. A Loop Write-to-Read diagnostic test was being executed on the Drive/Formatter interface.

Bit 4 - LWR PE. A Loop Write-to-Read diagnostic test was being executed in PE mode through the drive's read/write hardware.

Bit 3 - LWR GCR. A Loop Write-to-Read diagnostic test was being executed in GCR mode through the drive's read/write hardware.

Bit 2 - Not Used.

Bit 1 - LOCAL DENSITY SELECT.

Bit 0 - GCR DEFAULT DENSITY.
ASCII Address 426B

Sense Byte 13 - Sense byte 13 represents drive status associated with a device interrupt.

Bit 7 - COMMAND REJECT. An invalid command was received from the STU adapter. Rejected command is available at ASCII Address 426C.

Bit 6 - INTERVENTION REQUIRED. A condition must be corrected by the operator or host system before normal operation can be resumed.

Bit 5 - DIAGNOSTIC REQUEST. The drive notified the Formatter that a local diagnostic is to be executed.

Bit 4 - DENSITY CHANGE.

Bit 3 - AGC CHECK. The drive could not set up AGC correctly in GCR mode.

Bit 2 - RESET KEY. The RESET switch on the drive panel was activated.

Bit 1 - REVERSE IN BOT. BOT was encountered while the drive was going in Reverse.

Bit 0 - AIRFLOW/TEMPERATURE CHECK.
ASCII Address 426C
COMMAND CODE. This contains a representation of the drive's last rejected command code.

ASCII Address 426D
MARGINAL CONDITION CODE.
Bit 7 - HSPD Up Ramp Time-out of marginal limits
Bit 6 - LSPD Up Ramp Time-out of marginal limits
Bit 5 - HSPD Down Ramp Time-out of marginal limits
Bit 4 - LSPD Down Ramp Time-out of marginal limits
Bit 3 - HSPD Speed
Bit 2 - LSPD Speed
Bit 1 - LSPD AGC
Bit 0 - HSPD AGC

ASCII Address 426E
FAULT/TEST COMPLETION CODE. This byte contains a representation of the internally detected failure mode when a hard error occurs. This is the code displayed on the operator control panel. In remote diagnostics, this byte contains the test completion code.
ASCII Address 426F

SUB-FAULT/SUB-TEST COMPLETION CODE. This byte contains a representation of the internally detected sub-fault code when a hard error is detected. In remote diagnostics, the byte contains the test subcompletion code.

ASCII Address 4270

UNIT NUMBER. This byte contains a representation of the unit identification number.

ASCII Address 4271

MICROCODE REVISION LEVEL. This byte contains a representation of the microcode revision level.

4.10.2 STI Interface Controller Module

The commands from a host are transferred from the host to the STI module through the L0108-YB Tape Data Channel (TDC) module mounted in an HSC. Appendix D contains a functional description of the STI module and information about STI protocol.

Since the STI module (in the TA81) communicates with the same Formatter modules as the TMSCP module (in the TU81), the descriptions of the interface lines, commands, status information, and ASCII port printout provided in the previous paragraphs also apply to the STI Interface module.
4.11 INTERFACE AND TIMING CONSIDERATIONS

4.11.1 Motion Characteristics
The transport has two operational speeds: 25 ips and 75 ips. Selection of either speed is made at the interface, with 25 ips being the default mode. Also, following a rewind operation, the transport automatically reverts to 25 ips.

In the ensuing discussions, read operations represent all read-type operations such as READ, SPACE and SEARCH. Similarly, write operations represent all write-type operations such as WRITE DATA, ERASE and WRITE FILE MARK.

4.11.2 Start/Stop Mode
In the start/stop mode, the transport operates similar to a conventional 1/2 inch tape unit. It accelerates the tape when a command is received and stops the tape within the IBG. A long IBG of 1.2 inch nominal in PE or 0.6 inch in GCR may be commanded as well as the normal or 0.7 inch nominal IBG in PE or 0.4 inch in GCR.

4.11.2.1 Read Operations - After a block has been successfully traversed, the tape is brought to a complete stop to await the next command. The microprocessor delays the subsequent start if the time since the last start is less than 80 ms.

NOTE
In start/stop mode, the tape is stopped between records regardless of reinstruct timing.

4.11.2.2 Write Operations - Tape control is the same as in the Read case; the 80 ms restriction also applies. Note that the nominal IBG written in this mode is 0.7 inch in PE and 0.4 inch in GCR.

4.11.2.3 Other Start/Stop Motion Characteristics - Whenever a change from read to write mode is experienced (forward direction), a "jog" operation is performed in order to position the erase within the IBG. The time to execute the jog operation is nominally 191 milliseconds in PE and (TBD) in GCR. When changing from Write to Read Reverse or Rewind, a Forward Jog to erase a full gap is inserted by the transport. This insures that there will be no glitch in the initial gap when the write head is turned off. Time to execute the Forward Jog is 120 milliseconds in PE and (TBD) in GCR.
4.11.3 Streaming Modes (25 ips and 75 ips)
The streaming modes are high performance operating modes designed to accommodate contiguous transfers of many data blocks to or from tape. Unlike the start/stop mode, tape acceleration and deceleration cannot be accomplished within the Interblock Gap (IBG). In order to efficiently utilize the streaming mode, tape motion must be sustained by commanding successive data operations. This is accomplished by issuing subsequent commands to the transport during the time the transport is traversing the IBG. (This command window is referred to as the command reinstruction time.) Should a follow-up command not be received during the reinstruction interval, a repositioning cycle is required. (A Reverse command can be received during the initial down ramp and reverse ramp up, and will be executed without going through the complete repositioning cycle.) By way of illustration, consider this 75 ips case. Assume that the transport is in PE mode and has just completed a write data operation; if the normal IBG length of 0.6 inch is commanded by the system, then the system has 6.0 ms to respond with a subsequent Write command in order for streaming mode to be sustained. If the subsequent WRITE command is not received by the end of the reinstruction interval, the transport repositions itself in anticipation of the next streaming mode command.

There are three sequences of events which generally describe the motion characteristics of the transport in the streaming mode. These sequences are:

- Case 1 - Command Received During Reinstruction Interval
- Case 2 - Command Received During Repositioning Cycle
- Case 3 - Command Received Following Repositioning Cycle

These three sequences are applicable to both forward and reverse operations and are described individually on the following pages. First, a more general discussion of streaming mode motion characteristics is presented.

(See Figure 4-38) In order for the transport to perform a data operation on Block N + 1 from a stopped position (point E), it must first accelerate and be up to speed at point F as referenced to the read head in the case of a read-type operation, or erase head in the case of a write-type operation. For the case where the transport has just completed a data operation on Block N and a repositioning cycle is required, the transport begins the repositioning cycle at point B and traverses path BCDE. The transport then positions itself at point E in anticipation of the next operation. The transport presumes the next operation to be a streaming mode operation on Block N + 1. A sequence chart is presented in Table 4-1 which identifies transport streaming mode motion sequences for combinations of previous and present command issuances.
In all cases, the next command is received during the reinstruct time. This chart refers to the diagram of Figure 4-38.

**Figure 4-38.** STREAMING MODE VELOCITY DIAGRAM
Table 4-1. STREAMING MODE MOTION SEQUENCE CHART

<table>
<thead>
<tr>
<th>PREVIOUS COMMAND</th>
<th>FORWARD READ-TYPE</th>
<th>REVERSE READ-TYPE</th>
<th>WRITE-TYPE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Forward Read-Type</td>
<td>Path ABF</td>
<td>Paths ABC, CHDG</td>
<td>Path ABCDEF</td>
</tr>
<tr>
<td>Reverse Read-Type</td>
<td>Paths HDE, EABF</td>
<td>Path HDG</td>
<td>Paths HDE, EABF</td>
</tr>
<tr>
<td>Write-Type</td>
<td>Not Recommended</td>
<td>Paths ABC, CHDG</td>
<td>Path ABF</td>
</tr>
</tbody>
</table>

4.11.3.1 Case 1 (Non-Stop) - Command Received During Reinstruction Interval. A command is received sometime during the command reinstruct period following the data operation on Block N. Note that the velocity profile at the bottom of the figure indicates that full velocity is maintained without interruption through the processing of Block N and N + 1 (see Figure 4-39).

4.11.3.2 Case 2 (Momentary Stop) - Command Received During Repositioning Cycle. A command is not received during the Command Reinstruct period, but rather is received during the Repositioning Cycle. The diagram illustrates, in the distance domain, the sequence of events with respect to the transport motion and the command transfer (see Figure 4-40).
Figure 4-39. TAPE MOTION CONTROL - Case 1
The velocity profile (Figure 4-40) illustrates, in the time domain, tape velocity characteristics. Looking at the diagram of Figure 4-41, it can be seen that the tape stops only momentarily to change direction. The velocity profile identifies the time sequence of events. The correspondence between the time and distance portrayals in sequence is as follows:

**EVENT** | **Velocity Profile Position**
---|---
Steady Speed Period | Up to Point A
Forward Motion Deceleration | A-B
Tape Motion Stopped Momentarily | B
Reverse Motion Acceleration | B-C
Full Speed Reverse Motion | C-D
Reverse Motion Deceleration | D-E
Tape Motion Stopped Momentarily | E
Forward Motion Acceleration | E-F
Steady Speed Forward Through Data Block N + 1 | Point F and On

Figure 4-40. VELOCITY PROFILE - Case 2
Figure 4-41. TAPE MOTION CONTROL - Case 2
4.11.3.3 Case 3 (Wait For Command) - Command Received Following Repositioning Cycle (Figure 4-42). Very similar to Case 2 except that the subsequent command is not received until the tape has come to rest at point El. The tape is then not accelerated until time E2 when the new command is received. Other than for this delay in receiving the next command, the correspondence between the time and distance domain portrayals is the same for Cases 2 and 3 (refer to Figure 4-43).

<table>
<thead>
<tr>
<th>EVENT</th>
<th>Velocity Profile Position</th>
</tr>
</thead>
<tbody>
<tr>
<td>Steady Speed Period</td>
<td>Up to Point A</td>
</tr>
<tr>
<td>Forward Motion Deceleration</td>
<td>A-B</td>
</tr>
<tr>
<td>Tape Motion Stopped Momentarily</td>
<td>B</td>
</tr>
<tr>
<td>Reverse Motion Acceleration</td>
<td>B-C</td>
</tr>
<tr>
<td>Full Speed Reverse Motion</td>
<td>C-D</td>
</tr>
<tr>
<td>Reverse Motion Decelerization</td>
<td>D-E1</td>
</tr>
<tr>
<td>Tape Motion Stopped While</td>
<td></td>
</tr>
<tr>
<td>Awaiting New Command</td>
<td></td>
</tr>
<tr>
<td>Forward Motion Acceleration</td>
<td>E1-E2</td>
</tr>
<tr>
<td>Steady Speed Forward Through Data Block N+1</td>
<td>E2-F</td>
</tr>
<tr>
<td></td>
<td>Point F and On</td>
</tr>
</tbody>
</table>

Important to note is that the transport performs all repositioning without system or controller intervention.

![Figure 4-42. VELOCITY PROFILE - Case 3](image-url)
Figure 4-43. TAPE MOTION CONTROL - Case 3
4.11.4 25 ips Mode Control

The transport automatically switches between 25 ips streaming mode and 25 ips start/stop mode in response to system usage. Essentially, when repositioning becomes excessive in streaming mode, rather than continue to 'thrash', the STU will switch to start/stop mode.

The transport switches back to streaming mode when the command Reinstruct Time consistently reduces to a value that would allow streaming.

NOTE

To avoid 'jog' delays, mode switching is done at 25 ips rather than when stationary. In essence, a mode switch takes effect at the end of the block in process.
Section 5 - MAINTENANCE

5.1 GENERAL
The first portion (paragraphs 5.2 and 5.3) of the maintenance section contains instructions on how to remove and replace all field replaceable parts or assemblies. Location and identification of assemblies can be referenced to the TU81/TA81 Illustrated Parts Breakdown (EK-TUA81-IP).

Reference into the removal/replacement procedures is primarily via the diagnostic test documentation and fault code interpretation found in the TU81/TA81 Pathfinder (EK-TUA81-SV). Verification tests follow each of the replacement procedures so that the integrity of the replaced assembly can be ensured, prior to returning the transport to on-line status.

The removal/replacement procedures follow a concept of modular (assembly) replacement only. Individual circuit troubleshooting or assembly repair are not recommended and are, therefore, not within the scope of this manual.

Unless otherwise specified, in all procedures it is assumed that the tape has been unloaded, the transport is powered down, and the input power cord is disconnected.

The second portion (paragraph 5.4) of this section describes the TU81/TA81 diagnostic test procedures and the resident tests used for both troubleshooting and operational verification of the TU81/TA81 subsystem. Corrective action in the diagnostic section is of a general nature and should not be used exclusively for transport troubleshooting. Refer to the TU81/TA81 Pathfinder (EK-TUA81-SV) for more detailed test descriptions and fault isolation procedures. Also described are the ASCII port diagnostics.

5.2 ACCESS TO COMPONENTS
Components located on the underside of the tape deck can be accessed for maintenance purposes by placing the tape deck in the maintenance position. Using Figure 5-1 for reference, proceed as follows:

- Maintenance Position
  1. Place the top cover in the fully opened position.
  2. Using a 5/32 inch Allen wrench, open the front door.
Figure 5-1. TU81/TA81 MAINTENANCE ACCESS
3. Using a straight slot screwdriver, rotate the pawl fastener on the front left corner of the tape deck one-quarter turn counterclockwise to release the deck. Rotate the fastener six more turns counterclockwise to disengage the pawl fully.

4. While pressing down on the front of the tape deck, pull out on the ring of the spring-loaded tape deck latch. With the latch handle extended, pull the tape deck upward and allow the front of the tape deck to rise.

5. Release the tape deck latch and manually tilt the front of the tape deck up until the latch engages and the tape deck is locked in the vertical position. For easier access to some components, the tape deck can be moved from the vertical position to the tilted position for maintenance. To move the tape deck from the vertical to the tilted position, push the top of the tape deck back slightly to relieve pressure on the latch and pull out the latch. Keep pushing the top of the tape deck back until the latch engages in the tilted position.

CAUTION

Use care not to snag or chafe the control panel cable or any other cables when positioning the tape deck.

Operation Position

1. To return the tape deck to the operating position, pull the tape deck latch out and manually place the deck in the horizontal position until the latch engages. Secure the tape deck by turning the pawl fastener clockwise.

5.2.1 Top Cover Interlock Switch Defeat

When servicing the transport, the Field Service Engineer may need to operate the unit and run diagnostic tests with the top cover open. To bypass the safety interlock switch, insert the defeat tool (supplied in the CD Kit) into the interlock latch. This keeps the interlock switch pressed down, simulating the "top cover closed" condition. See Figure 5-2.
Figure 5-2. COVER INTERLOCK DEFEAT TOOL
5.3 REMOVAL/REPLACEMENT PROCEDURES

Table 5-1. REMOVAL/REPLACEMENT INDEX

<table>
<thead>
<tr>
<th>ASSEMBLY</th>
<th>PARA. NO.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Drive Cover Assembly</td>
<td>5.3.1</td>
</tr>
<tr>
<td>Tape Cleaner Assembly</td>
<td>5.3.2</td>
</tr>
<tr>
<td>Top Cover Interlock Switch</td>
<td>5.3.3</td>
</tr>
<tr>
<td>File Protect Sensor</td>
<td>5.3.4</td>
</tr>
<tr>
<td>EOT/BOT Sensor Assembly</td>
<td>5.3.5</td>
</tr>
<tr>
<td>Take-Up Reel Hub Assembly</td>
<td>5.3.6</td>
</tr>
<tr>
<td>Take-Up Reel Motor Assembly</td>
<td>5.3.7</td>
</tr>
<tr>
<td>Supply Reel Hub Assembly</td>
<td>5.3.8</td>
</tr>
<tr>
<td>Supply Reel Motor Assembly</td>
<td>5.3.9</td>
</tr>
<tr>
<td>Supply Motor Tach and Sensor</td>
<td>5.3.10</td>
</tr>
<tr>
<td>Air Bearing Sensor</td>
<td>5.3.11</td>
</tr>
<tr>
<td>Supply &amp; Take-Up Air Bearing Spring Guide</td>
<td>5.3.12</td>
</tr>
<tr>
<td>Pneumatic Pump Assembly</td>
<td>5.3.13</td>
</tr>
<tr>
<td>Pressure Regulator &amp; Filter Assembly</td>
<td>5.3.14</td>
</tr>
<tr>
<td>Magnetic Head Assembly</td>
<td>5.3.15</td>
</tr>
<tr>
<td>Control Panel Assembly</td>
<td>5.3.16</td>
</tr>
<tr>
<td>Cooling Fan Assembly</td>
<td>5.3.17</td>
</tr>
<tr>
<td>Power Supply</td>
<td>5.3.18</td>
</tr>
<tr>
<td>Write Driver/Read Amplifier/Servo Control Modules</td>
<td>5.3.19</td>
</tr>
<tr>
<td>Formatter Read Module</td>
<td>5.3.20</td>
</tr>
<tr>
<td>Formatter Write Module</td>
<td>5.3.21</td>
</tr>
<tr>
<td>Interface Controller Module</td>
<td>5.3.22</td>
</tr>
<tr>
<td>Power Amplifier Module</td>
<td>5.3.23</td>
</tr>
<tr>
<td>Capacitor</td>
<td>5.3.24</td>
</tr>
</tbody>
</table>

NOTE

The TU81 cable diagram is shown in Figure 5-2A. The TA81 cable diagram is shown in Figure 5-2B.

Appendix B shows the location of electronic modules in the tape transport and their layout.
5.3.1 Drive Cover Assembly

Removal

1. Place the tape deck in the maintenance position (paragraph 5.2).

2. Loosen the nuts and the screws securing the cover and remove the drive cover assembly (Figure 5-3). (The drive cover assembly consists of the drive cover with attached foam strips and grommet.)

Replacement

1. Place the drive cover assembly in position so that the cooling fan wires are placed in the feed-thru hole.

2. Secure the cover with the nuts and the screws.

3. Return the tape deck to the operating position.
Figure 5-3. DRIVE COVER
5.3.2 Tape Cleaner Assembly

Removal

1. Remove the tape path cover and magnetic head covers from the tape deck.

2. Loosen the two mounting screws and remove the cleaner assembly from the tape deck. See Figure 5-4.

3. Remove screws, lockwashers and cover plate from the blade housing.

4. Slide the platform out from the tape cleaner assembly.

![Diagram of Tape Cleaner Assembly](image)

Figure 5-4. TAPE CLEANER

**CAUTION**

Handle the assembly with care. The cleaner blades are both brittle and sharp.

**NOTE**

The defective tape cleaner must be replaced as a complete assembly.
5.3.2 Tape Cleaner Assembly (Cont'd)

**Replacement**

1. Inspect the cleaner blades for damage. If the blades are chipped or damaged, replace the entire assembly.

2. If the blades are not damaged, clean the platform and reinstall. When installing the platform, make sure that the flanges are positioned so that the platform fits firmly inside the cleaner assembly.

3. Install the cover plate, two washers and mounting screws.

4. Position the assembly onto the guide pins on the tape deck and tighten the screws.

5. Reinstall the tape path and magnetic head covers.

**Verification Check**

1. No functional checks are necessary.
5.3.3 Top Cover Interlock Switch

Removal

1. Place the tape deck in the maintenance position. Remove the four labeled slip-on connectors from the interlock switch connectors. (If any wires are not labeled, identify and mark each wire for reassembly.) See Figure 5-5.

2. Remove the two mounting screws securing the switch plate to the tape deck. Remove the switch and the switch plate.

3. Press the top and the bottom release tabs on the switch to separate the switch from the switch plate.

Figure 5-5. TOP COVER INTERLOCK SWITCH (MAINTENANCE VIEW)
5.3.3 Top Cover Interlock Switch (Cont'd)

Replacement

1. Assemble the switch to the switch plate.

2. Position the switch assembly on the rear of the tape deck so that the connector numbers on the switch correspond to the numbers stencilled on the tape deck.

3. Insert the two hex mounting screws. Position the top cover door so that the interlock switch can be aligned with the actuating stud on the door. Tighten the switch mounting screws when the center of the switch front is aligned with the actuating stud.

4. Attach the slip-on connectors to the appropriate studs of the interlock switch. Refer to Figure 5-5 for wire and connector positions. Return the tape deck to the operating position.

Verification Check

1. Thread tape. Do not load. Execute Operator Diagnostic Test #01.
5.3.4 File Protect Sensor

Removal
1. Remove the tape reel from the supply hub.
2. Remove the four mounting screws and the file protect sensor cover plate from the tape deck. See Figure 5-6.
3. Remove the mounting screw and washer securing the file protect sensor to the tape deck.
4. Detach connector W3P6 from the sensor and discard the sensor.

Figure 5-6. FILE PROTECT SENSOR ALIGNMENT
5.3.4 File Protect Sensor (Cont'd)

Replacement

NOTE

See Figure 5-6 for sensor alignment and cable plug connection.

1. Place the sensor on the tape deck and secure with the mounting screw and washer.

2. Attach connector W3P6 to the sensor pins.

3. Reinstall the sensor cover plate and secure it to the tape deck with four mounting screws.

Verification Checks

1. Thread a write-enabled tape and perform a load operation. Observe that the FILE PRO indicator is not lighted.

2. Unload tape and remove the write enable ring. Thread tape, perform a load operation, and observe that the FILE PRO indicator is lighted.
5.3.5 EOT/BOT Sensor Assembly

Removal

1. Remove the tape path cover and magnetic head cover from the tape deck.

2. Remove connector W3P1 from the EOT/BOT assembly.

3. Remove the flat head mounting screw from the assembly base-mount and lift the assembly from the tape deck. See Figure 5-7.

NOTE

The defective sensor must be replaced as a complete assembly.

Figure 5-7. EOT/BOT SENSOR

Replacement

1. Position the EOT/BOT assembly onto the tape deck and install the flat head mounting screw.

2. Thread tape onto the take-up reel. Align the EOT/BOT assembly with the tape.
5.3.5 EOT/BOT Sensor Assembly

Replacement (Cont'd)

3. Tighten the flat head mounting screw.

4. Attach connector W3P1 to the assembly as shown. If excess cable exists, position the cable so that the excess is at the rear of the tape deck.

5. Install the magnetic head cover and the tape path cover.

Verification Checks

NOTE

If available, use a 600 foot reel of tape with properly installed EOT/BOT markers to reduce test time.

1. Load a reel of tape onto the supply hub and thread tape so that the BOT marker is located before the EOT/BOT assembly.

2. Perform a load operation and observe that the tape loads and positions itself at the BOT marker (the BOT indicator lights).

3. Execute Field Service Diagnostic Test #44 to verify the operation of the EOT sensor.
5.3.6  Take-Up Reel Hub Assembly

Removal

1. Remove the four mounting screws from the take-up reel hub cover and remove the cover from the hub assembly. See Figure 5-8.

2. Remove the three Allen screws, lockwashers and plain washers securing the reel to the motor shaft assembly.

3. Remove the take-up reel from the transport.

Replacement

CAUTION

If a new reel is being installed, inspect the reel edges for burrs or cracks that could cause tape damage.

1. Replace the take-up reel on the transport.

2. Replace the three Allen screws, lockwashers, and plain washers securing the reel to the motor shaft assembly.

3. Replace the cover on the hub assembly and install the four mounting screws.

Verification Checks

1. Manually rotate the tape reel to ensure that the reel does not contact the tape deck.

2. Load a known good reel of tape and observe the reel during tape motion. The tape should not contact the reel flanges.
Figure 5-8. TAKE-UP REEL/SUPPLY REEL HUB ASSEMBLIES
5.3.7 Take-Up Reel Motor Assembly

**Removal**

1. Perform the Removal procedure for the Take-up Reel Hub Assembly (paragraph 5.3.6).

2. Place the tape deck in the maintenance position and remove the drive cover (paragraph 5.3.1).

3. Remove connector W3P2 from the tach assembly on the take-up motor.

4. Remove connector B3P1 from the Power Amplifier module (jack J1 on the power amplifier module).

5. Remove the four mounting screws securing the motor to the tape deck. See Figure 5-9. Remove the motor from the transport.

**Replacement**

**NOTE**

The reel motor and tach must be replaced as an assembly.

**CAUTION**

When installing the motor, make sure there are no loose wires between the motor mounting plate and tape deck.

1. Position the motor on rear of the tape deck so that the B3P1 cable extends from the lower right. Secure the motor with the four mounting screws.

2. Attach connector B3P1 to J1 on the Power Amplifier module.

3. Attach connector W3P2 to the tach assembly on the motor.

4. Install the drive cover and return the tape deck to the operating position.

5. Perform the Replacement procedure for the Take-up Reel Hub Assembly.
5.3.7 Take-Up Reel Motor Assembly (Cont'd)

Verification Check

1. Execute Field Service Diagnostic Test #37 (refer to TU81/TA81 Pathfinder for Diagnostic Test 37 requirements).

2. Execute Field Service Test #48.

3. Thread tape. Do not load. Execute Operator Diagnostic Test #01.

Figure 5-9. TAKE-UP MOTOR ASSEMBLY
5.3.8 Supply Reel Hub Assembly

Removal (Refer to Figure 5-8)

1. Press the center button on the hub to put the hub into the unlatched position.

2. Locate the slot opening on the periphery of the cover. Insert a small blade screwdriver into the slot and twist to unsnap the cover from the hub assembly.

3. Place the hub assembly in the latched position by pressing the cam carrier.

**CAUTION**

Make sure that the hub is latched before proceeding with further removal. If the hub is unlatched, parts may fall off.

4. Remove the three large shoulder screws from the cam carrier. The hub assembly can then be removed from the tape deck.

Replacement

1. Position the hub assembly onto the motor shaft assembly and secure with three large shoulder screws.

2. Install the cover on the face of the hub assembly.

Verification Checks

1. Mount the tape reel onto the hub assembly. The reel should mount easily onto the hub and against the bottom flange.

2. Latch the reel onto the hub. Make sure the reel is securely fastened.

3. Load a known good quality tape and observe the reel during tape motion. The tape should not contact the reel flanges.

4. Thread tape. Do not load. Execute Operator Diagnostic Test #01.
5.3.9  Supply Reel Motor Assembly

**IMPORTANT**

The supply reel motor assembly is not supplied as part of the spare parts list: the spared take-up reel motor assembly must be disassembled and the motor used as a replacement for the supply motor.

**Removal**

1. Perform the Removal procedure for the supply reel hub assembly (paragraph 5.3.8). Place the tape deck in the maintenance position and remove the drive cover (paragraph 5.3.1).

2. Remove connector B1P1 from J3 on the Power Amplifier module.

3. Remove the tach cover and mounting screws from the motor (Figure 5-10). Retain for reuse.

4. Remove connector W3P5 from the tach assembly on the motor.

5. Remove the four mounting screws securing the motor to the tape deck. Remove the motor from the tape deck.

6. Remove the mounting screw and the sensor from the mounting plate on the supply reel motor. See Figure 5-10. Retain for reuse.

7. Loosen the two set screws securing the tach to the motor shaft and remove the tach from the shaft. Retain for reuse.

8. Remove the four screws securing the mounting plate and remove the plate from the supply reel motor. Retain for reuse.
Figure 5-10. SUPPLY MOTOR ASSEMBLY
5.3.9 Supply Reel Motor Assembly

Removal (Cont'd)

9. Disassemble the spared take-up reel motor assembly as follows: (see Figure 5-9)

a. Remove the two mounting screws and the tach cover from the motor assembly.

b. Remove the two mounting screws securing the tach sensor to the reel motor. Remove the tach sensor from the reel shaft and the tach wheel.

c. Loosen the set screw and remove the tach wheel from the motor shaft.

Replacement

1. Place the mounting plate (from step 8 of Removal) onto the rear of the new motor and secure with four mounting screws.

2. Assemble the sensor and tach wheel (from steps 6 and 7 of Removal) onto the motor mounting plate and shaft as shown in Figure 5-11 and adjust per paragraph 5.3.10 of Replacement.

CAUTION

When installing the new motor, make sure there are no loose wires between the motor mounting plate and tape deck.

3. Position the motor on the rear of the tape deck so that the BlPl cable extends from the right. Secure the motor with four mounting screws.


5. Attach connector W3P5 to the tach sensor pins as shown in Figure 5-11.

6. Install the tach cover and secure with the four mounting screws.
5.3.9 Supply Reel Motor Assembly (Cont'd)

Replacement (Cont'd)

7. Install the drive cover and return the tape deck to the operating position.

8. Perform the Replacement procedure for the Supply Reel Hub Assembly.

Verification Check

1. Thread tape. Do not load. Execute Operator Diagnostic Test #01.
.3.10 Supply Motor Tach and Sensor

Removal

1. Place the tape deck in the maintenance position and remove the drive cover (paragraph 5.3.1).

2. Remove four mounting screws and the tach cover from the supply motor. See Figure 5-10.

3. Remove connector W3P5 from the sensor pins.

4. Remove the mounting screw and the sensor from the mounting plate.

5. Loosen the two set screws securing the tach to the motor shaft and remove the tach.

Replacement (See Figure 5-11)

1. Insert the tach wheel on the motor shaft. Position the tach for a 0.030 ± 0.005 inch clearance between the tach and the sensor mounting plate.

2. Install the sensor on the mounting plate and position for a clearance of 0.150 ± 0.01 inch between the sensor and the tach. Tighten the sensor mounting screw.

Figure 5-11. TACH WHEEL/SENSOR ALIGNMENT
5.3.10 Supply Motor Tach and Sensor

Replacement (Cont'd)

3. Attach connector W3P5 to the sensor pins.

4. Install the tach cover and secure with the four mounting screws.

5. Replace the drive cover and return the tape deck to the operating position.

Verification Check

1. Thread tape. Do not load. Execute Operator Diagnostic Test #01.
5.3.11  Air Bearing Sensors

Removal

NOTES

Replacement parts for the air bearing assembly are contained in Refurbishment Kit P/N 29-24359. This kit contains a supply air bearing spring guide, a take-up air bearing spring guide, a sensor, a small O ring, and a large O ring. If a sensor is replaced, it is recommended that the appropriate spring guide and both O rings also be replaced.

The supply air bearing spring guide and the take-up air bearing spring guide are not interchangeable.

1. Perform steps 1 thru 6 of paragraph 5.3.19 (Write Driver/Read Amplifier/Servo Control Modules Removal).

2. Remove connector Pl from the sensor pins.

3. To gain access to the screws holding the air bearing, remove the screws holding the logic cage and move the cage enough to access the air bearing mounting screws. See Figure 5-12. DO NOT remove the tie-wraps holding the cables to the cage.

4. Remove the mounting screws and washers from the air bearing assembly (the tape path cover on the top of the tape deck will hold air bearings in place at this time).

CAUTION

Take care not to snag or chafe the control panel cable or any other cable when positioning the tape deck.

5. Return the tape deck to the operating position.

6. Remove the tape path cover and lift the air bearings away from the tape deck.
5.3.11 Air Bearing Sensor

Removal (Cont'd)

7. Remove the O ring from the air bearing housing. See Figure 5-13.

8. Remove the two socket head screws and washers securing the sensor to the rear of the air bearing. Remove the sensor and the small O ring from the bearing housing.

9. Replace the spring guides as described in paragraph 5.3.12.

Replacement

1. Insert a new small O ring in the opening at the rear of the sensor.

2. Position the sensor on the air bearing so that the connector pins are positioned towards the outside of the air bearing. Secure the sensor with the mounting screws and washers.

Figure 5-12. LOGIC CAGE
5.3.11 Air Bearing Sensor

Replacement (Cont'd)

3. Insert the large O ring into the aperture at the rear of the air bearing housing.

4. Place the air bearing assembly onto the tape deck using locating pin for positioning. Install the tape path covers to hold the air bearings in position.

5. Place the tape deck in the tilted maintenance position. Secure the air bearings with mounting screws and washers.

6. Replace the screws the holding logic cage. See Figure 5-12.

7. Attach connector Pl to the sensor pins. See Figure 5-11 for pin orientation.

8. Perform steps 4 through 9 of paragraph 5.3.19 (Write Driver/Read Amplifier/Servo Control Modules Replacement).

Verification Check

1. Thread tape. Do not load. Execute Operator Diagnostic Test #01.

Figure 5-13. AIR BEARING SENSORS
5.3.12 Supply and Take-Up Air Bearing Spring Guide

**Removal**

**NOTE**

Replacement parts for the air bearing assembly are contained in Refurbishment Kit P/N 29-24359. This kit contains a supply air bearing spring guide, a take-up air bearing spring guide, a sensor, a small O ring, and a large O ring. If a spring guide is being replaced, it is recommended that both the supply air bearing spring guide and the take-up air bearing spring guide be replaced.

1. Remove the tape path cover and the magnetic head cover from the tape deck.

2. Remove the two phillips head screws securing the supply spring guide, isolator, and the guard to the bearing housing. See Figure 5-14.

3. Remove the spring guard, isolator, and the guide from the housing.

4. Repeat steps 2 and 3 to remove the take-up spring guide.

**Replacement**

1. Place the supply rear spring guide (P/N 77004255), isolator, and the guard into the bearing housing. Holes for the mounting screws provide positive alignment of both parts to the housing.

2. Secure the guide with two phillips head screws.

3. Repeat steps 1 and 2 above using spring guide (P/N 77004254) to replace the take-up spring guide.

4. Install the tape path cover and magnetic head cover on the tape deck.
5.3.12 Air Bearing Spring Guide (Cont'd)

Verification Checks

1. Thread tape. Do not load. Execute Operator Diagnostic Test #01.

2. Visually observe the tape edge for no damage.

The supply spring guide and the take-up spring guide are not interchangeable.

Figure 5-14. AIR BEARING SPRING GUIDE
5.3.13 Pneumatic Pump Assembly

Removal

1. Place the tape deck in the maintenance position and remove the drive cover (paragraph 5.3.1).

2. Detach the two pneumatic tubes from the filter box assembly. See Figure 5-15.

3. Remove the drive cover to access the pneumatic pump (paragraph 5.3.1).

4. Remove connector W4P2 from the power supply.

5. Remove the pneumatic tube connected from the tape deck nipple to the pneumatic pump.

NOTE

Detach any wiring that may interfere with removal of the pneumatic pump assembly.

6. Remove the four mounting screws and washers securing the pneumatic assembly to the tape deck. Carefully withdraw the assembly from the transport.

Replacement

1. Position the pneumatic pump assembly to the rear of the tape deck and secure with washers and mounting screws.

2. Attach the pneumatic tubes from the compressor to the tape deck nipple.

3. Attach connector W4P2 to the power supply. Attach any wiring that was disconnected prior to the Removal procedure.

4. Install the drive cover and attach the two pneumatic tubes to the filter box assembly.
Verification Check

1. Thread tape. Do not load. Execute Operator Diagnostic Test #01.

Figure 5-15. PNEUMATIC PUMP ASSEMBLY
5.3.14 Pressure Regulator and Filter Assembly

**Removal**

**CAUTION**

Replace filters only when necessary. It should not be replaced on a PM schedule. Air pressure could be lost through the seals when removing and replacing the filter assembly.

**NOTE**

If only the pressure regulator is being replaced, perform Removal steps 1 and 2, Replacement steps 4 and 5, and the Verification Check. If the filter is being replaced, perform the entire Removal/Replacement and Verification Check procedures.

1. Place the tape deck in the maintenance position (paragraph 5.2) and remove the drive cover (paragraph 5.3.1).

2. Remove the pressure regulator by unscrewing the regulator from the filter box assembly. See Figure 5-16.

3. Remove the two pneumatic tubes from the IN and OUT nipples on the filter box.

4. Remove the four mounting screws securing the filter box and remove the filter box from the tape deck.

5. Remove the filter from the filter box.

**Replacement**

1. Position the filter into the filter box.

2. Secure the filter box to the tape deck with the four mounting screws. Check seals for leaks.

3. Install the two pneumatic tubes on IN and OUT nipples.

4. Screw the pressure regulator clockwise onto the filter box assembly.

5. Replace the drive cover and return the tape deck to the operating position.

**Verification Check**

1. Thread tape. Do not load. Run Operator Diagnostic Test 01.
Figure 5-16. FILTER BOX ASSEMBLY
5.3.15 Magnetic Head Assembly

Removal

1. Remove the tape path cover and the magnetic head cover from the tape deck.

2. From the top of the transport, detach read head connector W6P1, write head connector W5P1, and erase head wires P3/P4 from the magnetic head. See Figure 5-18.

NOTE
Before removing the head, tape a piece of soft material across the recording surface.

3. Perform steps 1 through 4 of paragraph 5.3.19 (Write Driver/Read Amplifier/Servo Control Modules, Removal).

4. From the rear of the tape deck, remove the read, write and erase connectors away from the magnetic head.

Figure 5-17. MAGNETIC HEAD ASSEMBLY
5.3.15 Magnetic Head Assembly

CAUTION

Refer to Figure 5-17 for the location of the head mounting screws. DO NOT loosen the head assembly screws; if loosened, the entire head must be replaced by a new assembly.

Removal (Cont'd)

5. Loosen the four head mounting screws. Hold the head against the tape deck while removing the four mounting screws, lockwashers, and flatwashers.

6. Carefully withdraw the magnetic head from the tape deck.

Replacement

NOTE

Before installing the magnetic head, ensure that the recording surface is protected with a soft material.

1. Place the magnetic head on the tape deck and position the guide pins into the head.

2. While holding the head in place, insert the flatwashers, lockwashers, and mounting screws. Tighten the four mounting screws.

3. Place the read and the write/erase cables through the tape deck.

4. From the top of the tape deck, attach the read, write and erase connectors to the magnetic head. See Figure 5-18. Remove the recording surface covering.

5. Perform steps 6 through 9 of paragraph 5.3.19 (Write Driver/Read Amplifier/Servo Control Modules Replacement).

6. Install the tape path cover and the magnetic head cover on the tape deck.
5.3.15  Magnetic Head Assembly (Cont'd)

Verification Checks

1. Clean the magnetic head recording surface with a soft lint-free cloth moistened with tape transport cleaner. Wipe the recording surface in same direction as tape motion.

2. Load a 3M777, or equivalent, write-enabled tape.

3. Move jumper W1 at location D23 on the Servo-Control module to the 1-2 position.

4. Execute Field Service Test 64 to set write current values.

Figure 5-18. MAGNETIC HEAD CONNECTORS
5.3.15 Magnetic Head Assembly

Verification Checks (Cont'd)

5. Execute Field Service Diagnostic Test #31. The test will complete with display 00.

6. Return jumper W1 at location D23 on the Servo/Control Module from the 1-2 position to the 2-3 position before the unit is powered down.

7. Thread tape. Do not load. Execute Operator Test #01. If the test is successful, the test terminates with display 00. If the test is unsuccessful, refer the display number to corresponding Fault Code in the TU81/TA81 Pathfinder.
5.3.16 Control Panel Assembly

Removal

1. Open the front cabinet door.

2. Remove connectors W13J1, W8P1, and W16P2 from the control panel.

3. Remove the four mounting screws from the control panel bracket and the ground strap connector from the door assembly.

4. Move the bracket away from the door assembly (FAULT switch and +5V cable still attached).

5. Remove the push-in clips (see Figure 5-19) securing the control panel to the mounting bracket.

6. Remove the control panel.

Figure 5-19. CONTROL PANEL ASSEMBLY
5.3.16 Control Panel Assembly (Cont'd)

Replacement
1. Install small connector W13J1 and align the mounting holes in the control panel with the holes in the bracket. Secure control panel with four push-in clips.

2. Place the control panel and bracket in position on the door assembly and install the four mounting screws. Attach the ground strap to the door assembly.

3. Install connectors W8P1 and W16P2 to the control panel assembly.

Verification Check
1. Thread tape. Do not load. Execute Operator Diagnostic Test #01.
5.3.17 Cooling Fan Assembly

Removal

1. Place the tape deck in the maintenance position. Remove the drive cover (paragraph 5.3.1) and detach the cooling fan connector from receptacle J3 on the power supply (Figure 5-20).

2. Remove the four hex nuts and washers and withdraw the fan assembly from the mounting studs.

Replacement

1. Place the fan on the mounting studs and install the four hex nuts and washers. Attach the cooling fan connector to receptacle J3 on the power supply.

2. Replace the drive cover. Place the tape deck in the operating position.

Verification Check

1. Power the transport on and check for air flow from fan.

Figure 5-20. COOLING FAN ASSEMBLY
5.3.18 Power Supply

Removal

1. Disconnect the power cable from the power supply. See Figure 5-22.
2. Tilt the tape deck into the maintenance position (paragraph 5.2).
3. Remove the cooling fan assembly (paragraph 5.3.17).
4. Detach all connectors from power supply. See Figure 5-21.
5. Place the tape deck in the operating position.

Figure 5-21. POWER SUPPLY CONNECTORS
6. Open the rear door of the cabinet.

7. Remove the frame stabilizing bar by removing the mounting screws. See Figure 5-22.

**CAUTION**

The power supply is attached to the tape deck by four screws. The two screws on the left are located in slots so that power supply can be slid out from under these screws for removal.

The power supply weighs approximately 4.1 Kg (9 lbs.).

---

**Figure 5-22.** POWER SUPPLY (REAR CABINET VIEW)
8. Loosen, but DO NOT REMOVE, the two mounting screws on the left side of the power supply.

9. Remove the two mounting screws on the right side of the power supply while supporting the power supply from the bottom.

10. Slide the power supply out of the slots on the left, and carefully remove the power supply from the cabinet.

Replacement

NOTE

If a new power supply is being installed, remove the cover and observe the position of the Voltage Select Card. See Figure 5-23. The position of this card must correspond to the input voltage defined on the equipment identification plate. The ends of the card are stencilled with "120V" and "220V" and indicating arrows. Make sure the card is connected to match the input voltage.

The card can be disconnected, turned upside down, and reconnected to the Main Power Supply module if required.

Figure 5-23. VOLTAGE SELECT CARD
5.3.18 Power Supply

Replacement (Cont'd)

1. From the rear of the transport, position the mounting slots on the left side of the power supply under the two loosened mounting screws.

2. Insert and tighten the two mounting screws on the right side of the power supply.

3. Tighten the two mounting screws on the left side.

4. Install the frame stabilizing bar and secure it with the mounting screws. Close the rear cabinet door.

5. Tilt the tape deck into the maintenance position.

6. Attach the connectors to the power supply as follows:

<table>
<thead>
<tr>
<th>POWER SUPPLY</th>
<th>CABLE</th>
</tr>
</thead>
<tbody>
<tr>
<td>J2</td>
<td>W4P2 Pneumatic Pump</td>
</tr>
<tr>
<td>J3</td>
<td>P1 Cooling Fan</td>
</tr>
<tr>
<td>J4</td>
<td>W7P1 TB1 Terminal Block</td>
</tr>
<tr>
<td>J5</td>
<td>W2P2 Servo/Control Module</td>
</tr>
<tr>
<td>J10</td>
<td>TB1 Terminal Block</td>
</tr>
</tbody>
</table>

7. Install the cooling fan assembly (paragraph 5.3.17).

8. Place the tape deck in the operating position.

9. Connect the power cable to the power supply.

Verification Checks

1. DC Voltage Checks - Using a digital voltmeter for all DC voltage measurements, connect the ground lead of the meter to pin 5 of the power terminal strip TB-1. See Figure 5-24. Connect the other meter lead to the points listed to test all DC voltages.
Figure 5-24. POWER TERMINAL STRIP TB-1
5.3.19 Write Driver/Read Amplifier/Servo Control Modules

NOTE
To service any of these modules, you must separate them from the logic cage and move them to the maintenance position (Figures 5-25 and 5-26). Refer to Chapter 5 of the TU81/TA81 Subsystem User Guide (EK-TUA81-UG) for instructions on removing the shipping and safety brackets.

CAUTION
Ensure that there is no undue stress placed on the wires or modules when removing the connectors.

Removal

1. Place the tape deck in the tilted maintenance position (paragraph 5.2).

2. Completely loosen both thumbwheels (top and bottom) to partially release the modules from the logic cage (Figure 5-26). Remove connectors W5P2 (to read/write head), W7P6, and W12P1 from the Write Driver Module (Figure 5-27).

3. Swing the modules slightly to the left. Remove both connectors (W7P5, W7P4) at the top of the Read Amplifier and Servo Control Modules (Figure 5-28).

4. Release the logic cage latch at the top-rear of the logic cage and temporarily slide the three-module assembly into the maintenance position (Figures 5-25 and 5-26).

5. From the Servo Control Module, remove connectors W3P8, W10P1, W8P1, and W2P1 (Figure 5-29). Remove connectors W6P2 (to read/write head), W12P2, and W12P3 from the Read Amplifier Module (Figure 5-28).

6. Ensure that all connectors have been removed. Remove one of the two Phillips screws from the bracket stop on the underside of the logic cage (Figure 5-26) and carefully remove the three-module assembly from the transport.
5.3.19 Write Driver/Read Amplifier/Servo Control Modules

Removal (Cont'd)

7. Remove the retaining bar from the logic cage (Figure 5-26).

8. Remove the read amplifier/write driver/servo control set of modules from the cage and the cabinet.

9. Remove the plastic clips at the top and bottom of the modules.

10. Loosen the upper thumbscrews 6 to 8 times at the top and bottom space brackets/blocks (Figure 5-26).

11. If you need to replace the Read Amplifier or Write Driver module, separate them by removing four standoff screws (Figures 5-27 and 5-28).

12. If you need to replace the Servo Control or Read Amplifier module, loosen the thumbscrews on the Read Amplifier module at J2/J9 and J3/J8 (Figure 5-28). Then slide the module to be replaced out of the brackets and separate the modules.

CAUTION

Avoid excessive stress on the boards by loosening the thumbscrews alternately and separating J2 from J9 and J3 from J8 as the screws are released.
Figure 5-25. WRITE DRIVER/READ AMP/SERVO CONTROL LOGIC CAGE
1. TOP THUMBSCREW (TOP AND BOTTOM HINGES) BACK OUT TO REMOVE READ AMPLIFIER MODULE.

2. BOTTOM THUMBSCREW (TOP AND BOTTOM HINGES) BACK OUT TO REMOVE SERVO CONTROL MODULE.

Figure 5-26. REMOVING WRITE DRIVER/READ AMP/ SERVO CONTROL MODULES
5.3.19 Write Driver/Read Amplifier/Servo Control Modules

Replacement

NOTE

It is recommended that the modules be replaced together as one assembly into the unit. This procedure assumes the above mentioned modules have been previously removed and subsequently separated.

1. Join the Read Amplifier and Servo Control Modules and partially secure by installing and tightening two thumbscrews as shown in Figures 5-28 and 5-29.

2. Install an upper and lower spacer block assembly to both modules and secure by tightening each (4) thumbscrew (Figure 5-26). Replace the plastic clips.

3. Secure the Write Driver Module to the read amplifier using four screws (Figures 5-27 and 5-28).

4. Carefully install the three modules (as in assembly) into the transport and place into the maintenance position.

5. Install connectors W6P2 (from read/write head), W12P2, and W12P3 to the Read Amplifier Module (Figure 5-28). At the Servo Control Module, install connectors W3P8, W10P1, W8P1, and W2P1 (Figure 5-29). Install the read/write head cables.

6. Install connectors W7P5 and W7P4 to the top of the Read Amplifier and Servo Control Modules (Figure 5-28). Slide the module assembly into the operating position and secure with the logic cage latch (Figures 5-25 and 5-26).

7. Replace and secure the retaining bar (Figure 5-26).

8. Install connectors W5P2 (from read/write head), W7P6, and W12P1 on the Write Driver Module.

9. Tighten the upper and lower thumbwheels on the logic cage to completely secure the modules (Figure 5-26).

10. Place the tape deck in the operating position (paragraph 5.2).
NOTE

Some versions of the TU81's module assembly use only two screws to secure the write driver module to the read amplifier module. The other two screws have been replaced with plastic clips mounted on the read amplifier module.

Figure 5-27. WRITE DRIVER MODULE CONNECTORS
Figure 5-28. READ AMPLIFIER MODULE CONNECTORS
Figure 5-29. SERVO/CONTROL MODULE CONNECTORS
Write Driver Verification Check

1. Load a 377, or equivalent, write-enabled tape.
2. Execute Field Service Test 64.
3. Execute Field Service Test 31.
4. With tape threaded, but not loaded, execute operator test 01. If test is successful, it ends with display 00. If test is unsuccessful, perform Troubleshooting Procedures 1001 through 1003 as explained in the TU81/TA81 Pathfinder.

Read Amplifier Verification Check

1. Load a 377, or equivalent, write-enabled tape.
2. Move jumper W1 at location D23 on the servo control module to the 1-2 position (Figure 5-29).
3. Execute Field Service Test 31. If test is successful, it ends with display 00. If test is unsuccessful, compare the display number to the test description for test 31 in the TU81/TA81 Pathfinder.
4. After the test is successfully completed (display 00), return jumper W1 from the 1-2 position to the 2-3 position before powering down.
5. With tape threaded, but not loaded, execute operator test 01. If test is successful, it ends with display 00. If test is unsuccessful, perform Troubleshooting Procedures 1001 through 1003 as explained in the TU81/TA81 Pathfinder.

Servo Control Verification Check

1. Move jumper W1 at location D23 on the servo control module to the 1-2 position.
2. With tape not threaded, execute Field Service Test 37. If test is successful, it ends with display 00. If test is unsuccessful, compare the display number to the test description for Field Service Test 37 in the TU81/TA81 Pathfinder.
3. Execute Field Service Test 49.

5-56
Servo Control Verification Check (Cont'd)

4. Execute Field Service Test 64.

5. Execute Field Service Test 31. If test is successful, it will terminate with the display 00. If test is unsuccessful, refer the display number to the test description for Field Service Test 31 in the TU81/TA81 Pathfinder.

6. After the test is successfully completed (display 00), return jumper W1 from the 1-2 position to the 2-3 position before powering down.

7. Install and tighten the top and bottom thumbscrews to secure the modules to the logic cage.

8. With tape threaded, but not loaded, execute operator test 01. If test is successful, it will terminate with the display 00. If test is unsuccessful, perform Troubleshooting Procedures 1001 through 1003 as explained in the TU81/TA81 Pathfinder.
5.3.20 Formatter Read Module

Removal

1. Place the tape deck in the maintenance position (paragraph 5.2). Loosen the cage lock screws and slide the cage out until the top and bottom detents engage. See Figure 5-30.

2. Loosen the two thumb screws and separate the Formatter Read module from the Formatter Write module.

   **CAUTION**

   Avoid undue stress on the modules by loosening the thumb screws alternately and separating the modules as the screws are loosened.

3. Loosen and back out six to eight turns the upper screws of each hinge. Loosen the lower screws two turns (DO NOT remove). Hold the module in place while loosening the screws.

4. Remove the Formatter Read module from the logic cage.

Replacement

1. Insert the module into the top and bottom hinge slots of the cage. Make sure the module is fully inserted into the hinge slot and rear connector W7P8.

2. Attach the outside pin connectors of both modules and secure with the two thumb screws.

3. Tighten the upper and lower screws of the top and bottom hinges to lock the module into position. Make sure all four hinge screws are snug.

4. Release the upper and lower detents and slide the cage into the frame. Tighten the cage lock screw. Return the tape deck to the operating position.

Verification Check

1. Thread tape. Do not load. Execute Operator Test 01. If the test is successful, the test ends with display 00. If the test is unsuccessful, perform Troubleshooting Procedures 1001 through 1003 as explained in the TU81/TA81 Pathfinder.
Figure 5-30. FORMATTER READ/FORMATTER WRITE/INTERFACE CONTROLLER MODULES

Figure 5-30A. FORMATTER READ/FORMATTER WRITE/ INTERFACE CONTROLLER MODULES

Figure 5-30B. FORMATTER READ/FORMATTER WRITE/ INTERFACE CONTROLLER MODULES

5-59
5.3.21 Formatter Write Module

Removal

1. Place the tape deck in the maintenance position (paragraph 5.2). Loosen the cage lock screw and slide the cage out until the top and bottom detents engage. See Figure 5-30.

2. Unscrew the top and bottom thumb screws securing the Interface Controller module to the Formatter Write module.

3. Remove connectors W1OP2 and W1P from the module (Figure 5-31) and power supply connector W7P8 at the rear of the module (Figure 5-31).

4. Loosen the two thumb screws and separate the Formatter Read module from the Formatter Write module.

CAUTION

Avoid undue stress on the modules by loosening the thumb screws alternately and separating the modules as the screws are loosened.

5. Loosen and back out six to eight turns the lower screws of each hinge. Hold the module in place while loosening the screws.

6. Remove the Formatter Write Module from the cage.

Replacement

NOTE

Before installing the new module, make sure that the jumper blocks (W1, W2, and W3) at module locations A1 and B1 are in the same position as on the replaced module. See Figure 5-31.

1. Insert the module into the top and bottom hinge slots of the cage. Make sure the module is fully inserted into the hinge slot.
5.3.21 Formatter Write Module

Replacement (Cont'd)

2. Attach the edge pin connectors of both modules and secure with the two thumb screws.

3. Tighten the lower screw of the top and the bottom hinges to lock the module into position. Make sure all four hinge screws are snug.

4. Attach connectors W10P2 to J5, W11P1 to J4, and power supply connector W7P8 to the module.

5. Secure the Formatter Write module to the Formatter Read module and the Interface Controller module to the Formatter Write module using thumb screws as shown in Figure 5-30.

6. Release the upper and the lower detents and slide the modules into the cage. Secure them with the logic cage lockscrews. Return the tape deck to the operating position.

Verification Check

1. Thread tape. Do not load. Execute Operator Test #01. If the test is successful, the test terminates with display 00. If the test is unsuccessful, perform Troubleshooting Procedures 1001 thru 1003 as explained in the TU81/TA81 Pathfinder.
Figure 5-31. FORMATTER WRITE MODULE
5.3.22 Interface Controller Module

NOTE
The Interface Controller module may be the TMSCP module (in T81) or the STI module (in T81).

Removal

1. Place the tape deck in the maintenance position (paragraph 5.2). Loosen the cage lock screw and slide the cage out until the upper and lower detents engage. See Figure 5-30.

2. Unscrew the upper and lower thumb screws securing the Interface Controller module to the Formatter Write module.

3. When removing a TMSCP Interface Controller module, remove connectors W17P1, W15P1, W11P, and W18 (I/O cable). Refer to Figure 5-32A.

When removing an STI Interface Controller module, remove connectors W17P1, W15P1, W11P, and port A and B (STI) cables. Refer to Figure 5-32B.

4. Unscrew the top and bottom screws from the brackets shown in Figure 5-30 and remove the module from rear connector W7P9.

NOTE
Before installing a new Interface Controller module, make sure that the baud rate jumpers on the new module are in the same position as those in the replaced module.

Replacement

1. Insert the new module in the upper and lower brackets and secure with the upper and lower screws.

2. Install the cable connectors as follows (Figure 5-32):

- W7P9 to J1
- W11P to A1
- W17P1 to J4
- W15P1 to J5
- W18 to J2 (TMSCP module)
- Port A and B (STI) cables (STI module)
Figure 5-32A. TMSCP INTERFACE CONTROLLER MODULE

Figure 5-32B. STI INTERFACE CONTROLLER MODULE
5.3.22  Interface Controller Module

Replacement Cont'd)

3. Tighten the upper and the lower thumb screws to secure the Interface Controller module to the Formatter Write module.

4. Release the upper and the lower detents and slide the cage into the frame. Tighten the cage lock screw. Place the tape deck in the operating position.

Verification Check

1. Applying DC power to the drive results in the execution of the Interface Health Check. If the check is successful, the unit identifier is displayed on the control panel display. If the test is unsuccessful, perform Troubleshooting Procedures 1001 thru 1003 as explained in the TU81/TA81 Pathfinder.
5.3.23 Power Amplifier Module

Removal

1. Place the tape deck in the maintenance position (paragraph 5.2).

2. Remove the drive cover (paragraph 5.3.1).

3. Remove the following connectors from the Power Amplifier module. (See Figure 5-33.)
   - B3P1 from J1
   - W3P7 from J2
   - B1P1 from J3
   - W7P7 from J4
   - C1P1 from J5

4. Release the three "Quick Disconnect" tabs along the outside edge of the module from the mounting assembly.

5. Remove the module.

Replacement

1. Insert the new module into the mounting assembly. The inside of the mounting assembly has metal slots to receive the module.

2. Secure the module by pressing it onto the tabs.

3. Install the connectors as follows.
   - B3P1 to J1
   - W3P7 to J2
   - B1P1 to J3
   - W7P2 to J4
   - C1P1 to J5

4. Install the drive cover.

5. Place the tape deck in the operating position.

Verification Check

1. Thread tape. Do not load. Execute Operator Test 01. If the test is successful, the test ends with display 00. If the test is unsuccessful, perform Troubleshooting Procedures 1001 through 1003 as explained in the TU81/TA81 Pathfinder.
Figure 5-33. POWER AMPLIFIER MODULE
5.3.24 Capacitor Assembly

Removal

1. Place the tape deck in the maintenance position (paragraph 5.2) and remove the drive cover (paragraph 5.3.1).

2. Remove the capacitor connector from J5 of the Power Amplifier module. See Figure 5-34.

3. Insert a screwdriver through the access hole (see Figure 5-34) and loosen the screw holding the capacitor in the retainer. Remove the capacitor from the retainer.

Figure 5-34. CAPACITOR ASSEMBLY
5.3.24 Capacitor Assembly

Removal (Cont'd)

NOTE

The capacitor loses its charge within four seconds after transport power is removed.

4. Slide the protective caps up from the capacitor terminals. Note the position of the connector wires in relation to the + mark on the capacitor. Remove the connector wires.

Replacement

1. Install the connector wires to the same capacitor terminal location as the original. Slide the protective caps over the terminals.

2. Place the capacitor in the retainer. Insert a screwdriver through the access hole and tighten the retainer screw until the capacitor is secured.

3. Install the capacitor connector in J3 of the Power Amplifier module.

4. Replace the drive cover. Place the tape deck in the operating position.

Verification Check

1. Thread tape. Do not load. Execute Operator Diagnostic Test 01.
5.4.1 General
Note To Field Service Representative:

When reporting to the site, obtain as much information from the operator and operating system, as available. Fault Codes, the frequency at which they occur and, if possible, the operation in progress at that time, are all things which should be considered prior to execution of the diagnostics. If the fault is intermittent, the information received from the operator and operating system may be instrumental in directing you to the appropriate test to duplicate the fault condition.

When troubleshooting the transport, follow the steps in the troubleshooting chart (Figure 5-35).

Complete information on troubleshooting, diagnostic procedures, and diagnostic test descriptions is given in the TU81/TA81 Pathfinder Manual (EK-OTU81/TA81-SV) provided in the CD Kit.

5.4.2 Resident Diagnostics
TU81/TA81 Resident Diagnostics consists of the Operator Diagnostics and Field Service Diagnostics.

NOTE

Make sure that the TU81/TA81 power cord is plugged in and the transport is energized (the power switch is ON) before starting any diagnostic routine.

The diagnostic tests designed into the TU81/TA81 are functions which can be initiated through the operator control panel or on-line by the host. The host controller is capable of monitoring TU81/TA81 status through the STATUS TRANSFER command. A CHANNEL LOOPBACK command is also provided to exercise the formatter logic of the TU81/TA81.
Figure 5-35. TROUBLESHOOTING CHART
Even when not running diagnostics, the control microprocessor tests for many operational fault conditions while operating on-line. These conditions are indicated by fault codes which appear on the control panel display. The fault condition is indicated by illumination of the RESET indicator and the appropriate fault code being displayed. To prevent tape damage, faults which occur while tape is loaded may initiate a controller removal by the microprocessor of servo and write circuitry power.

The CONT/FAULT indicator comes on when the TMSCP (or STI) controller fails. It also can indicate that there is a problem with the M8739 module (for TU81).

5.4.2.1 Corrective Fault Code Matrix - When the fault condition is recorded, consult the Fault Code Matrix (Table 5-2) and corresponding corrective action tables in the TU81/TA81 Pathfinder to determine if an operator action (A, B, or C) is required. If the fault still persists after an appropriate action, consult the tables for the list of Field Replaceable Units that may be required to be replaced.

The Fault Code Matrix lists malfunctions or fault codes and possible assemblies which may cause the fault condition. Test 01 is a lead-in to all other tests. The purpose of this table is to provide a list of related assemblies prior to reporting to the customer site. Assemblies listed under the individual malfunction or fault codes are arranged in a "most probable fault" order. In addition to the assemblies listed, the table may direct the service personnel to request the operator to perform Diagnostic Test #02 or #03.

When on-site, consult and use the TU81/TA81 Pathfinder (Troubleshooting Procedures and Diagnostic Tests) to isolate and correct the malfunction.
5.4.2.2 Preliminary Troubleshooting - Before running any tests, check the following to isolate an easily correctable external malfunction:

1. Make sure that the tape has a BOT marker.

2. If a write operation is to be performed, make sure that the tape reel has the write enable ring installed.

3. Verify that the tape path is clean.

4. Verify that the power switch is ON (1).

5. In case of power failure, verify that the power controller circuit breaker is ON.

6. Make sure that the top cover door is closed and latched.

NOTE

If the host computer reports data (read/write) errors, "first-aid" action is to clean the tape path.
| FAULT CODE | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| ASSEMBLY/ACTION | X | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 |
| Test Successful | X | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 |
| Latch Hub Correctly | A | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 |
| Thread Tape Correctly | A | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 |
| Clean Head/Tape Path/Hubs | A | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 |
| Change Tape | B | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 |
| *Close Top Cover | A | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 |
| Install Wr. Protect Ring | A | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 |
| Run Test 02 (See NOTE 1) | X | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 |
| Run Test 03 (See NOTE 1) | X | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 |
| Servo-Control | 4 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 |
| PE/GCR Read Amplifier | 3 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 |
| PE/GCR Write Driver | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 |
| Formatter Read | 5 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 |
| Formatter Write | 5 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 |
| Interface | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 |
| Power Supply | 7 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 |
| Power Amplifier | 7 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 |
| Control Panel | 5 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 |
| Pneumatic Pump | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 |
| Filter | 4 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 |
| Supply Air Bearing | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 |
| **Take-Up Air Bearing | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 |
| Head (Amplitude Error) | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 |
| Head (Data Reliability) | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 |
| Supply Motor/Tach | 3 | 2 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| Supply Hub | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 |
| Take-Up Motor/Tach | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 |
| BOT/BOT Sensor | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 |
| Top Cover Switch | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 |
| File Protect Sensor | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 |
| Pressure Regulator | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 |
| Cooling Fan | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 |
| Temperature Sensor | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 |

* OPERATOR CORRECTIVE ACTIONS
** FAILING ASSEMBLY

NOTE 1. Do not run Tests 02 and 03 unless Test 01 directs their use. Test 02 will not run Stand-alone.
NOTE 2. Fault can be caused by operator pressing RESET/FAULT switch during a LOAD or UNLOAD operation.
Table 5-2. FAULT CODE MATRIX (Cont'd)

<table>
<thead>
<tr>
<th>FAULT CODE</th>
<th>ASSEMBLY/ACTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Test Successful</td>
</tr>
<tr>
<td>1</td>
<td>Clean Hub Pads</td>
</tr>
<tr>
<td>2</td>
<td>Clean Head/Tape Path/Hubs</td>
</tr>
<tr>
<td>3</td>
<td>Change Tape</td>
</tr>
<tr>
<td>4</td>
<td>*Close Top Cover</td>
</tr>
<tr>
<td>5</td>
<td>Run Test 02 (See NOTE 1) X</td>
</tr>
<tr>
<td>6</td>
<td>Run Test 03 (See NOTE 1) X</td>
</tr>
<tr>
<td>7</td>
<td>Servo-Control 1</td>
</tr>
<tr>
<td>8</td>
<td>PE/GCR Read Amplifier 10</td>
</tr>
<tr>
<td>9</td>
<td>PE/GCR Write Driver 1</td>
</tr>
<tr>
<td>10</td>
<td>Formatter Read 12</td>
</tr>
<tr>
<td>11</td>
<td>Formatter Write 13</td>
</tr>
<tr>
<td>12</td>
<td>Interface 3</td>
</tr>
<tr>
<td>13</td>
<td>Power Supply</td>
</tr>
<tr>
<td>14</td>
<td>Power Amplifier 2</td>
</tr>
<tr>
<td>15</td>
<td>Control Panel 1</td>
</tr>
<tr>
<td>16</td>
<td>Pneumatic Pump 4</td>
</tr>
<tr>
<td>17</td>
<td>Filter 5</td>
</tr>
<tr>
<td>18</td>
<td>Supply Air Bearing 7</td>
</tr>
<tr>
<td>19</td>
<td>Take-Up Air Bearing 8</td>
</tr>
<tr>
<td>20</td>
<td>Head (Amplitude Error) 11</td>
</tr>
<tr>
<td>21</td>
<td>Head (Data Reliability) 4</td>
</tr>
<tr>
<td>22</td>
<td>Supply Motor/Tach 2</td>
</tr>
<tr>
<td>23</td>
<td>Supply Hub 3</td>
</tr>
<tr>
<td>24</td>
<td>**Take-Up Air Bearing 3</td>
</tr>
<tr>
<td>25</td>
<td>EOT/BOT Sensor 3</td>
</tr>
<tr>
<td>26</td>
<td>Top Cover Switch</td>
</tr>
<tr>
<td>27</td>
<td>File Protect Sensor</td>
</tr>
<tr>
<td>28</td>
<td>Pressure Regulator 6</td>
</tr>
<tr>
<td>29</td>
<td>Cooling Fan 1</td>
</tr>
<tr>
<td>30</td>
<td>Temperature Sensor 2</td>
</tr>
</tbody>
</table>

* OPERATOR CORRECTIVE ACTIONS
** FAILING ASSEMBLY

NOTE 1. Do not run Tests 02 and 03 unless Test 01 directs their use. Test 02 will not run Stand-alone.
NOTE 2. A Fault can be caused by the operator pressing any operator panel switches for longer than 15 seconds during the power-up cycle.
5.4.2.3 Diagnostic Mode Operating Instructions - To get into the diagnostic mode and initiate the Operator or Field Service ("CE Tests") Diagnostic Tests, use the diagnostic panel as follows:

1. To initiate Operator Diagnostic Test 01, press the TEST switch. 01 will be displayed. Press EXECUTE to initiate the test.

2. To initiate the Field Service Diagnostics Tests, press and hold the CE switch, then press the TEST switch.
   a. The DIAGNOSTICS indicator lights.
   b. The display shows 00.

Press the STEP switch.
   a. Display number increments by one each time the STEP switch is pressed, or will increment automatically if the STEP switch is held pressed. The display can show 00 thru 09.
   b. To select the required test number, use the STEP and TEST switches. When you press the TEST switch after the STEP switch, the number is multiplied by ten.

Example: Test 39 is required.
   o Press the CE and Test switches. Display: 00
   o Press the STEP switch three times. Display: 03
   o Press the TEST switch. Display: 30
   o Press the STEP switch until 9 is displayed. Display: 39

Press the EXECUTE switch to start the test.

After the fault code appears on the display, you can view the sub-fault code by pressing the CE switch. The sub-fault code will be displayed as long as the CE switch is held pressed.

5.4.2.4 Resident Test Descriptions - Resident Diagnostics include the Power-on Health Check, Operator Test 01, Unit Number Procedure (Test 04), and Field Service Tests as shown on the Troubleshooting Chart (Figure 5-35). The Field Service Diagnostics are described and listed in the TU81/TA81 Pathfinder Manual.
5.4.2.4.1 Power-on Health Check - This is automatically performed by the transport when the POWER switch (circuit breaker) in the far right corner of the tape deck is set in the ON position (1 pressed).

This built-in diagnostic (Figure 5-36) checks dc power distribution (i.e., availability of all required dc voltages on the electronic modules' inputs) and normal operation of the control panel indicators.

If the check is successful, all indicators momentarily go on and off. Then the LOGIC ON and FILE PRO indicators come on indicating the normal stand-by operating condition. The three-digit display will show the Unit Number.

NOTE

LOGIC ON and LOGIC OFF indicators are used as dc power lights. LOGIC ON shows normal power status, LOGIC OFF indicates power failure.

If a power failure is detected at power-up, a fault code may appear on the display, the LOGIC OFF and FAULT indicators should light up, and the LOGIC ON should go off.

NOTES

If a fault code appears on the display, press RESET to clear the display. Then press the POWER switch again to repeat the Health Check.

If the fault code reappears, refer to the TU81/TA81 Pathfinder for on-site troubleshooting procedures and Field Service Diagnostic Tests to isolate the failure.

5.4.2.4.2 Operator Diagnostic (Test 01) - The operator diagnostic consists of one selectable test (Test 01) which runs for approximately 10 minutes, when a 2400 foot tape is used. Faults encountered during the test terminate the diagnostics and display a numerical code on the display panel. Any fault code should be logged by the operator and reported to the field service representative, if operator corrective actions do not resolve the problem. The operator diagnostics are initiated as follows:
Figure 5-36. POWER-ON HEALTH CHECK FLOWCHART
o Transport Status

1. Transport powered on (LOGIC ON indicator lit).
2. Tape threaded through tape path and onto take-up reel, but not loaded (untensioned).

o Test Procedure

1. Press TEST switch.
   a. DIAGNOSTIC indicator lights.
   b. Display panel shows 01.

2. Press EXECUTE switch.
   a. Test starts with display panel incrementing from 000 thru 999. Verify that all segments of the numerical display are functioning.
   b. Concurrent with step a. above, the following indicators are lit: FILE PRO, LOGIC ON, ON-LINE, RESET/FAULT, and DIAGNOSTICS.
   c. Test continues with various motion and read/write exercises for approximately 10 minutes.

The transport performs a Rewind/Unload operation and 00 appears on the display panel if the test runs to completion. If the test is unsuccessful, the test terminates and a fault code appears on the display panel. If the problem cannot be resolved through operator actions, as indicated in Table 5-2, the fault code is referenced directly to the corresponding troubleshooting procedure for corrective action.

When referring to the Fault Code Troubleshooting Procedures for corrective action, a Sub-Fault Code interrogation may be required. With the fault code still indicated on the display panel, press and hold the CE switch. This action will cause the Sub-Fault Code to appear on the display.
5.4.2.4.3 Unit Identification - The Unit Identification Number is a unit address feature giving each tape transport a unique ID code (from 0 to 255) to be recognized by the host. This ID is especially useful in a multi-drive configuration since it gives you the opportunity to re-address peripheral device from one tape drive to another in case of emergency (tape drive failure, connection breakdown, etc.).

The Unit Number is a three-digit code that is manually entered from the transport control panel using the procedure (Test 04) shown below. This code is stored in the transport non-volatile memory (which retains stored data in case of power fluctuations or failure) until you enter a new unit ID number. The Unit Number is constantly indicated on the display panel when the drive is powered on and is in the normal on-line, off-line, or tape-unloaded status. When there is a fault condition, or a diagnostic test is running, the Unit Number is replaced by the fault code or test number indications.

Example - To enter Unit Identification Number 201, use Test 04 and proceed as follows:

* Press simultaneously CE and TEST switches -- DIAGNOSTIC indicator lights
* Press STEP four times -- display = 00
* Press EXECUTE -- display = 04
* Press STEP twice -- display = 002
* Press TEST twice -- display = 200
* Press STEP once -- display = 201

To store that ID code in the transport memory,

* Press EXECUTE -- display = 00
* Press RESET to return the drive to operating condition -- display = 201

5.4.2.4.4 Tape Sticking Problem - If you have a possible tape sticking problem, run Test 82. For the test description, refer to the TU81/TA81 Pathfinder. If this test ends with the unit number flashing on the display, replace the tape.
5.4.3 Field Service Diagnostic Listing
The TU81/TA81 Pathfinder lists all the built-in Field Service troubleshooting procedures and tests provided by the TU81/TA81 tape subsystem. Refer to this document after you perform test 01. If there is a failure that cannot be detected by test 01, perform troubleshooting procedures 1001 through 1003 to manually check out the transport.

5.5 TU81 VAX-EXECUTABLE DIAGNOSTICS
This section lists and describes all VAX-executable diagnostics that can be used to check out and accept a TU81 subsystem when it is installed on a VAX system. The VAX-executable diagnostics are as follows.

1. VAX front-end diagnostics (EVMBB)
2. VAX data reliability diagnostic (EV MBA)

NOTE

Refer to the documentation of the installed Digital computer for information on how to run and interpret the host diagnostics.

5.5.1 M8739 Status Checking
Before running the VAX diagnostics, check the TU81 and I/O connection status using the SHOW DEVICE command. Then the system checks the M8739 module in either of the following conditions.

5.5.1.1 TU81 Add-On Configuration -- At system power-up, the host automatically configures the tape unit into the system. If the M8739 fails any time after, the host is unable to access the TU81, and an error message is entered in the system error log.

5.5.1.2 On-Line Operation Failure -- If the M8739 fails during normal on-line operation, the host is unable to continue to access the TU81, and an error message is entered in the system error log. When the operator tries to recall the TU81, the appropriate message appears on the operator's terminal indicating the "abnormal" status of the corresponding device.

Use SHOW DEVICE PT to check the connection to the I/O controller and SHOW DEVICE MU to check out the TU81 transport connection.

5.5.2 VAX Front-End Diagnostic (EVMBB)
This diagnostic checks the subsystem in all basic modes of operation and tests the TU81 logic, interface bus, and I/O silo. It can only be performed with the host off-line.
The front-end diagnostic consists of three test sections: DEFAULT, MANUAL, and FAULT. For acceptance testing purposes, when the TU81 is checked at system initialization, transport add-on, or after repairs, only the DEFAULT and MANUAL sections are used. All three test sections are used for routine testing of the TU81 subsystem. Each section contains several tests that check various modules and functions of the TU81 subsystem.

5.5.2.1 DEFAULT Section - DEFAULT section tests do not require magnetic tape. This section is used to check the subsystem interface. The section contains the nine tests listed. It executes by either of these commands.

    DS> RUN EVMBB
or
    DS> START

**NOTE**

DS> is the prompt from the diagnostic supervisor. Do not type DS>.

Tests

1. Register existence
2. Power-up initialization
3. Steps 1--3 initialization
4. Diagnostic SA wrap
5. Vector and BR level
6. Purge and poll
7. Small ring buffer initialization
8. Large ring buffer initialization
9. Get DUST status

To start an individual test in this section, enter

    DS> START/TEST:n

where n is a test number from 1 to 9.

The diagnostic begins at the specified test and proceeds until the end of the section.

5.5.2.2 MANUAL Section - The MANUAL section test requires operator intervention to mount and remove the magnetic tape when requested by the diagnostic through the console terminal. This section runs the preselected transport microdiagnostic test 01, which is designated test 10 in this section.

To start the section, use this command.

    DS> RUN EVMBB/SEC=MANUAL

5-82
5.5.2.3 FAULT Section - This section requires operator intervention to mount and remove the magnetic tape when requested by the diagnostics through the console terminal. This section runs preselected transport microdiagnostics consisting of three tests (tests 11 through 13).

To start the section, enter this command.

    DS> RUN EVMBB/SEC=FAULT

The tests are as follows.

11  Tension fault isolation (drive resident test 02)
12  Velocity fault isolation (drive resident test 03)
13  Select a drive resident test (tests 01 to 99)

To select an individual test, enter

    DS> RUN EVMBB/SEC=FAULT/TEST:n

where n is any number from 11 to 13.

To run test 13, use the following example.

    DS> START/SEC=FAULT/TEST=13

Testing: MUA0
Test 13: Select a Drive Resident Test (1--99)

Enter the TU81 Drive Unit Number: 0
Enter the drive resident test number <1--99>: 91

READY? [(No), Yes] Y

5.5.3  VAX Data Reliability Diagnostic (EVMBA)
This diagnostic provides a complete tape subsystem checkout. It allows you to test the TU81 operation on-line without bringing the system down. The EVMBA consists of three test sections (a total of five tests) as follows.

DEFAULT Section

   Acceptance (test 1)
   Qualification (test 2)
   Multidrive (test 3)

MEDIA Section

   Read interchange (test 4)

CONVERSATION Section

   Conversation mode (test 5)
To initiate a complete EVMBA run, load EVMBA and enter either of these commands.

DS> RUN EVMBA
or
DS> START

To run any of the sections, enter the section start command, for example:

DS> START/SEC=MEDIA

To run an individual test in the DEFAULT section, enter

DS> START/SEC = DEFAULT/TEST:n

where n is a number from 1 to 3.

5.5.4 Basic Operating Instructions for VAX-Based Diagnostics

Follow these instructions when running VAX diagnostics.

1. Load the diagnostic supervisor (ENSAA, ECSAA, or ESSAA) for the applicable computer system.

   NOTE

   Use ENSAA on the VAX-11/730.
   Use ECSAA on the VAX-11/750.
   Use ESSAA on the VAX-11/780.

2. Attach and select the devices to be loaded in one of two ways.
   a. Prompt mode
      Attach the UNIBUS adapter to the appropriate bus.

      DS> Load EVMBX
      DS> Attach
      Device Type? DWXXX
      where XXX is 780, 750, or 730
      Device Link? HUB DWO 3 4

      Attach the tape transport

      DS> Attach
      Device Type? TU81
      Device Link? DWO
      Device Name? MUAO
      CSR? 774500
      Vector? 260
      BR? 5
      DS> Start/Switches

5-84
b. Explicit mode
DS> Load EVMB
DS> Attach DWXXX HUB DWO 3 4
DS> Attach TU81 DWO MUAO 774500 260 5
DS> Select MUAO
DS> Start/Switches

NOTES

1. In the above diagnostics, no hard errors are allowed.

2. For control flags, refer to the VAX diagnostic listings.

3. Load EVMBB by booting from a load media device; for example, type $||$>B/10 DXXX|| (DXXX = BOOT device).

Example:

1. Initialize and log in on the VAX system.

2. Check the subsystem availability using the SHOW DEVICE command.

$ SHOW DEV PT Checks I/O connection and status.
$ SHOW DEV MU Checks TU81 transport status.

3. Perform the EVMBA diagnostic.
$ R ESSAA
DIAGNOSTIC SUPERVISOR, ZZ-ESSAA-
DS> LOAD EVMBA
DS> ATTACH DW780 HUB DWO 3 4
DS> ATTACH TU81 DWO MUAO 774500 260 5
DS> SELECT MUAO
DS> START

4. Continue with the EVMBB diagnostic.

Load EVMBB by booting from a load media device.
>>> B/10 DUAO (DUAO = RA81)

DIAGNOSTIC SUPERVISOR, ZZ-ESSAA
DS> LOAD EVMB
DS> ATTACH DW780 HUB DWO 3 4
DS> ATTACH TU81 DWO MUAO 774500 260 5
DS> SELECT MUAO
DS> START/Switches
5.5.5  System Exerciser
The system exerciser (UETP) for the TU81 is fully supported under VAX/VMS Version 3.6, but it is not supported in VAX/VMS Version 3.5. However, it is possible to run TU81 under VMS Version 3.5 if you modify the UETP data file slightly.

Edit the file [UETSUPDEV.DAT] to include the new line as follows.

02 03 UETTAPEOO.EXE !TU77
02 08 UETTAPEOO.EXE !TU81  ← Add this line.
02 05 UETTAPEOO.EXE !TU78

5.5.6  EVMBB Sample Error Printout
The following is an example of the error printout that is returned whenever the TU81 fails to execute a drive resident diagnostic while running under EVMBB.

****** EVMBB TU81 FRONT-END/HOST DIAGNOSTIC - 2.0 ******
PASS 1, TEST 13, SUBTEST 0, ERROR 18, 18-MAY-1984 10:53:27.13
HARD ERROR WHILE TESTING MUAO: INTERNAL DIAGNOSTIC FAILED

SA = 0000 (X)
FAULT CODE = 09
SUBFAULT CODE = 03

$ SHOW DEV PT
$ SHOW DEV MU

5.6  TU81 PDP-11-EXECUTABLE DIAGNOSTICS
This section lists and describes all PDP-11-executable diagnostics that can be used to check out and accept a TU81 subsystem installed on a PDP-11 system.

NOTE

Refer to the documentation of the installed Digital computer for information on how to run and interpret the host diagnostics.
5.6.1 Operating Instructions for PDP-11-Based Diagnostics
Follow this procedure when using PDP-11-based diagnostics.

1. Load XXDP+ monitor.
   a. Enter date

2. Answer hard core questions.
   a. 50 Hz? Y or N
   b. LSI? Y or N

   This is XXDP+. Type H or H/L for details (Help File).
   [Receive XXDP+ prompt (dot)]

3. Enter R (space) program name.
   The program may be CZTU2 or CZTU1.
   The operator entry should look like this.
   [.R ZTU2??]

4. Receive DR> prompt.

5. Enter the appropriate command.
   For example,
   DR>STA to start the test.

6. Change HW(L)? Y or N

7. Change SW(L)? Y or N
5.6.2 CZTU2 Front-end Functional Diagnostic

CZTU2 is the first host level diagnostic run, since it tests the basic functionality of the TU81 subsystem.

CZTU2 tests up to four TU81 subsystems. To run a full pass of the program, a scratch tape must be mounted on the transport and an operator must be present to perform manual intervention.

The first pass of the program is a "quick verify." For a single unit under test, the first pass takes about 20 minutes. All subsequent passes run multiple iterations of each test listed; these passes each take about 24 minutes for a single unit under test.

Test 001: Existence Verification  
Test 002: Initialization  
Test 003: Initialization  
Test 004: SA Register Wrap  
Test 005: Vector and BR Level  
Test 006: Purge and Poll  
Test 007: Small Ring  
Test 008: Maximum Ring Buffer  
Test 009: Get DUST Status  
Test 010: Functional Fault Detection  
  (Internal Drive Test 1)  
Test 011: Tension Fault Isolation  
  (Internal Drive Test 2)  
Test 012: Velocity Fault Isolation  
  (Internal Drive Test 3)  
Test 013: Select A Drive Resident  
  (Internal Drive Tests 1-99)

5.6.3 CZTUI Data Reliability Test

This diagnostic tests the performance quality of the TU81 subsystem.

CZTUI tests up to four TU81 subsystems. A scratch tape must be mounted on the transport to run this test. Each pass takes about 1 hour and 10 minutes for each unit under test.

Test 001: Basic Function  
Test 002: Quick Verify Read/Write  
Test 003: Complex Read/Write  
Test 004: Write Interchange Tape  
Test 005: Read Unknown Tape  
Test 006: Start/Stop Write/Read  
Test 007: Conversation
5.6.4 CXTUCA DEC/XII Module
This module streams the drive in both read and write modes. Each pass begins where the previous pass left off. In effect the entire reel of tape is written and read.

CXTUCA tests a single TU81 subsystem.

5.7 MAINTENANCE INDICATORS AND FAULT/ERROR CODES
The four methods that a TU81 subsystem uses to display error and status conditions are, in order of decreasing severity:

1. Lighting the controller fail indicator,
2. Depositing a fatal error code in the I/O page SA register,
3. Displaying a fault code on the operator panel, and
4. Sending a TMSCP error log packet with error/status code to the host.

A TU81 subsystem uses these four methods in different combinations, depending on the type and severity of the particular error.

- Fatal errors (detected by internal microdiagnostic routines or other checks in the master drive's controller) light the controller fail indicator and leave a fatal error code in the host system I/O page SA register.
- TMSCP command errors return error codes and send corresponding error log packets to the host, if enabled.

Table 5-3 lists the assigned fatal error codes and the reason for the error. Error codes in the range of 100001 through 100026 (octal) are generic TMSCP controller codes; error codes in the range of 100454 through 100460 are specific to the TU81. These codes can be printed out while running host-level diagnostics, or they can be accessed by reading the SA register (default 774502(8) or F942(16)). All of these codes include bit 15 set so that any time the host finds bit 15 of the SA set, it knows that one of these errors has occurred. Host level diagnostics print out the code, including bit 15. Paragraph 5.8 and Table 5-4 describe all TMSCP end/errorlog packet codes.
<table>
<thead>
<tr>
<th>ERROR CODE OCTAL</th>
<th>ERROR CODE HEXADECIMAL</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>100001</td>
<td>8001</td>
<td>Command packet read error (parity or timeout)</td>
</tr>
<tr>
<td>100002</td>
<td>8002</td>
<td>Response packet write error (parity or timeout)</td>
</tr>
<tr>
<td>100003</td>
<td>8003</td>
<td>Controller ROM and RAM parity</td>
</tr>
<tr>
<td>100004</td>
<td>8004</td>
<td>Controller RAM parity</td>
</tr>
<tr>
<td>100005</td>
<td>8005</td>
<td>Controller ROM parity</td>
</tr>
<tr>
<td>100006</td>
<td>8006</td>
<td>Ring read error (parity or timeout)</td>
</tr>
<tr>
<td>100007</td>
<td>8007</td>
<td>Ring write error (parity or timeout)</td>
</tr>
<tr>
<td>100010</td>
<td>8008</td>
<td>Interrupt failure</td>
</tr>
<tr>
<td>100011</td>
<td>8009</td>
<td>Host access timeout (TMSCP dependent)</td>
</tr>
<tr>
<td>100012</td>
<td>800A</td>
<td>Command limit exceeded (reporting this condition optional)</td>
</tr>
<tr>
<td>100013</td>
<td>800B</td>
<td>Bus Master error</td>
</tr>
<tr>
<td>100014</td>
<td>800C</td>
<td>Diagnostic controller fatal error</td>
</tr>
<tr>
<td>100015</td>
<td>800D</td>
<td>Instruction loop timeout</td>
</tr>
<tr>
<td>100016</td>
<td>800E</td>
<td>Invalid connection identifier</td>
</tr>
<tr>
<td>100017</td>
<td>800F</td>
<td>Error on interrupt write</td>
</tr>
<tr>
<td>100022</td>
<td>8012</td>
<td>RAM error (non-parity)</td>
</tr>
<tr>
<td>100023</td>
<td>8013</td>
<td>Port initialization sequence error</td>
</tr>
<tr>
<td>100024</td>
<td>8014</td>
<td>Wrong TMSCP version</td>
</tr>
<tr>
<td>100025</td>
<td>8015</td>
<td>Purge/poll hardware failure</td>
</tr>
<tr>
<td>100026</td>
<td>8016</td>
<td>Map table entry read error</td>
</tr>
<tr>
<td>100454</td>
<td>812C</td>
<td>TMSCP version number error</td>
</tr>
<tr>
<td>100455</td>
<td>812D</td>
<td>TMSCP hardware failure</td>
</tr>
<tr>
<td>100456</td>
<td>812E</td>
<td>Unknown interrupt</td>
</tr>
<tr>
<td>100457</td>
<td>812F</td>
<td>Own bit not set</td>
</tr>
<tr>
<td>100460</td>
<td>8130</td>
<td>Pulse AC Clear unsuccessful</td>
</tr>
</tbody>
</table>
### Table 5-4. TMSCP STATUS AND EVENT CODES

<table>
<thead>
<tr>
<th>MAJOR CODE NAME</th>
<th>MINOR CODE</th>
<th>FULL OCTAL</th>
<th>FULL OCTAL</th>
<th>FULL HEX</th>
<th>MINOR CODE</th>
<th>NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>Success (xxxx00)</td>
<td>0000</td>
<td>000000</td>
<td>0000</td>
<td></td>
<td>Normal success (no error)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0010</td>
<td>000040</td>
<td>0100</td>
<td></td>
<td>Already on-line</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0040</td>
<td>002000</td>
<td>0400</td>
<td></td>
<td>EOT detected</td>
<td></td>
</tr>
<tr>
<td>Invalid command (xxxx01)</td>
<td>0000</td>
<td>00000001</td>
<td>0001</td>
<td>Invalid MSG length</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0100</td>
<td>004001</td>
<td>0801</td>
<td></td>
<td>Invalid Opcode</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0120</td>
<td>005001</td>
<td>0A01</td>
<td></td>
<td>Invalid modifiers</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0140</td>
<td>006001</td>
<td>0C01</td>
<td></td>
<td>Invalid byte count or Invalid TMSCP version</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0160</td>
<td>007001</td>
<td>0E01</td>
<td></td>
<td>Invalid unit flags or Invalid controller flags</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0400</td>
<td>020001</td>
<td>2001</td>
<td></td>
<td>Invalid format</td>
<td></td>
</tr>
<tr>
<td>Command aborted (xxxx02)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>No substatus codes apply</td>
<td></td>
</tr>
<tr>
<td>Unit off-line (xxxx03)</td>
<td>0000</td>
<td>000003</td>
<td>0003</td>
<td>Unit unknown or on-line to another controller</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0001</td>
<td>000043</td>
<td>0023</td>
<td></td>
<td>No media loaded</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0002</td>
<td>000103</td>
<td>0043</td>
<td></td>
<td>Unit is inoperative</td>
<td></td>
</tr>
<tr>
<td>Unit available (xxxx04)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>No substatus codes apply</td>
<td></td>
</tr>
<tr>
<td>Unit write protected (xxxx06)</td>
<td>0200</td>
<td>010006</td>
<td>1006</td>
<td>Unit is software write protected</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0400</td>
<td>020006</td>
<td>2006</td>
<td></td>
<td>Unit is hardware write protected</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0600</td>
<td>030006</td>
<td>3006</td>
<td></td>
<td>Unit is software and hardware write protected</td>
<td></td>
</tr>
<tr>
<td>Compare error (xxxx07)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>No substatus codes used</td>
<td></td>
</tr>
<tr>
<td>Data error (xxxx10)</td>
<td>0000</td>
<td>000010</td>
<td>0008</td>
<td>Long Gap encountered</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0001</td>
<td>000050</td>
<td>0028</td>
<td></td>
<td>AGC fault</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0002</td>
<td>000110</td>
<td>0048</td>
<td></td>
<td>ID fault</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0003</td>
<td>000150</td>
<td>0068</td>
<td></td>
<td>Read data check</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0004</td>
<td>000210</td>
<td>0088</td>
<td></td>
<td>Unit exception</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0005</td>
<td>000250</td>
<td>00A8</td>
<td></td>
<td>FIFO Overrun/Overflow</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0006</td>
<td>000310</td>
<td>00C8</td>
<td></td>
<td>FMTR read parity error</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0007</td>
<td>000350</td>
<td>00E8</td>
<td></td>
<td>Unrecoverable read error</td>
<td></td>
</tr>
<tr>
<td>MAJOR CODE NAME</td>
<td>MINOR CODE NAME</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>-----------------</td>
<td>-----------------</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Host buffer access error (xxxx11)</td>
<td>Nonexistent memory</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Controller error (xxxx12)</td>
<td>Host bus/memory parity error</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Drive error (xxxx13)</td>
<td>Data late</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>MAJOR CODE</th>
<th>MINOR CODE</th>
<th>FULL OCTAL CODE</th>
<th>FULL OCTAL CODE</th>
<th>FULL HEX CODE</th>
<th>MINOR CODE NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>0010</td>
<td>000410</td>
<td>0108</td>
<td>FIFO parity error</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0011</td>
<td>000450</td>
<td>0128</td>
<td>I/F parity error</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0012</td>
<td>000510</td>
<td>0148</td>
<td>LESI parity error</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3773</td>
<td>177550</td>
<td>FF68</td>
<td>Formatter Retry sequence exhausted</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3774</td>
<td>177610</td>
<td>FF88</td>
<td>Controller transfer Retry limit exceeded</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3775</td>
<td>177650</td>
<td>FF88</td>
<td>Host requested Retry suppression on a K.sti detected error</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3776</td>
<td>177710</td>
<td>FFC8</td>
<td>Reverse Retry currently not supported</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3777</td>
<td>177750</td>
<td>FFE8</td>
<td>Host requested Retry suppression on a formatter detected error</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0003</td>
<td>000151</td>
<td>0069</td>
<td>Nonexistent memory</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0004</td>
<td>000211</td>
<td>0089</td>
<td>Host bus/memory parity error</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0000</td>
<td>000012</td>
<td>000A</td>
<td>Gross Time Out</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0001</td>
<td>000052</td>
<td>002A</td>
<td>Data late</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0000</td>
<td>000013</td>
<td>000B</td>
<td>Device response check</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0001</td>
<td>000053</td>
<td>002B</td>
<td>Device hardware check</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0002</td>
<td>000113</td>
<td>004B</td>
<td>Velocity check</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0003</td>
<td>000153</td>
<td>006B</td>
<td>Device command check</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0004</td>
<td>000213</td>
<td>008B</td>
<td>Airflow/Temperature check</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3761</td>
<td>177053</td>
<td>FE2B</td>
<td>Could not save byte count</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3762</td>
<td>177113</td>
<td>FE4B</td>
<td>Could not write tape mark</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3763</td>
<td>177153</td>
<td>FE6B</td>
<td>Could not set unit characteristics</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3764</td>
<td>177213</td>
<td>FE8B</td>
<td>Unable to position to before LEOT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3765</td>
<td>177253</td>
<td>FEAB</td>
<td>Rewind failure</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3766</td>
<td>177313</td>
<td>FECB</td>
<td>Could not complete On-line sequence</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3767</td>
<td>177353</td>
<td>FEEB</td>
<td>Erase Gap failed</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3770</td>
<td>177413</td>
<td>FF0B</td>
<td>Erase failed</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3773</td>
<td>177553</td>
<td>FF6B</td>
<td>Tape drive requested error log</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3776</td>
<td>177713</td>
<td>FFCB</td>
<td>Could not position for (Formatter) Retry</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3777</td>
<td>177753</td>
<td>FFE8</td>
<td>Cannot clear drive errors</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MAJOR CODE NAME</td>
<td>MINOR CODE OCTAL</td>
<td>FULL OCTAL</td>
<td>FULL HEX</td>
<td>MINOR CODE NAME</td>
<td></td>
</tr>
<tr>
<td>-----------------</td>
<td>------------------</td>
<td>------------</td>
<td>----------</td>
<td>----------------</td>
<td></td>
</tr>
<tr>
<td>Formatter error (xxxx14)</td>
<td>0001 000054</td>
<td>002C</td>
<td>Equipment check</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0002 000114</td>
<td>004C</td>
<td>Intervention required</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0003 000154</td>
<td>006C</td>
<td>Command reject</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0004 000214</td>
<td>008C</td>
<td>Formatter response check</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0005 000254</td>
<td>00AC</td>
<td>Formatter sense read error</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>3757 176754</td>
<td>FDEC</td>
<td>Could not get extended drive status</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>3760 177014</td>
<td>FE0C</td>
<td>Could not get formatter summary status while trying to restore tape position</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>3770 177414</td>
<td>FFOC</td>
<td>Topology command failed</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>3773 177554</td>
<td>FF6C</td>
<td>Formatter requested error log</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>3776 177714</td>
<td>FFCC</td>
<td>Cannot clear formatter errors</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>3777 177754</td>
<td>FFEC</td>
<td>Could not get formatter summary status during transfer error recovery</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BOT Encountered (xxxx15)</td>
<td></td>
<td>No substatus codes used</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Tape Mark detected (xxxx16)</td>
<td></td>
<td>No substatus codes used</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Recorded Data truncated (xxxx20)</td>
<td></td>
<td>No substatus codes used</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Position lost error (xxxx21)</td>
<td>3771 177461</td>
<td>FF31</td>
<td>Retry limit exceeded when attempting to restore tape position</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>3773 177561</td>
<td>FF71</td>
<td>Formatter detected position lost</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>3776 177721</td>
<td>FFD1</td>
<td>Formatter and controller disagree on tape position</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>3777 177761</td>
<td>FFF1</td>
<td>Controller detected position lost</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Table 5-4. TMSCP STATUS AND EVENT CODES (Cont'd)

<table>
<thead>
<tr>
<th>MAJOR CODE</th>
<th>MINOR CODE NAME</th>
<th>MAJOR CODE</th>
<th>MINOR CODE NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Serious Exception Condition Present (xxxx22)</td>
<td>No substatus codes used</td>
<td>LEOT detected (xxxx23)</td>
</tr>
</tbody>
</table>

5.8 OPERATING SYSTEM ERROR LOG DECODING AND TROUBLESHOOTING

Status/error codes pass from the TMSCP server (in the TU81) to the TMSCP class driver (in the host). Hard TMSCP command errors, such as trying to read from a drive that is off-line, return a TMSCP error code in the command's end packet. Other nonfatal errors that occur during a command's execution return an error code in the command's end packet only if the error cannot be recovered after retries (hard).

Most of these nonfatal errors also try to send an error log packet to the host even if the error is recoverable or if there is a correlating TMSCP command. However, log packets are sent only if the host has explicitly enabled logging. The drive can send any combination of end/log packet status/error codes.

All status and error codes use the same format (Figure 5-37). A 5-bit major code occupies bits 04 through 00 and an 11-bit minor code occupies bits 15 through 05. (For TMSCP conventions, the major code is the device code and the minor code is the subdevice code.) Most of the error log report generators in Digital's operating system decode the packets and provide text descriptions for the major and minor codes. However, host-based diagnostics and utilities may provide only the numeric code. A full 16-bit code, or perhaps just the 11-bit minor component, may be provided.

Table 5-4 lists all major and minor codes the TU81 returns to the system. The table is broken into sections, and each major code occupies a section. The major codes are listed by name in numeric order. The minor codes and descriptions follow.

For example, if the system logs a 177713 (octal) error, reduce the code to a major code of 13 (bits 04 through 00) and a minor code of 3776 (bits 15 through 05). Now refer to the table. Major code 13 is a drive error. Under the drive error section, minor code 3776 is an error caused when the drive could not position for Retry.
5.9 TA81 HSC-EXECUTABLE DIAGNOSTICS
This section lists and describes all HSC-executable diagnostics that can be used to check out and accept the TA81 subsystem.

To run these diagnostics, mount and load a write-enabled 267 mm (10.5 in) tape reel. Place the transport on-line and make sure the on-line indicator lights. Depending on the STI port being driven, set the PORT SELECT A or B switch on the TA81 control panel to the enable (in) position.

To run HSC-executable diagnostics, you also need to boot the HSC. To do this:

1. Press the INIT button on the HSC. The following message displays:

   INITIO-I Booting...

   The boot process takes about two minutes. When it is completed, this message appears:

   HSC50 Version XXXX Date Time System n

2. Type Control Y. This prompt appears:

   HSC50>

5.9.1 ILTAPE
The In-Line Tape Diagnostic (ILTAPE) is capable of running all of the drive resident formatter microdiagnostics from the HSC. A canned sequence, test 01, tests the TA81 transport functions. A second canned sequence, test 05, is available to check the transport's streaming functionality.
To run ILTAPE test 01, respond to each of the following prompts by entering the underlined command.

```
HSC50>R ILTAPE
ILTAPE>D>hh:mm Execution Starting
DRIVE UNIT NUMBER (U) [ ]? Tnnn (nnn=unit number assigned)
EXECUTE FORMATTER DIAGNOSTICS (YN) [N]? N
EXECUTE TEST OF TAPE TRANSPORTATION (YN) [N]? Y
IS SCRATCH MEDIA MOUNTED (YN) [N]? Y
FUNCTIONAL TEST SEQUENCE NUMBER (D) [1]? 1
SELECT DENSITY (1-800, 2-1600, 3-6250) [3]? 3
DATA PATTERN (D) [3]? 3
ITERATIONS (D) [1]? 1 (One pass of ILTAPE test 01 will run.)
```

To run ILTAPE test 05, respond to each prompt by entering the same commands as those listed above until the following questions.

```
FUNCTIONAL TEST SEQUENCE NUMBER (D) [1]? 5
SELECT DENSITY (1-800, 2-1600, 3-6250) [3]? 3
ILTAPE>D>FIXED SPEEDS AVAILABLE:
ILTAPE>D> (1) 025 IPS
ILTAPE>D> (2) 075 IPS
SELECT FIXED SPEED (D) [0 = AUTOMATIC]? 0
DATA PATTERN NUMBER (D) [3]? 3
ITERATIONS (D) [1]? 1 (One pass of ILTAPE test 05 will run.)
```

5.9.2 ILEXER
The In-Line Exerciser Diagnostic (ILEXER) exercises from 1 to 10 units in any combination of disk and tape drives connected to an HSC. Logic is tested by writing and reading predetermined data patterns and recording modes. Table 5-5 lists the acceptable error criterion for one pass of ILEXER, using the GCR worst case data pattern (22) for a 2400 foot reel of tape.
Table 5-5. MAXIMUM ERROR NUMBER

<table>
<thead>
<tr>
<th>ERROR TYPE DESIGNATION</th>
<th>DESCRIPTION</th>
<th>ALLOWED NUMBER (PER PASS OF 2400 FT REEL)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hard Media</td>
<td>Nonrecoverable</td>
<td>0</td>
</tr>
<tr>
<td>Double Trkerr</td>
<td>Double track correction (read)</td>
<td>1</td>
</tr>
<tr>
<td>Double Trkrev</td>
<td>Double track correction (read reverse)</td>
<td>*</td>
</tr>
<tr>
<td>Single Trkerr</td>
<td>Single track correction (read)</td>
<td>5</td>
</tr>
<tr>
<td>Single Trkrev</td>
<td>Single track correction (read reverse)</td>
<td>*</td>
</tr>
<tr>
<td>Other Err A</td>
<td>Other (read)</td>
<td>10</td>
</tr>
<tr>
<td>Other Err B</td>
<td>Status</td>
<td>*</td>
</tr>
<tr>
<td>Other Err C</td>
<td>Other (write)</td>
<td>10</td>
</tr>
</tbody>
</table>

* Indicates designations not used by TA81. Headings appear on error report, but these designations always report 0 errors.

NOTES:

1. Other (read) - successful operation without error correction, but with interesting occurrence (AMTIE or PHTIE flag).

2. If the TA81 does not meet these specifications, additional run time is needed to determine the validity of errors.
5.10 ASCII PORT DIAGNOSTICS

When connected to a handheld or console terminal, the ASCII port (Figure 5-38) serves as an input/output device to perform the following functions.

1. Run the transport resident diagnostics
2. Display or print out error log information (sense bytes)
3. Run special test 27 (conversation mode test using selective parameters)

NOTE

Paragraph 4.10.1.3 lists the sense bytes and ASCII addresses.

The ASCII port is on the left side of the TU81 control panel (under the cover). To use the port, open the cover and plug in an RS232-compatible terminal into the EIA 25-position terminal I/O connector.

NOTE

The ASCII port accepts and generates the full ASCII character set. Certain characters are ignored or have special meaning as defined in Table 5-6.

---

Figure 5-38. ASCII PORT AND EIA CABLE
Table 5-6. CONTROL COMMANDS

<table>
<thead>
<tr>
<th>CONTROL CHARACTER</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>CONTROL/C (ETX)</td>
<td>Gains the attention of the ASCII control program. Other commands may follow. It can also be issued to abort the run of the current command, program, or diagnostic.</td>
</tr>
<tr>
<td>CONTROL/Y (EM)</td>
<td>When received by the terminal, causes an audible sound (BELL) from the terminal. The ASCII control program treats it as an illegal character.</td>
</tr>
<tr>
<td>CONTROL/G (BEL)</td>
<td>When received by the terminal, causes an audible sound (BELL) from the terminal. The ASCII control program treats it as an illegal character.</td>
</tr>
<tr>
<td>BACKSPACE (BS) or CONTROL/H</td>
<td>When received by a video terminal, overwrites the previously displayed character.</td>
</tr>
<tr>
<td>LINEFEED (LF) or CONTROL/J</td>
<td>Starts any line of text output.</td>
</tr>
<tr>
<td>RETURN (CR) or CONTROL/M</td>
<td>Signals the end of an input line.</td>
</tr>
<tr>
<td>CONTROL/O (SI)</td>
<td>Toggles the output to the ASCII terminal on or off. With the output toggled off, the characters sent to the terminal do not display. The program continues to run.</td>
</tr>
<tr>
<td>XON (DX1) or CONTROL/Q</td>
<td>Generated by the terminal to start the output aborted by the previous CONTROL/S.</td>
</tr>
<tr>
<td>XOFF (DC3) or CONTROL/S</td>
<td>Generated by the terminal to stop the ASCII control program from sending characters to it. The program generating the output stops running until a CONTROL/Q is received.</td>
</tr>
<tr>
<td>CONTROL/U (NAK)</td>
<td>Generated by the terminal to tell the ASCII control program to delete and abort the current input and reissue the command prompt.</td>
</tr>
<tr>
<td>CONTROL/Z (SUB)</td>
<td>Generated by the terminal to signal the end of a transaction. If this command is entered at the command prompt, the ASCII control program ignores further terminal input, reversing the initial CONTROL/C or /Y command.</td>
</tr>
</tbody>
</table>
Table 5-6. CONTROL COMMANDS (Cont'd)

<table>
<thead>
<tr>
<th>CONTROL CHARACTER</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>DELETE (DEL)</td>
<td>Generated by the terminal to erase the previously entered character. On a video terminal, in the default mode, DELETE is echoed as BACKSPACE, SPACE, BACKSPACE. On a hardcopy terminal (set up with the command SET TERMINAL/NOSCOPE or /HARDCOPY), DELETE is echoed as , echo of deleted characters, . DELETE does not delete past the end of the prompt.</td>
</tr>
</tbody>
</table>

NOTE
The ASCII port's control program generates no special characters except CONTROL/G, indicating an illegal input character; and CONTROL/J and CONTROL/M for formatting the output. Any control character not mentioned in this table as valid input generates BELL if received.

5.10.1 Port Access
To communicate with the ASCII port, proceed as follows.

1. Take the TU81 off-line from the host system.

2. Type CONTROL/C or CONTROL/Y. Characters typed earlier are ignored.

3. Mount a scratch tape and enter CONTROL/M (or RETURN) to continue the operation.

4. The ASCII port's control program gives the command level prompt, indicating it is ready for an input command. The prompt is TU81>.

5. Enter a command from Table 5-7. If you want to run the transport diagnostics, enter the default RUN DIAGNOSTICS command or RUN DIAGNOSTICS/TEST=xx to run a particular test (for example, from the TU81/TA81 Pathfinder). Refer to Paragraph 5.10.2 to set up specific options.

6. If the test is successful, the terminal responds with the TU81> prompt. If the test fails, the terminal displays the diagnostic message specifying the fault condition. (Refer to Paragraph 5.10.3.)

7. Type CONTROL/Z or EXIT to exit from the ASCII terminal mode. The TU81 echoes with "Z."
Table 5-7. OPERATING COMMANDS

<table>
<thead>
<tr>
<th>COMMAND</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>SET TERMINAL</td>
<td>/SCOPE — (Default) indicates that the terminal in use is a video display terminal. /HARDCOPY or /NOSCOPE — Indicates that the terminal in use is a hardcopy (printing) unit.</td>
</tr>
<tr>
<td>SET DIAGNOSTIC</td>
<td>/LOOP — Enables loop-on-error mode. /NOLOOP — (Default) Disables loop-on-error. /HALT — Enables halt-on-error; exits to TA81&gt; prompt ending the test. /NO HALT — (Default) Disables halt-on-error.</td>
</tr>
<tr>
<td>SHOW DEVICE</td>
<td>Displays the device unit type and device serial number.</td>
</tr>
<tr>
<td>SHOW RADIX</td>
<td>Displays the number base of numeric outputs; in TA81s the radix is decimal.</td>
</tr>
<tr>
<td>SHOW VERSION</td>
<td>Displays the hardware and microcode version levels.</td>
</tr>
<tr>
<td>RUN DIAGNOSTICS</td>
<td>(Default) Starts the power-up diagnostic test.</td>
</tr>
<tr>
<td>RUN DIAGNOSTICS/TEST=xx</td>
<td>Selects a diagnostic test number where xx represents two decimal digits.</td>
</tr>
<tr>
<td>EXIT</td>
<td>Exits the TA81 from the terminal mode. After exit, the TA81 no longer responds to the external ASCII terminal except for the CONTROL/C input command.</td>
</tr>
<tr>
<td>CONTROL/Z</td>
<td>Same as EXIT, echoes with ~Z. Also, used to return the SET mode to default values.</td>
</tr>
</tbody>
</table>

The control program disconnects after 10 idle minutes if there is no input at the command prompt level. Any characters typed in before the TU81> prompt are ignored.
5.10.2 Diagnostic Commands
The diagnostic commands check the TU81 status, and set up and control the diagnostic execution. To set a diagnostic control parameter, enter the proper SET command before starting the test. Once specified, the parameter stays in effect until changed with another command or until you exit from the terminal mode.

If no SET parameters were specified, the ASCII control program automatically uses the default parameters, which remain active until you use a SET command. For example, you can run the selected test with "no loop on error" and "no halt on error" defaults. In this case the test runs for one pass only.

Type diagnostic commands immediately after the prompt with no spaces between. Separate the command from the first parameter by one space. If you invoke options, enter them after the first parameter, with a slash between the two terms. One option per command is allowed.

5.10.3 Message Format
Each input line together with the command prompt should not be greater than 64 characters. Characters beyond the 64th are ignored by the control program. All inputs from the terminal (except CONTROL/C and /Y) are prompted.

Diagnostic Messages
Diagnostic results are reported in the following format if the test is unsuccessful (maximum 64 characters per line).

    TEST:xx  FAULT CODE:xx  FAULT SUBCODE:xx

where

    TEST:xx    = Diagnostic test number (in decimal)
    FAULT CODE:xx  = Code indicating primary field replaceable unit
    FAULT SUBCODE:xx  = Code indicating hardware element that failed

Successful completion of a diagnostic test causes the prompt to display. Refer to the TU81/TA81 Pathfinder tables for additional instructions in the event of a diagnostic failure.
5.10.4 Special Diagnostic Test 27

Test 27 is not a resident microdiagnostic permanently stored in the TU81 memory. This diagnostic can only be performed using a terminal since it requires manual data input.

Test Procedure
Put unit on-line.

Enter the command

```||RUN DIAGNOSTICS/TEST=27||```

This causes three commands to be run in the following order.

1. Write
2. Backspace
3. Read

When the prompt appears on the terminal, enter the first input parameter, selecting speed and density. As each additional prompt appears, enter additional input parameters in the specified order.

```||TU81> || Speed and density select where
  1 = 25 ips PE
  2 = 75 ips PE
  3 = 25 ips GCR
  4 = 75 ips GCR

||TU81> || Pattern identifier where
  1 = all ones
  2 = all zeros
  3 = alternating bytes of ones and zeros
  4 = worst case PE pattern
     3 1s
     2 0s  byte 1
     3 1s

     3 0s
     3 1s  byte 2
     3 0s

||TU81> || Bytes/block where
  1 = 512 bytes
  2 = 2048 bytes

||TU81> || Write block count: XXX where
  XXX = 0 to 255

||TU81> || Backspace block count: XXX where
  XXX = 0 to 255

||TU81> || Read block count where
  XXX = 0 to 255```
Example:

Entering the following causes 16 blocks of 2048 bytes of ones to be written at 25 ips PE. Then a backspace of 16 blocks occurs, and the 16 blocks are read.

TU81> 1
TU81> 1
TU81> 2
TU81> 16
TU81> 16
TU81> 16

If you enter zero in a block count field, the corresponding command is not run.

Enter all parameters as decimal numbers.

After receiving the input parameters, the TU81 performs a rewind to BOT. This is necessary because a density change can only be made when the tape is positioned at BOT.

Default Parameter Values
If you type CONTROL/Z immediately after entering:

RUN DIAGNOSTICS/TEST=27

the input parameters revert to these default values.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Speed and density select</td>
<td>1</td>
<td>(25 ips PE)</td>
</tr>
<tr>
<td>Pattern identifier</td>
<td>3</td>
<td>(alternating ones and zeros)</td>
</tr>
<tr>
<td>Bytes/block</td>
<td>1</td>
<td>(512 bytes)</td>
</tr>
<tr>
<td>Write block count</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>Backspace block count</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>Read block count</td>
<td>10</td>
<td></td>
</tr>
</tbody>
</table>

If you enter CONTROL/Z during parameter selection, default values are assumed for the remaining parameters.

System Conflicts
If the unit is on-line to the host when the ASCII port is activated, the following message displays on the terminal.

TU81 ONLINE TO HOST.
TO USE ASCII PORT, TAKE UNIT OFFLINE!
APPENDIX A - TU81 SYSTEM INTERFACE

A.1 TMSCP OVERVIEW
The TU81 tape subsystem conforms to the DIGITAL Mass Storage Control Protocol (MSCP). MSCP is an asynchronous communications protocol. Tape-oriented MSCP (TMSCP) is the asynchronous I/O communication protocol used by a family of tape mass storage device controllers. TMSCP conforms to general MSCP. Commands and responses are exchanged between the Host and TMSCP Interface/Controller by messages structured with a general format. Data I/O is performed over the Unibus and Low End Storage Interconnect (LESI) comprised of a set of I/O cables and KLESI-UNIBUS adapter (M8739). The TMSCP Interface/Controller modules contains the intelligence under microprocessor control to convert these messages to TU81 device specific Commands and Responses. The MSCP concept allows future devices to be interfaced to the Host without requiring new Host-based driving software.

LEGAL NOTICE
TMSCP and STI protocols and documentation are the proprietary information of Digital Equipment Corporation. UNIBUS/Q-BUS/BI-BUS port drivers and documentation for MSCP/TMSCP products are also proprietary information of Digital Equipment Corporation.

A.2 SUBSYSTEM OVERVIEW
Figure A-1 is a block diagram of the TU81 subsystem. The tape transport is directly connected to a VAX CPU by a UNIBUS/LESI interconnect. The LESI adapter (M8739) resides in any small peripheral controller slot in the UNIBUS backplane. The LESI relieves the Controller of UNIBUS overhead such as supervising NPR transfers and generating interrupts. It also simplifies communication with the I/O page registers.
Figure A-1. TU81 SYSTEM BLOCK DIAGRAM
The TMSCP Adapter contains the Controller interface to the LESI, the interface to the Formatter and the microprocessor-based intelligent controller. The Controller fetches and translates Host-transmitted command messages to TU81 Formatter commands. It also encodes TU81 Formatter and drive status into messages and delivers them to the Host. In addition, it supervises bi-directional data transfer between the Host and Unit.

The Formatter receives commands from the Controller and converts them to motion and data transfer operations to the drive. Data received from the Host via Controller is converted to PE or GCR format and passed on to the drive. Data received from the drive is error corrected, converted and passed to the Host through the Controller.

The Tape Drive is the physical transport itself with the read/write electronics, servo control and panel switches. For purposes of MSCP definition, the Formatter and drive are defined as the 'Unit' and the TMSCP Adapter as the 'Controller'.

A.3 SOFTWARE/FIRMWARE OVERVIEW

In a computer system that uses an MSCP mass storage subsystem, the I/O controller in the peripheral device contains the intelligence to perform the detailed I/O tasks. This arrangement allows the Host to simply send command messages (such as requests for reads and writes) to the I/O controller and to receive responses messages back from the controller. The Host does not concern itself with the details such as device type, media geometry and format, error recovery, etc.

A.3.1 Host Architecture

The Host uses two layer of software to communicate with the tape subsystem. They are a "class driver" and a "port driver". The class driver is the higher software layer and is concerned with the tasks to be performed. The class driver's knowledge of details is limited to the general device class (such as disk or tape) and the capacity of the device. The class driver is not concerned with the communication link (I/O bus and adapter), controller or the exact model of the device being used.

The port driver is the lower software layer that is concerned only with communication services such as passing the messages over the communication link. The port driver is not aware of the messages' meaning and is not concerned with the exact type of the I/O controller or the storage unit. However, it is tailored to the type of I/O bus used in the subsystem. The LESI-UNIBUS adapter is driven by a UNIBUS port driver. Each driver (software layer) has its own level of responsibilities and shields the other from unnecessary load and details.
A.3.2 I/O Controller Architecture

In the device I/O controller, there are also two corresponding levels of software. The lower of these two is also a port driver and like the port driver in the Host, is only concerned with passing messages back and forth over the communication bus.

The higher layer of controller software is a "TMSCP Server". It constitutes the intelligence of the I/O controller and therefore defines its functionality. The TMSCP Server concerns itself with determining the number of devices, their type, geometry, unit number, availability, status, etc. The TMSCP Server receives requests from and sends responses to the Host. It optimizes the requests, performs the data handling and data I/O operations, and saves the data in the buffer if necessary.

The TMSCP Server performs error detection and recovery, and reports any significant errors to the Host. Because of this function, the Host sees a "perfect media", an important characteristic of an MSCP subsystem. That is, the Host only needs to report the errors to the higher level (user) software, as the TMSCP Server performs all error recovery and media defect (bad block) handling.

Figure A-2 is the software/firmware block diagram of the subsystem. The following paragraphs summarize the operation of each block.

The Class Driver performs the following functions:

1. Establishes a connection with the TMSCP Server via the Host and Controller Port Driver.
2. Builds commands in Message Format to be delivered via the Port Driver to the TMSCP Server.
3. Receives Response Messages from the TMSCP Server via the Port Driver.
4. Interrogates the status from the Response Messages.
5. Establishes the data buffer via the Host Port Driver for bi-directional data transfer between Host Memory and Tape Drive.
Figure A-2. SOFTWARE/FIRMWARE BLOCK DIAGRAM
The Host Port Driver performs the following functions:

1. Initializes synchronization of the connection between the Class Driver and the TMSCP Server via the Controller Port Driver.

2. Supervises the integrity of the connection by monitoring the communication mechanism for error conditions and re-establishes connections on Power Fail.

3. Establishes and supervises the communications area in Host Memory for bi-directional message transfers between the Class Driver and TMSCP Server.

4. Maintains control of the data buffer in Host Memory under direction from the Class Driver.

5. Maintains Flow Control of commands to the TMSCP Server.

The Communications Mechanism is the hardware, physical interconnect between the Host and the TU81 tape transport. It consists of the UNIBUS, the LESI adapter and associated logic in the Host and Controller to support the Host and Controller Port Drivers.

The Controller Port Driver performs the following functions:

1. Responds to and supports the Host Port Driver initialization to establish the connection between the Class Driver and the TMSCP Server.

2. Performs diagnostic functions in the communications mechanism and in the Controller to support the Host Port Driver in maintaining the integrity of the connection.

3. Reports and defines all fatal error conditions detected during the operation of the port.

4. Supervises delivery and receipt of Command and Response messages from the Host Port Driver.

5. Supervises the Controller portion of bi-directional data transfers between the Tape Transport and Host Memory.

The TMSCP Server performs the following functions:

1. Receives Command Messages from the Class Driver via the Port.

2. Translates and interprets Command Messages into TU81 Function Commands.
3. Transmits TUBI Function Commands to the Formatter.

4. Receives status information from the Formatter.

5. Encodes Formatter and Drive status information into Response Messages to be delivered by the Controller Port Driver.

A.4 HOST TO CONTROLLER COMMUNICATIONS
The Host's class driver and the controller's TMSCP server route their messages through the path of corresponding port drivers and a hardware interconnect layer. The hardware interconnect (physical realization of the communication link) is the communication mechanism. This communication takes place across a link called a "connection" (Figure A-3).

A.4.1 Connection States
The state of the connection is directly equivalent to the state of the controller of TMSCP server with respect to the class driver. Controller states are as follows:

- CONTROLLER-ONLINE - only if the connection is established and functioning.
- CONTROLLER-AVAILABLE - the connection is NOT established but it is believed that it CAN be established.
- CONTROLLER-OFFLINE - the connection is NOT established and it is believed that it CANNOT be set.

Three types of communication services are used across the connection between a class driver and a MSCP server:

- Sequential Message Communication Service for MSCP control messages.
- Datagram Communication Service for MSCP error log messages.
- Block Data Communication Service for data transfer between a Host and device controller. That is, the contents of a named buffer on one side of the link are transferred to a named buffer on the other side of the link.
Figure A-3. COMMUNICATIONS MECHANISM
A Unit (i.e. TUBI Formatter) can be in one of three states relative to each class driver (in a Host) that is "CONTROLLER ONLINE" to an I/O controller (TMSCP server). The unit states are:

- UNIT-OFFLINE - If a formatter is OFFLINE to an I/O controller, the addressed tape transport connected to the offline controller is also offline to a host.

- UNIT-AVAILABLE - Tape transport must be powered up, online to the formatter, have a tape loaded, and be ready to perform I/O when the Host brings it online.

- UNIT-ONLINE - With the formatter and the controller both online, the transport is ready and able to satisfy normal host requests and the Host has issued a successful ONLINE command.

A.4.2 Flow Control

Especially critical to MSCP is the concept of Flow Control which is used to control, buffer, and handle the data flow.

Flow Control provides data buffering and overflow control for sequential message and block data communication services. The datagram communication service does not use flow control. If no buffers are available, the incoming datagrams will be discarded. The probability of datagram delivery is based on the ability of the receiver (i.e. the class driver) to always have the buffers queued for incoming datagrams.

When a potential receiving process queues a buffer for receiving messages on a connection, the presence of this buffer is transmitted (via the underlying communications service) to the potential sending process at the other end of the connection. This message, while notifying the potential sender of the queued buffer, grants the sender a credit, which is the privilege to send the message. Therefore, the messages will only be sent when the sender knows that the receiver has queued a buffer with enough capacity to receive the messages.

Typical implementation of the flow control is based on the use of a counter in the port driver which holds the process credit balance for each partner involved in the communication process; that is, the number of queued receive buffers minus the number of messages that have been sent. Every time the process's partner queues the receive buffer, a message is sent causing the counter to be incremented. Every time the message is sent, the counter is decremented. The messages may only be transmitted when the counter (credit balance) is greater than zero.
A.5 M8739 LESI ADAPTER

The M8739 LESI UNIBUS Adapter is a quad height module which plugs into any small peripheral controller slot in the UNIBUS backplane. It interfaces the UNIBUS to the intelligent controller in the transport. The M8739 performs the following functions:

1. Enables the I/O controller to send and receive data (via Direct memory access) to and from the Host's memory.

2. Enables the I/O controller to interrupt the Host.

3. Enables access to two UNIBUS registers - Initialization and Polling (IP), and Status, Address and Purge (SA).

In the LESI Interconnect, the M8739 is always a slave to the controller. The controller initiates all operations and the adapter response upon completion of the command or data block transfer.

Figure A-4 is the M8739 Block Diagram.

A.5.1 Data Transfers

Before initiating an NPR, the controller writes the host starting address for the NPR into the address register. The controller initiates the NPR by writing into the command register: Do an NPR, with a direction bit and the word count. The address register increments with each data transfer occurring on the host interface.

The M8739 transfers data to and from the controller in blocks of 16 words. Multiple block transfers occur without reissuing the command or rewriting the starting address (except in Byte Mode). This is done by transferring 16 more data words into or from the adapter RAM. The DO NPR command restarts when an overflow of the word count is detected by the adapter. Each successive block transfer must start at RAM address 0 and be 16 words long. If a shorter block has to be transmitted at the end of the burst, DO NPR is cleared first, then the word count is modified before the controller reissues DO NPR and sets up the RAM. Multiple block transfers can be prevented by clearing DO NPR at the end of each block transfer.

Byte operation occurs in single byte transfers at the beginning and end of a record. All data inside the record is in word format and all word transfers are executed in block sizes specified by the Host. The adapter gives up the Host bus at the end of every byte transfer. Therefore, after each single byte transfer, the controller writes the starting address and issues a new command.
Figure A-4. M8739 LESI ADAPTER BLOCK DIAGRAM
Parity is generated and checked on both the controller and the host interfaces. The adapter informs the controller of the completion of the data block transfer by asserting ATTENTION.

A.5.2 Interrupts
The adapter card also executes Host interrupts. First, the controller writes the interrupt vector into RAM location zero, then initiates the interrupt by writing into the command register the DO INTERRUPT command with zero address and word count bits.

A.5.3 UNIBUS Registers
The M8739 adapter also operates as a slave device to the host when it runs from the TMSCP Controller. The adapter holds the addresses of two UNIBUS registers, Initialization and Polling (IP) and Status, Address and Purge (SA) which are used for control of the port.

- **IP Register Function**
  1. Host write to IP causes a "hard" initialization of the port and controller.
  2. Host read from IP (when the port is operating) sets POLL bit in the adapter status register.

- **SA Register Function**
  1. Host write to SA during initialization sends host specific parameters to the port (adapter and controller).
  2. Host read from SA during initialization gets data/error information relating to the initialization process.
  3. Host read from SA during normal operation gets status and fatal errors.
  4. Host write zeros to SA during initialization or normal operation signifies a successful adapter purge in response to a port initiated purge request.
A.6 TMSCP CONTROLLER MODULE

Figure A-5 is a block diagram of the TMSCP Controller Module. The LESI Interface is the interconnect between the TMSCP Card and the Host. The Formatter Interface is the interconnect between the TMSCP Card and the TU81 Formatter. The Microprocessor Controller on the TMSCP Module contains the Microprocessor RAM Memory, ROM Memory and support logic to execute the translation of MSCP protocol to TU81 specific functions.

Figure A-6 is a block diagram of the Microprocessor Controller. The Microprocessor controls the execution of the Controller Port Driver Firmware and the TMSCP Server Firmware. It also controls all hardware I/O via the PIA's and Latency Buffer. The 16K x 9 ROM Memory contains the microcode for the TMSCP Server and Port Driver as well as additional functionality required internally. The 1K x 9 RAM Memory provides temporary storage for Command Packets, End Packets and Error Log Messages. It also provides scratch pad memory to support the ROM-based firmware.

A.7 THE UNIT

The rest of the TU81 Subsystem is referred to as the Unit. Figure A-1 is a functional block diagram of the TU81.

Refer to paragraphs 4.9 and 4.10 of this manual for information on Formatter modules and interface signals.
Figure A-5. TMSCP INTERFACE BLOCK DIAGRAM
Figure A-6. TMSCP CONTROLLER BLOCK DIAGRAM
### APPENDIX B

#### B.1 TAPE TRANSPORT CONFIGURATION SELECTION

The TU81/TA81 has optional features and selectable addresses. Option and address selection components are contained on the Interface, Formatter Write, and Servo/Control Modules. Table B-1 lists these features and their associated jumpers and switches. Refer to Figure B-1 for component locations.

#### Table B-1. TU81/TA81 CONFIGURATION

<table>
<thead>
<tr>
<th>OPTION</th>
<th>JUMPER/SWITCH FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>INTERFACE MODULE</strong></td>
<td></td>
</tr>
<tr>
<td>Channel Parity Check</td>
<td>W1 (1-2) Parity bit not transferred with data from host.</td>
</tr>
<tr>
<td></td>
<td>W1 (2-3) Parity bit transferred with data from host. As Shipped</td>
</tr>
<tr>
<td>Remote/Local Density *</td>
<td>W3 (1-2) Remote Density Select</td>
</tr>
<tr>
<td></td>
<td>W3 (2-3) Local Density Select As Shipped</td>
</tr>
<tr>
<td>Adaptive Velocity Control (AVC) **</td>
<td>W5 (1-2) AVC Enabled As Shipped</td>
</tr>
<tr>
<td></td>
<td>W5 (2-3) AVC Disabled</td>
</tr>
<tr>
<td>Density Status Option</td>
<td>W6 (1-2) Density Status Enabled As Shipped</td>
</tr>
<tr>
<td></td>
<td>W6 (2-3) Density Status Disabled</td>
</tr>
<tr>
<td>Formatter/Device Address Select</td>
<td>S1-OFF Formatter Address 0</td>
</tr>
<tr>
<td>Switches S1 to S4</td>
<td>S1-ON Formatter Address 1</td>
</tr>
<tr>
<td></td>
<td>S2-OFF, S3-OFF Transport Address 0 As Shipped</td>
</tr>
<tr>
<td></td>
<td>S2-OFF, S3-ON Transport Address 1</td>
</tr>
<tr>
<td></td>
<td>S2-ON, S3-OFF Transport Address 2</td>
</tr>
<tr>
<td></td>
<td>S2-ON, S3-ON Transport Address 3</td>
</tr>
</tbody>
</table>
Table B-1. TU8A/TA81 CONFIGURATION (Cont'd)

<table>
<thead>
<tr>
<th>OPTION</th>
<th>JUMPER/SWITCH</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>FORMATTER WRITE MODULE</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Long Gap Select (PE)</td>
<td>W1 (1-2)</td>
<td>As Shipped</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Variable Gap-0.6&quot; to 1.2&quot;</td>
</tr>
<tr>
<td></td>
<td>W1 (2-3)</td>
<td>Fixed Gap-1.2&quot;</td>
</tr>
<tr>
<td>Short Gap Select (PE)</td>
<td>W2 (1-2)</td>
<td>As Shipped</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Variable Gap-0.6&quot; to 0.9&quot;</td>
</tr>
<tr>
<td></td>
<td>W2 (2-3)</td>
<td>Fixed Gap-0.6&quot;</td>
</tr>
<tr>
<td>Long Gap Select (GCR)</td>
<td>W1 (1-2)</td>
<td>As Shipped</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Variable Gap-0.3&quot; to 0.6&quot;</td>
</tr>
<tr>
<td></td>
<td>W1 (2-3)</td>
<td>Fixed Gap-0.6&quot;</td>
</tr>
<tr>
<td>Short Gap Select (GCR)</td>
<td>W2 (1-2)</td>
<td>As Shipped</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Variable Gap-0.3&quot; to 0.45&quot;</td>
</tr>
<tr>
<td></td>
<td>W2 (2-3)</td>
<td>Fixed Gap-0.3&quot;</td>
</tr>
</tbody>
</table>

Long Gap or Short Gap selection is made by means of I/O interface line FLGAP.

Spare

**SERVO/CONTROL MODULE**

| Write to EEPROM | W1 (1-2) | Active |
|                 | W1 (2-3) | Inactive |
| As Shipped      |          |         |

* If the transport is configured in the local density mode (W3, no jumper) and tape is positioned at BOT, alternately pressing of the LOAD/REWIND switch will cause the unit to alternately change density from PE to GCR and vice versa. The HIGH DENSITY indicator lights when GCR is selected.

** Jumper W5 - Adaptive Velocity Control. When this option is used, rather than selecting 25 ips mode when low speed is commanded, the transport enters a mode whereby the optimum speed is chosen to match system requirements. If 75 ips mode gives the best throughput, then this mode is used; the same applies to 25 ips streaming and 25 ips start/stop modes if the unit is in the PE mode. This choice of operating mode is made automatically by the transport and does not require any involvement by the system.
The diagrams (Figures B-1 through B-5) are intended to help service personnel find and service the electronic modules.

Figure B-1. LOGIC MODULE LOCATIONS WITH TAPE DECK IN SERVICE POSITION
Figure B-2. FORMATTER WRITE MODULE - JUMPER LOCATIONS
Figure B-3. SERVO/CONTROL MODULE - JUMPER LOCATIONS
Figure B-4. TMSCP INTERFACE MODULE - JUMPER LOCATIONS
Figure B-5. STI INTERFACE MODULE - JUMPER LOCATIONS
# APPENDIX C

## Table C-1. RELATED DOCUMENTS

| TU81/TA81 Pathfinder | EK-TUA81-SV | Provides test documentation (troubleshooting procedures, diagnostic tests, fault and sub-fault codes) for use by trained service personnel. |
| TU81/TA81 Illustrated Parts Breakdown | EK-TUA81-IP | Lists and illustrates TU81/TA81 assemblies and replaceable parts. |
| TU81 Magnetic Tape Subsystem Pocket Service Guide | EK-0TU81-PS | Provides a quick reference to installation, maintenance, and repair procedures for trained service personnel. |
| TA81 Magnetic Tape Subsystem Maintenance Guide | AA-2786A-TC | As a part of the HSC50 Service Manual, gives a quick reference to installation, maintenance, and repair procedures for trained service personnel. |
| 874 Power Controller IPB | EK-00874-IP | |
| TU81 Field Maintenance Print Set | MP-01618 | |
| TA81 Field Maintenance Print Set | MP-02027 | |
| TU81-E Field Maintenance Print Set | MP-02060 | |
Appendix D - TA81 SYSTEM INTERFACE

D.1 STI OVERVIEW
The TA81 tape subsystem conforms to DIGITAL Standard Tape Interface (STI) protocol. STI is an asynchronous communications protocol used by a family of tape mass storage device controllers. Commands and responses are exchanged between the HSC and STI interface by messages structured with a general format. Data I/O is performed between a host and the HSC over the CI bus; data I/O is performed between the HSC and the STI interface module (installed in the TA81) over the STI bus. The STI interface module contains the intelligence under microprocessor control to convert these messages to TA81 device specific commands and responses. The STI concept allows future devices to be interfaced to the HSC without requiring new HSC-based driving software.

LEGAL NOTICE

TMSCTP and STI protocols and documentation are the proprietary information of Digital Equipment Corporation. UNIBUS/Q-BUS/BI-BUS port drivers and documentation for MSCP/TMSCP products are also proprietary information of Digital Equipment Corporation.

D.2 SUBSYSTEM OVERVIEW
Figure D-1 is a block diagram of the TA81 subsystem. The tape transport is directly connected to up to two HSCs by an STI interconnect. A Tape Data Channel (TDC) installed in the HSC connects the HSC to the STI bus.

The STI module contains the interface to the STI bus, the interface to the formatter, and the microprocessor-based intelligent controller. The interface fetches and translates HSC-transmitted command messages to TA81 formatter commands. It also encodes TA81 formatter and drive status into messages and delivers them to the HSC. In addition, it supervises bi-directional data transfer between the HSC and the unit.

The tape drive is the physical transport itself with the read/write electronics, servo control and panel switches. For purposes of STI definition, the formatter and drive are defined as the "unit," the TDC module as the "controller," and the STI module as the "formatter."
D.3 STI BUS OVERVIEW
The STI bus carries signals between the controller and formatter.

The STI bus consists of four uni-directional lines. It is a serial bus; all control, data, command, and response signals are sent serially through these lines. The lines are shown in Figure D-2, the STI Interface Block Diagram.

Two of the lines carry signals from the controller to the formatter. One is a control line; the other carries commands and data to be written to the tape.

The other two lines carry signals from the formatter to the controller. One is a control line; the other carries responses and data that has been read from the tape.

D.4 STI COMMUNICATIONS
Since STI signals are carried on serial lines, pulses received on a line are grouped into "packets" so that they can be interpreted.

For example, pulses carried on the control lines are grouped into 16-bit packets; these are called "state" frames. Pulses carried on the command and data line or response and data line are grouped into 32-bit packets; these packets form "message" frames. Information provided by each type of frame is discussed in the following paragraphs.
D.4.1 STATE FRAMES
A state frame is a 16-bit packet that is carried on either of the control lines on the STI bus.

A state frame on the control line coming from the controller to the formatter provides the following information.

- Controller Receiver Ready - Indicates when the controller is ready to receive a message frame.
- Keep Going - Indicates that the controller will send another read or write command, so it wants the drive to stay in streaming mode.
o Clock Slow - Tells the formatter to decrease its clock to below 8.8 MHz. This is a temporary condition; when the controller negates this signal, the formatter can resume transmission at its previous rate.

NOTE
The TA81 subsystem is self-clocking. The controller uses the formatter's clock to match the transfer rate of the drive. This allows the STI bus to accommodate the range of transfer rates used by different tape drives.

o Initialize - Used by the controller to resynchronize communications between the controller and the formatter.

A state frame on the control line coming from the formatter to the controller provides the following information.

o Formatter Receiver Ready - Indicates when the formatter is ready to receive a message frame.

o Attention - Indicates that the formatter requires the controller's attention because the formatter's status has changed.

o Acknowledge - Indicates that a data transfer has been successfully completed.

o Data Ready - Indicates that data that has been read from the tape is ready to be sent to the controller, or that the formatter is ready to receive data to be written to the tape.

o Available - Used by the controller to determine which of the following connection states the drive is in.

On-line State
Formatter enters this state from the available state when it becomes dedicated to one controller. The formatter must be in this on-line state for data transfers to take place.

Off-line State
Formatter is not able to communicate with a controller or perform any data transfers. A formatter can be off-line to all connected controllers due to a power failure or error condition; the formatter can be off-line to one of its controllers if the port switch that connects it to that controller is disabled.
Available State
Formatter is not dedicated to any controller. The formatter sends this state continuously to all selected controllers. When the formatter receives a valid command, it enters the on-line state.

Unavailable State
Formatter is unavailable to one controller when it is on-line to another controller.

- Parity - Provides odd parity check of the other state signals in the frame.

D.4.2 MESSAGE FRAMES
A message frame is a 32-bit packet that is carried on the command and data line or the response and data line on the STI bus.

A frame on the command and data line coming from the controller to the formatter tells the formatter what operation the host wants the unit to perform. The entire command may take several frames: one frame provides the opcode for the operation, as many as 62 frames list the parameters for the operation, and a final frame provides a checksum. The same command and data line is used to send data from the controller to the formatter when a write operation is performed.

A frame on the response and data line coming from the formatter to the controller tells the controller the result of the previous operation. The same response and data line is used to send data from the formatter to the controller when a read operation is performed.

Figure D-3 provides the STI Data Control Block Diagram.
Figure D-3. STI DATA CONTROL BLOCK DIAGRAM