IEEE 696 / S-100

8 CHANNEL SERIAL I/O BOARD
RS232 • with full handshake
# TABLE OF CONTENTS

About Interfacer 3 ............................................ 3
Technical overview ........................................... 3
Port map ......................................................... 4
Port addressing ............................................... 4
User/board selection ......................................... 5
Wait state selection .......................................... 6
Cables .......................................................... 6
Slave clear/power-on-clear option ......................... 7
Using interrupts ............................................... 8
Channel 6/7 interrupt option ............................... 8
Interrupt control registers ................................. 9
Interrupt status registers .................................. 9
USART initialization .......................................... 10
Data registers ................................................ 11
Status register ............................................... 11
Mode registers ............................................... 12
Command register ............................................ 12
Serial mode jumpers ......................................... 13
RS-232 control lines ......................................... 14
Synchronous mode clock driver/receivers .................. 14-15
Theory of operation .......................................... 16
S-100 Bus drivers ............................................. 16
I/O port decode logic ....................................... 16
Strobe generation logic .................................... 17
Wait state logic .............................................. 17
Interrupt control/status logic ............................. 17
USARTs ......................................................... 18
RS-232 level conversion logic .............................. 18
User notes ..................................................... 19
Sample test programs
  Asynchronous mode ......................................... 20-21
  Synchronous mode .......................................... 22-23
  CP/M console ................................................ 24-25
INS2651 Programmable Communications Interface ........ 26-31
Logic diagram ................................................ 32-33
  USARTs 0 - 7 (detail) ..................................... 34-37
Parts list ..................................................... 38
Component layout ............................................ 39
Customer service/limited warranty information .......... 40

------------------------ DISCLAIMER ------------------------

Godbout Electronics makes no representations or warranties with respect to the contents hereof and specifically disclaims any implied warranties of merchantability or fitness for any particular purpose. Further, Godbout Electronics reserves the right to revise this publication and to make any changes from time to time in the content hereof without obligation of Godbout Electronics to notify any person of such revision or changes.

This document was proofread with the aid of SpellGuard™ from ISA, Menlo Park, CA.
ABOUT INTERFACER 3

Congratulations on your decision to purchase the INTERFACER 3 multi-user serial I/O board. INTERFACER 3 has been designed to be the most flexible and highest performance multi-user serial I/O interface available that fully complies with the IEEE 696/S-100 bus standard. Due to its provision for ready expansion and modification as the state of the computing art improves, the S-100 bus is the professional level choice for commercial, industrial, and scientific applications. We believe that this board along with the rest of the S-100 portion of the CompuPro family, is one of the best boards available for that bus.

The INTERFACER 3 boasts several innovative features not found on currently available multi-user I/O boards. These features include 8 fully programmable asynchronous serial channels, 2 of which are capable of high speed synchronous transmission, five RS-232 handshaking lines per channel plus bi-directional clock drivers on both the synchronous channels, expandability to 32 users with four boards using only 8 port addresses, a flexible interrupt structure with full maskability and pending status on both transmit and receive interrupts, and conservative design for operation with most CPUs operating at up to 10 MHz. Other features standard to all CompuPro boards include thorough bypassing of all supply lines to suppress transients, on-board regulators, and low power Schottky TTL and MOS technology integrated circuits for reliable, cool operation. All this and sockets for all IC's go onto a double sided, solder masked printed circuit board with a complete component legend.

TECHNICAL OVERVIEW

The INTERFACER 3 was designed primarily for operation in interrupt driven/ multi-user microcomputer systems. Sixteen distinct interrupts are generated on-board by the eight USARTs, and these are brought out for jumpering by the user to the eight vectored interrupt lines on the S-100 bus. Since these interrupt lines are open collector, they may be configured to interrupt on any or all of the vectored interrupt lines. In addition, a transmit and receive interrupt mask port is provided for inhibiting unwanted interrupts.

The INTERFACER 3 provides multi-user operation with a minimum number of I/O ports by incorporating a user select register to activate the required serial channel. The five bit register is used to select a particular serial channel, which allows up to 32 users (four boards) on the same 8 port addresses. When a particular user is selected, the four USART registers associated with that specific serial channel are made available for examination and alteration by the host processor or other temporary bus master. In addition, whenever a particular channel is selected, the interrupt registers on that particular board are available for examination and alteration.

The typical sequence of operation would require all channels on the INTERFACER 3 to be mode initialized and the interrupt mask registers set for operation. All parameters of the USART may be altered by selecting that particular channel and writing a new set of mode and command words to the proper registers. If running in a non-interrupt environment, the
interrupt status registers may be polled and checked in roughly the same manner as a standard single channel serial board.

Six of the serial channels on the **INTERFACER 3** are designed for direct connection to DATA TERMINAL EQUIPMENT (DTE) in asynchronous mode without alteration of the cables. This allows direct connection to CRT terminals and printers. The remaining two channels may be connected in either DTE mode or DATA COMMUNICATION EQUIPMENT (DCE) mode. This allows direct connection to all types of RS-232 equipment including modems. In addition, these two channels are capable of high speed synchronous operation using internal or external clocks.

**PORT MAP**

The **INTERFACER 3** interface uses a block of eight port addresses for communication between it and the host processor. The address of the first port is switch selectable to any address which is a multiple of eight. The ports will be referred to as relative ports 0 – 7.

<table>
<thead>
<tr>
<th>RELATIVE PORT</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>USART Data Register (R/W)</td>
</tr>
<tr>
<td>1</td>
<td>USART Status Register (R)</td>
</tr>
<tr>
<td></td>
<td>SYN1/SYN2/DLE Register (W)</td>
</tr>
<tr>
<td>2</td>
<td>USART Mode Register (R/W)</td>
</tr>
<tr>
<td>3</td>
<td>USART Command Register (R/W)</td>
</tr>
<tr>
<td>4</td>
<td>Transmit Interrupt Status Register (R)</td>
</tr>
<tr>
<td></td>
<td>Transmit Interrupt Mask Register (W)</td>
</tr>
<tr>
<td>5</td>
<td>Receive Interrupt Status Register (R)</td>
</tr>
<tr>
<td></td>
<td>Receive Interrupt Mask Register (W)</td>
</tr>
<tr>
<td>6</td>
<td>Not used</td>
</tr>
<tr>
<td>7</td>
<td>User Select Register (write only)</td>
</tr>
</tbody>
</table>

**PORT ADDRESSING**

DIP switch S1, positions 1 thru 6 are used to select the base address of the eight port block in a binary fashion as shown below:

<table>
<thead>
<tr>
<th>SWITCH POSITION</th>
<th>ADDRESS BIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 . . . . . . .</td>
<td>PORT DISABLE WHEN &quot;ON&quot;</td>
</tr>
<tr>
<td>2 . . . . . . .</td>
<td>A7</td>
</tr>
<tr>
<td>3 . . . . . . .</td>
<td>A6</td>
</tr>
<tr>
<td>4 . . . . . . .</td>
<td>A5</td>
</tr>
<tr>
<td>5 . . . . . . .</td>
<td>A4</td>
</tr>
<tr>
<td>6 . . . . . . .</td>
<td>A3</td>
</tr>
</tbody>
</table>

"ON" = "0"  
"OFF" = "1"
EXAMPLE: To address this board at addresses 10H thru 17H for the CompuPro-/Phase 1 OASIS operating system, position 1 and 5 would be "OFF" and positions 2 thru 4 and positions 6 would be "ON".

EXAMPLE: To address this board at addresses 38H thru 3FH, positions 1, 4, 5, and 6 would be "OFF" and positions 2 and 3 would be "ON".

USER/BOARD SELECTION

To select a particular channel and to select which board that channel will be on (when running more than 8 users), requires the use of the User Select Port and two board select switches. The five bit User Select Register determines which of 32 possible users will be selected at a particular time. The two board select switches determine whether a board will respond to users 0 thru 7, 8 thru 15, 16 thru 23, and 24 thru 31. A particular user (0-31) is selected by outputting the five bit number that represents that user. The diagram shown below will describe the relation between the board select switches and the User Select Register.

USER SELECT REGISTER

<table>
<thead>
<tr>
<th>DATA BIT</th>
<th>NAME</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>D0</td>
<td>US0</td>
<td>USER SELECT 0 (LSB)</td>
</tr>
<tr>
<td>D1</td>
<td>US1</td>
<td>USER SELECT 1</td>
</tr>
<tr>
<td>D2</td>
<td>US2</td>
<td>USER SELECT 2 (MSB)</td>
</tr>
<tr>
<td>D3</td>
<td>BS0</td>
<td>BOARD SELECT 0 (LSB)</td>
</tr>
<tr>
<td>D4</td>
<td>BS1</td>
<td>BOARD SELECT 1 (MSB)</td>
</tr>
<tr>
<td>D5</td>
<td></td>
<td>NOT USED</td>
</tr>
<tr>
<td>D6</td>
<td></td>
<td>NOT USED</td>
</tr>
<tr>
<td>D7</td>
<td></td>
<td>NOT USED</td>
</tr>
</tbody>
</table>

Since each INTERFACER 3 will support 8 users, we will refer to these 8 as RELATIVE USER 0-7. These 8 ports are physically configured with relative user 0 on the extreme right side of the board and relative user 7 on the extreme left side. To determine the exact user number, the RELATIVE USER number must be added to the USER OFFSET number. The RELATIVE USER number corresponds to the 3 bits above called USER SELECT 0-2, and the USER OFFSET number corresponds to the 2 bits above called BOARD SELECT 0 and 1. These 5 bits determine the exact user number.

<table>
<thead>
<tr>
<th>US2</th>
<th>US1</th>
<th>US0</th>
<th>RELATIVE USER NUMBER</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>USER 0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>USER 1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>USER 2</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>USER 3</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>USER 4</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>USER 5</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>USER 6</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>USER 7</td>
</tr>
</tbody>
</table>
EXAMPLE: To address the INTERFACER 3 to respond to users 0 thru 7, switches S1-7 and S1-8 would be "ON". To select a particular user in the group from 0 to 7, BS1 and BSO must be "0" for the board to respond. To select user 5, a 05H must be sent to the user select port.

EXAMPLE: To address the INTERFACER 3 to respond to users 16 thru 23, switch S1-7 would be "ON", and switch S1-8 would be "OFF". To select a particular user in the group from 16 to 23, BS1 must be a "1" and BSO must be "0" for the board to respond. To select user 18, a 12H must be sent to the user select port.

WAIT STATE SELECTION

The INTERFACER 3 was designed to run in very fast microcomputer systems by allowing up to two wait states to be added when accessing the USART registers. Since the user select and interrupt control registers are capable of higher speed operation than the USART registers, no wait states are inserted even when they are enabled on the board.

The 3 vertical pins at J17 control the enabling of one or two wait states. With the black pin shunt connecting pins "A" and "C", one wait state will be inserted. With the pin shunt connecting pins "B" and "C", two wait states will be inserted. If the pin shunt is left removed, no wait states will be inserted.

CABLES

The INTERFACER 3 is designed to use two each of 2 different cables assemblies. Relative users 0-5 use a custom 50 conductor cable and relative users 6 and 7 use standard 26 conductor cables identical to those used on the INTERFACER 1 and INTERFACER 2.

Relative users 0-2 (50 pin connector on the far right) and relative users 3-5 (50 pin connector in middle of board) use a custom 3 user cable (see photo A page 7). This cable consists of a female 50 pin insulation displacement connector that splits into thirds and connects to three female DB-25 connectors. The actual cable has positions 1-16 (pin 1 on the far left side of the connector) on the first DB-25, positions 17-32 on the second DB-25, and positions 33-50 on the third DB-25. NOTE: The pin numbers on the circuit diagram show the pin numbers on the DB-25 connector and not the 50 pin connector.

Relative user 7 (26 pin connector on the far left) and relative user 6 (26 pin connector to the right of user 7) use standard RS-232 I/O cables.
(see photo B below). This cable consists of a female 26 pin insulation displacement connector that mates to a female DB-25 (the 26th conductor is not used). NOTE: The pin numbers on the circuit diagram show the pin numbers on the DB-25 connector and not the 26 pin connector.

SLAVE CLEAR/POWER-ON-CLEAR OPTION

The INTERFACER 3 is designed to be cleared by either pRESET* or SLAVECLR*. In some older non-IEEE 696 processor boards, POC* does not generate SLAVECLR* and pRESET*. On these systems this board might not be cleared upon power-up. By cutting the trace at J18 between "B" and "C", and installing a jumper between holes "A" and "C", this board will be cleared by POC* instead of SLAVECLR*. 
USING INTERRUPTS

The INTERFACER 3 has a simple but elegant interrupt structure that allows considerable flexibility. Each USART generates both a transmit and receive interrupt, for a total of 16 distinct interrupts for the board. A transmit interrupt indicates that the USART transmit register is empty and it is ready to accept a character. A receive interrupt indicates that data is available from the receiver data register. Each of these interrupts may be masked "OFF" or "ON" by altering the INTERRUPT CONTROL REGISTERS as described below. Each of these interrupts are open collector, and may be individually tied to any of the 8 vectored interrupt lines (V10-V17). The status of each interrupt line may be sampled by reading the INTERRUPT STATUS REGISTERS as described below.

Since each of the 16 interrupts generated on the INTERFACER 3 may be tied to any of the 8 vectored lines, almost any type of priority scheme may be implemented. All transmit interrupts are brought out on one side of jumper socket J15, and all receive interrupts are brought out on one side of jumper socket J16. On the opposite side of each socket, each of the 8 vectored interrupt lines are brought out. By using the provided headers, any USART interrupt may be connected to any VI line. The pin-out of J15 and J16 are shown below.

<table>
<thead>
<tr>
<th>INTERRUPT</th>
<th>J15</th>
<th>VI LINE</th>
<th>J16</th>
<th>INTERRUPT</th>
</tr>
</thead>
<tbody>
<tr>
<td>TxINT 0</td>
<td>9</td>
<td>8</td>
<td>9</td>
<td>8</td>
</tr>
<tr>
<td>TxINT 1</td>
<td>10</td>
<td>7</td>
<td>10</td>
<td>7</td>
</tr>
<tr>
<td>TxINT 2</td>
<td>11</td>
<td>6</td>
<td>11</td>
<td>6</td>
</tr>
<tr>
<td>TxINT 3</td>
<td>12</td>
<td>5</td>
<td>12</td>
<td>5</td>
</tr>
<tr>
<td>TxINT 4</td>
<td>13</td>
<td>4</td>
<td>13</td>
<td>4</td>
</tr>
<tr>
<td>TxINT 5</td>
<td>14</td>
<td>3</td>
<td>14</td>
<td>3</td>
</tr>
<tr>
<td>TxINT 6</td>
<td>15</td>
<td>2</td>
<td>15</td>
<td>2</td>
</tr>
<tr>
<td>TxINT 7</td>
<td>16</td>
<td>1</td>
<td>16</td>
<td>1</td>
</tr>
</tbody>
</table>

EXAMPLE: If we wish to generate an interrupt on vectored interrupt line VI3 when data becomes available from relative user 6, a wire should be soldered between pins 2 and 12 of J16.

EXAMPLE: If we wish to generate an interrupt on vectored interrupt line VI6 when data becomes available from relative users 0, 1, 2, and 7, a wire should be soldered to connect pins 1, 6, 7, 8 and 15 of J16.

EXAMPLE: If we wish to generate an interrupt on vectored interrupt line VI0 when relative user 2 is ready to accept a character, a wire should be soldered to connect pins 8 and 11 of J15.

CHANNEL 6/7 INTERRUPT OPTION

Relative channels 6 and 7 are capable of generating a third interrupt called TxEMT/DSCHG*. This interrupt occurs when the transmitter has completed serialization of the last character loaded or a change has occurred in the state of the DSR or DCD RS-232 status lines. Additional information on this line may be found in the 2651 data sheet in this manual.
The TxEMT/DSCHG* output from the 2651 may be jumpered to generate either a transmit or receive interrupt. Due to the wire-OR capability of the interrupt outputs from the 2651, when jumpered, the transmit interrupt will become TxRDY OR TxEMT/DSCHG or the receive interrupt will become RxRDY OR TxRDY/DSCHG. Therefore, when jumpered, the user must check the status register to determine what condition caused the interrupt.

The following table will demonstrate where to install the shorting plug to generate the appropriate interrupt.

<table>
<thead>
<tr>
<th>CHANNEL NUMBER</th>
<th>TO CAUSE A TxEMT/DSCHG INTERRUPT ON THE:</th>
<th>TxRDY LINE</th>
<th>RxRDY LINE</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>INSTALL J14</td>
<td>INSTALL J13</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>INSTALL J4</td>
<td>INSTALL J3</td>
<td></td>
</tr>
</tbody>
</table>

**INTERRUPT CONTROL REGISTERS**

Two registers are provided for individually masking the transmit and receive interrupts from the bus. On power-up or reset, all interrupts are disabled on the INTERFACER 3. To gain access to these registers, a user channel must be enabled on the particular board to be altered. (You cannot alter any interrupt register on the board set for users 0 thru 7 unless you have selected one of those 8 users) To enable a particular Transmit or Receive interrupt, a "1" must be sent to the proper bit of the register. The registers are configured so that Data Bit 0 will mask relative user 0, D1 will mask relative user 1, and so on with D7 masking relative user 7. This is true for both the Transmit Interrupt Control Register (relative port 4) and the Receive Interrupt Control Register (relative port 5).

**EXAMPLE:** To enable all Transmit interrupts on a particular INTERFACER 3, you should send a OFFH to relative port 4.

**EXAMPLE:** To enable the transmit interrupt on relative users 1, 4 and 6, you should send a 52H to relative port 4.

**EXAMPLE:** To disable all Receive interrupts on a particular INTERFACER 3, you should send a 00H to relative port 5.

**EXAMPLE:** To enable the Receive interrupt on relative users 2, 3 and 7, you should send a 8CH to relative port 5.

**INTERRUPT STATUS REGISTERS**

Two registers are provided for checking the status of pending transmit and receive interrupts. To gain access to these registers, a user channel must be enabled on the particular board to be altered. (You cannot read any interrupt register on the board set for users 0 thru 7 unless you have selected one of those 8 users) If a Transmit or Receive interrupt is pending, a "1" will be present in the proper bit of the status register.
The registers are configured so that Data Bit 0 contains the status of relative user 0, D1 contains the status of relative user 1, and so on with D7 containing the status of relative user 7. This is true for both the Transmit Interrupt Status Register (relative port 4) and the Receive Interrupt Status Register (relative port 5). Remember, these status registers are read only! Writing into these registers will alter the Interrupt Control Mask. In addition, the status of a channel's interrupts are available even if those interrupts are masked "OFF". The Interrupt Control Register does not affect the reading of the status from a register.

EXAMPLE: If all Transmit interrupts on a particular INTERFACER 3 are asserted, you will read a OFFH at relative port 4.

EXAMPLE: If transmit interrupts are pending on relative users 1, 4 and 6, you will read a 52H from relative port 4.

EXAMPLE: If there are no Receive interrupts pending on a particular INTERFACER 3 (no data available), you will read a 00H from relative port 5.

EXAMPLE: If Receive interrupts are pending on relative users 2, 3 and 7, you will read a 8CH from relative port 5.

USART INITIALIZATION

The serial channels on the INTERFACER 3 are implemented with a 2651 type USART from either National Semiconductor or Signetics. Several of the USART parameters and channel control functions are programmed by writing into or reading from certain registers in the 2651. They are:

1. The baud rate.
2. The word length.
3. Whether or not a parity bit is generated.
4. Whether the parity is even or odd (if generated).
5. The number of stop bits.
6. Enabling and disabling the transmitter and receiver.
7. Setting and testing the RS-232 handshake lines.
8. Synchronous or asynchronous operation.

In addition, the normal status indication and data transfer functions are also handled through the USART's registers.

A table of the various registers and where they appear in the I/O port map is shown in a previous section and in the following tables.

"READ" or "INPUT" Ports

<table>
<thead>
<tr>
<th>Relative Port Address</th>
<th>UART Register Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>00 hex</td>
<td>Data Port, read received data.</td>
</tr>
<tr>
<td>01 hex</td>
<td>Status Port, read UART status info.</td>
</tr>
<tr>
<td>02 hex</td>
<td>Mode Registers, read current UART mode.</td>
</tr>
<tr>
<td>03 hex</td>
<td>Command Register, read current command.</td>
</tr>
</tbody>
</table>
"WRITE" or "OUTPUT" Ports

<table>
<thead>
<tr>
<th>Relative Port Address</th>
<th>UART Register Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>00 hex</td>
<td>Data port, write transmit data.</td>
</tr>
<tr>
<td>01 hex</td>
<td>SYN1/SYN2/DLE register, write sync bytes.</td>
</tr>
<tr>
<td>02 hex</td>
<td>Mode registers, write mode bytes.</td>
</tr>
<tr>
<td>03 hex</td>
<td>Command register, write command byte.</td>
</tr>
</tbody>
</table>

USART INITIALIZATION SEQUENCE

When bringing up the USART in asynchronous mode, the following sequence of events must occur:

1. Set Mode Register 1
2. Set Mode Register 2
3. Set Command Register
4. Begin normal USART operation

When bringing up the USART in transparent synchronous mode, all of the following sequence of events must occur. If bringing up the USART in non-transparent synchronous mode, step 5 may be omitted.

1. Set Mode Register 1
2. Set Mode Register 2
3. Set SYN1 Register
4. Set SYN2 Register
5. Set DLE Register
6. Set Command Register
7. Begin normal USART operation

DATA REGISTERS

The UART data registers are straight-forward in their operation. You write a byte to the data register when you want to transmit that byte to an external serial device and you read the byte in the data register to receive a byte from an external serial device. The UART will automatically add the proper start and stop bits when transmitting and will remove them when receiving.

STATUS REGISTER

The status register is used to determine the current state of the UART. Each bit of the status register has a different meaning depending on whether it is high or low. (High means a logic one or high level and low means a logic zero or low level.) The following table describes the meaning of the status bits:
MODE REGISTERS

When bringing up the UART, its two mode registers must be set with various bit patterns that will determine the operating modes. There are two registers, however they occupy only one I/O port address. This is accomplished with internal sequencing logic that allows you to write the first register (Mode Register 1) and then the second register (Mode Register 2). It is important to write to Mode Register 1 first.

The meanings of the various bits in the mode registers are described below:

MODE REGISTER 1 FORMAT

<table>
<thead>
<tr>
<th>MR1-7</th>
<th>MR1-6</th>
<th>MR1-5</th>
<th>MR1-4</th>
<th>MR1-3</th>
<th>MR1-2</th>
<th>MR1-1</th>
<th>MR1-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SYNC:</td>
<td>SYN:</td>
<td>PARITY TYPE</td>
<td>PARITY CONTROL</td>
<td>CHARACTER LENGTH</td>
<td>MODE AND BAUD RATE FACTOR</td>
<td></td>
<td></td>
</tr>
<tr>
<td>NO. OF SYN CHARACTERS</td>
<td>TRANSPARENCY CONTROL</td>
<td>0 = ODD</td>
<td>1 = EVEN</td>
<td>1 = ENABLED</td>
<td>0 - 5 BITS</td>
<td>00 = SYNCHRONOUS 1x RATE</td>
<td></td>
</tr>
<tr>
<td>0 = SINGLE SYN</td>
<td>0 = NORMAL</td>
<td>1 = TRANSPARENT</td>
<td></td>
<td></td>
<td>01 - 8 BITS</td>
<td>01 = ASYNCHRONOUS 1x RATE</td>
<td></td>
</tr>
<tr>
<td>1 = DOUBLE SYN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>01 - 8 BITS</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

ASYNC:
- STOP BIT LENGTH
  - 00 = INVALID
  - 01 = 1 STOP BIT
  - 10 = 1 1/2 STOP BITS
  - 11 = 2 STOP BITS

MODE REGISTER 2 FORMAT

<table>
<thead>
<tr>
<th>MR2-7</th>
<th>MR2-6</th>
<th>MR2-5</th>
<th>MR2-4</th>
<th>MR2-3</th>
<th>MR2-2</th>
<th>MR2-1</th>
<th>MR2-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>NOT USED</td>
<td>TRANSMITTER CLOCK</td>
<td>RECEIVER CLOCK</td>
<td>BAUD RATE SELECTION</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 = EXTERNAL</td>
<td>0 = EXTERNAL</td>
<td>0000 = 50 BAUD</td>
<td>0110 = 600 BAUD</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 = INTERNAL</td>
<td>1 = INTERNAL</td>
<td>0001 = 75 BAUD</td>
<td>0111 = 1200 BAUD</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0010 = 110 BAUD</td>
<td>1110 = 1800 BAUD</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0011 = 134.5 BAUD</td>
<td>1111 = 19200 BAUD</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0100 = 150 BAUD</td>
<td>1010 = 2400 BAUD</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0101 = 300 BAUD</td>
<td>1011 = 3600 BAUD</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

That completes the description of the Mode Registers. Remember that you must always write both mode registers, with Mode Register 1 first.
COMMAND REGISTER

The Command Register is used to set the operating mode (sync or async), enable or disable the receiver and/or transmitter, force a "break" condition, reset the error flags and control the state of the RTS and DTR outputs.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>OPERATING MODE</td>
<td>00' NORMAL OPERATION</td>
<td>01' ASYNC: AUTOMATIC ECHO MODE</td>
<td>10' LOCAL LOOP BACK</td>
<td>11' REMOTE LOOP BACK</td>
<td>REQUEST TO SEND</td>
<td>0 = FORCES RTS OUTPUT HIGH</td>
<td>1 = FORCES RTS OUTPUT LOW</td>
<td>RESET ERROR</td>
</tr>
<tr>
<td>ASYNC:</td>
<td>0 = NORMAL</td>
<td>1 = FORCE BREAK</td>
<td>RECEIVE CONTROL (R×E×D)</td>
<td>0 = DISABLE</td>
<td>1 = ENABLE</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DATA TERMINAL READY</td>
<td>0 = SEND OLE</td>
<td>1 = SEND DLE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TRANSMIT CONTROL</td>
<td>0 = DISABLE</td>
<td>1 = ENABLE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

SERIAL MODE JUMPERS

The INTERFACER 3 board with its serial programming jumpers allows the user to adapt relative channels 6 and 7 to all standard RS-232 pin configurations. In RS-232 mode, these jumpers may be set so that this board operates in a "master" mode where it behaves as the Data Terminal Equipment (DTE), or it may be set so that the board operates in a "slave" mode where it behaves as the Data Communication Equipment (DCE). Since almost all CRT terminals and serial interface printers operate as the "master" or as the Data Terminal Equipment, then the INTERFACER 3 board must operate as the "slave" or Data Communication Equipment. (For this reason, relative channels 0 – 5 are set to operate in this mode.) For example, to connect the INTERFACER 3 to a terminal like an Televideo or a Hazeltine, relative channels 0 – 5 will connect directly and relative channels 6 and 7 require that serial mode jumpers (J1 and J2) should be set in "slave" mode as shown on the following table. To connect relative channels 6 and 7 to a Modem is a different set-up because Modems are set to operate as "slaves". When connected to a Modem, the serial mode jumpers (J1 and J2) of the INTERFACER 3 should be set in the "master" mode as shown on the following table.

PROGRAMMING JUMPERS

SLAVE MODE, J1/J2: for connections to CRT terminals, printers, etc.  

MASTER MODE, J1/J2: for connection to MODEMS.
RS-232C CONTROL LINES

The RS-232 control and data lines are defined as shown below. The EIA RS-232 standard defines a signal line at greater than +3V (+12V typical) to be "SPACING" and a signal line at less than -3V (-12V typical) to be "MARKING".

<table>
<thead>
<tr>
<th>PIN#</th>
<th>CIRCUIT</th>
<th>DIR.</th>
<th>NAME</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>AA</td>
<td></td>
<td></td>
<td>PROTECTIVE GROUND</td>
</tr>
<tr>
<td>2</td>
<td>BA</td>
<td>TO DCE</td>
<td>TxD</td>
<td>TRANSMITTED DATA</td>
</tr>
<tr>
<td>3</td>
<td>BB</td>
<td>TO DTE</td>
<td>RxD</td>
<td>RECEIVED DATA</td>
</tr>
<tr>
<td>4</td>
<td>CA</td>
<td>TO DCE</td>
<td>RTS</td>
<td>REQUEST TO SEND</td>
</tr>
<tr>
<td>5</td>
<td>CB</td>
<td>TO DTE</td>
<td>CTS</td>
<td>CLEAR TO SEND</td>
</tr>
<tr>
<td>6</td>
<td>CC</td>
<td>TO DTE</td>
<td>DSR</td>
<td>DATA SET READY</td>
</tr>
<tr>
<td>7</td>
<td>AB</td>
<td></td>
<td></td>
<td>SIGNAL GROUND</td>
</tr>
<tr>
<td>8</td>
<td>CF</td>
<td>TO DTE</td>
<td>DCD</td>
<td>REC'D LINE SIGNAL DET.</td>
</tr>
<tr>
<td>15</td>
<td>DB</td>
<td>DCE SOURCE</td>
<td>TSET</td>
<td>TRANS. SIG. ELE. TIMING</td>
</tr>
<tr>
<td>17</td>
<td>DD</td>
<td>DCE SOURCE</td>
<td>RSET</td>
<td>REC'D SIG. ELE. TIMING</td>
</tr>
<tr>
<td>20</td>
<td>CD</td>
<td>TO DCE</td>
<td>DTR</td>
<td>DATA TERMINAL READY</td>
</tr>
</tbody>
</table>

Five hardwired RS-232 handshaking signals are provided for interfacing to equipment needing these lines as shown below. Output lines may be set either "MARKING" or "SPACING" and their state may be altered by software commands as described in the USART INITIALIZATION Section under Command Register.

OUTPUT LINES

<table>
<thead>
<tr>
<th>NAME</th>
<th>RS-232 LINE</th>
<th>DB25 PIN CONNECTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>DTR</td>
<td>CD</td>
<td>20 OR 6 *</td>
</tr>
<tr>
<td>RTS</td>
<td>CA</td>
<td>4 OR 5 *</td>
</tr>
</tbody>
</table>

INPUT LINES

<table>
<thead>
<tr>
<th>NAME</th>
<th>RS-232 LINE</th>
<th>DB25 PIN CONNECTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>DSR</td>
<td>CC</td>
<td>6 OR 20 *</td>
</tr>
<tr>
<td>CTS</td>
<td>CB</td>
<td>5 OR 4 *</td>
</tr>
<tr>
<td>DCD</td>
<td>CF</td>
<td>8</td>
</tr>
</tbody>
</table>

* NOTE: Non-starred pin numbers indicate the DB25 pin number for relative channels 0 - 5 and when the Serial Mode Jumpers of relative channels 6 and 7 are set for "master" mode. The starred pin numbers indicate the DB25 pin number on relative channels 6 and 7 when the Serial Mode Jumpers are set for "slave" mode.

SYNCHRONOUS MODE CLOCK DRIVER/RECEIVERS

Relative channels 6 and 7 can either transmit or receive the synchronous signal timing element signals. The typical configuration requires that the DATA COMMUNICATION EQUIPMENT (DCE) be the source of the of the synchronous transmit and receive clocks. The INTERFACER 3 is
capable of independently transmitting or receiving either of the clocks in either DCE or DTE modes. The following table will describe how the pin shunts should be set for transmitting or receiving the clocks.

<table>
<thead>
<tr>
<th>CHANNEL NUMBER</th>
<th>RECEIVE SYNC CLOCK</th>
<th>TRANSMIT SYNC CLOCK</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>INSTALL J11</td>
<td>INSTALL J12</td>
</tr>
<tr>
<td>7</td>
<td>INSTALL J7</td>
<td>INSTALL J8</td>
</tr>
</tbody>
</table>

EXAMPLE: If you want relative channel 7 to transmit both its transmit and receive sync clocks, you would install pin shunts on J7 and J5.

EXAMPLE: If you want relative channel 6 to receive both its transmit and receive sync clocks, you would install pin shunts on J10 and J12.
THEORY OF OPERATION

The **INTERFACER 3** can be roughly divided into 7 subsections for describing its operation. These sections include: The S-100 Bus Drivers, the I/O Port Decode Logic, the Strobe Generation Logic, the Wait State Logic, the Interrupt Control/Status Logic, the USART, and the RS-232 Level Conversion Logic.

**S-100 BUS DRIVERS**

The separate data input and output data buses of the S-100 bus are converted to a bi-directional data bus by octal drivers U44 and U58. Data from the S-100 bus is driven onto the internal data bus by U58 only when sOUT goes high, indicating an output operation. The internal data bus is driven onto the S-100 bus when DOEN* goes low, indicating that a valid board select (SEL) and pDBIN are high (NAND-U45).

All S-100 bus signals are buffered onto the board if the line would otherwise have more than 1 LSTTL load. Address lines A0, A1, A2, and pDBIN are buffered onto the board by 2/3 of hex buffer U48, and the lines sOUT, sINP*, pWR*, φ, and pSTVAL* are inverted using portions of U29, U43, and U50.

**I/O PORT DECODE LOGIC**

The eight port block that the **INTERFACER 3** occupies is decoded by 6 open collector X-OR gates (U46 and U47). 5 of these gates decode address lines A3-A7 by comparing against positions 2-6 of switch S1, and the last section compares sOUT and sINP* to determine if an I/O operation is occurring. When all compare conditions are satisfied, ASEL goes high. Closing position 1 of S1 will ground ASEL and disable the board completely.

A valid board select (SEL*) is generated (by 1/3 of U32), when ASEL goes high along with USEL (indicating that this boards select number is active) and A1 and A2 are not both high (indicating the USER SELECT PORT is not selected). SEL* is disabled by 1/3 of U32 when the USER SELECT PORT is enabled so that conflicts between up to four boards does not occur.

A USER SELECT write occurs when ASEL, A1, A2, sOUT, and STROBE go high. This generates OUT0* (U32) which clocks the least significant 5 bits on the bus (D0-D4) into hex latch U34. The 3 low order bits of U34 are decoded into 8 chip enables (CEO* - CE7*) by U35 when SEL is high and A2 and ESTROBE* are low. The 2 high order bits of U34 are compared to switch positions 7 and 8 of S1 by 1/2 of U47 (X-NOR) to decode a current user board select signal USEL. Access to registers on the board requires that USEL be high before access is gained.

The four interrupt read and write strobos are generated by decoder U49 when A2 is high and SEL* and STROBE* are low. A0, A1, and sINP* determine which output becomes active at the proper time.
STROBE GENERATION LOGIC

In order to gain additional access time in an I/O cycle for the 2651 USARTs, the INTERFACER 3 generates early strobes based on valid status. S-100 bus strobes pDBIN and pWR* are gated together (U30) and inverted to generate STROBE and STROBE*. These signals indicate that a bus strobe is occurring. The interrupt registers and user select port have their data gated by STROBE because they are TTL and capable of very high speed operation. Since the 2651 type USART is a MOS device and has an access time of approximately 250 nS, an early strobe is generated so that wait states are avoided whenever possible. A status valid signal, ESTATVAL*, is generated whenever pSYNC is high and pSTVAL* is low. ESTATVAL* clears "D" flop U33a to generate ESTROBE*, which becomes one term of the USART chip enable decoder U35. The termination of STROBE* causes a "1" to be clocked into U33a and terminate ESTROBE*.

WAIT STATE LOGIC

To allow operation with high speed processors, a wait state generator allows the addition of 1 or 2 wait cycles. U31 forms a 2 bit shift register clocked by φ*. A wait state is left pending after STROBE goes low, and when STALL1* or STALL2* and A2 are low (U30), and SEL is high (U45), WAIT* is generated. STALL1* is clocked out on the next rising edge of φ* after STROBE goes high, and STALL2* is clocked out the following cycle. The pRDY* line is pulled low by U48 when WAIT* goes low. When neither STALL1* or STALL2* is connected on J17, no wait states will be generated.

INTERRUPT CONTROL/STATUS LOGIC

The interrupt logic consists of two 8 bit latches for enabling interrupts onto the bus, two 8 bit buffers for reading current interrupt status, and sixteen 2 input open collector NAND buffers for driving the interrupts on the bus.

Two 8 bit latches are formed by four 4 bit latches (U38, U41, U52, and U55) for generating the interrupt enable mask. The Q outputs become the RxINTENx and TxINTENx interrupt enables for selectively masking "OFF" individual interrupts. Upon power-up or reset, these latches are cleared by CLR* so that all interrupts are disabled.

The TxRDY and RxRDY interrupt outputs from the 2651 USARTs are inverted to form active high interrupt signals. These interrupt signals are fed to one input of the open collector NAND buffer, with the corresponding interrupt enable fed to the other input. The resulting interrupt outputs (TxINTx and RxINTx) are capable of driving the VIO-7 lines directly, and are brought out to J15 and J16 for jumpering to the appropriate line.

Two 8 bit buffers are formed from four quad tri-state buffers (U37, U42, U51, and U56) for gating the current USART interrupts (TxRDYx and RxRDYx) onto the bus as status information. Since the buffers use Tx and Rx RDY instead of Tx and Rx INT lines, the status of disabled interrupts are displayed as well as enabled interrupts.
Relative channels 6 and 7 allow jumpering the TxEMT/DSCHG interrupt from the USART to either the TxRDY or RxRDY interrupt outputs. This is possible since the outputs from the 2651 are open drain and may be wire-ORed.

**USARTS**

The 2651 type USART is quite sophisticated in that it can run in both asynchronous as well as synchronous modes. In addition, the part has an internal baud rate generator, RS-232 status and control bits, up to 3 interrupt outputs, and the capability of transmitting as well as receiving baud clocks.

The chip enable (CE) and read/write (R*/W) lines are operated by initially determining whether a read or a write will occur (sINP* to R*/W) and then strobing the part with CE*. Address lines A0 and A1 determine which of four registers will be selected and CLR resets the USART.

The baud rate clock BAUDCLK is generated by a 5.0688MHz crystal oscillator formed from 3 inverters (U29) and crystal X1.

**RS-232 LEVEL CONVERSION LOGIC**

Each USART has a full compliment of RS-232 handshaking lines for devices that require them. Industry standard 1488 and 1489 receivers and transmitters are used throughout for highest performance. In addition to the data lines TxD and RxD, each channel has a RTS and DTR output and a CTS, DSR, and DCD input. All three RS-232 status lines have pullup resistors to +12V so that floating inputs are pulled high.

Relative channels 0-5 have the RS-232 lines set for direct connection to CRT terminals and printers. Relative channels 6 and 7 may be set for both DCE and DTE modes by wiring new jumpers for J1 and J2.

Relative channels 6 and 7 are capable of sending and receiving both the transmit and receive baud clocks for running in synchronous mode. An RS-232 driver and a receiver are provided for RxC and TxC, and either one may be jumpered in.
User Notes
SAMPLE TEST PROGRAM FOR RUNNING IN ASYNCHRONOUS MODE

* *
* *
* *
* *

**INTERFACER 3 TEST PROGRAM**

* *

This program will initialize all 2651s for asynchronous operation at 9600 baud with 8 data bits, one stop bit, no parity. This program will echo all characters received on any user channel (from 0 to 31) and if any user sends a ~C, the program will terminate and return back to CP/M.

**NOTE:** This program assumes that the console device is either an INTERFACER 1 or 2 addressed at ports 0 and 1.

* *

```
* *
base   equ   18h
udata  equ   BASE+0h ;data port in and out
ustat  equ   BASE+1h ;status register port
mode   equ   BASE+2h ;mode register port
commr  equ   BASE+3h ;command register port
txreg  equ   BASE+4h ;tx int register
rxreg  equ   BASE+5h ;rx int register
user   equ   BASE+6h ;port to select user
exit   equ   0 ;CP/M reentry point
tbmt   equ   01h ;transmitter buffer empty
dav    equ   02h ;data available
* *
*
org   100h
Start mvi a,0ffh ;init user
Loop  inr a ;next user
cpi 20H ;check for final uart
jz echo ;start echo routine
out user ;select uart
mov b,a ;save user in b
call init ;init the uart
mov a,b ;restore user
jmp loop ;next
Init mvi a,0CEh ;set up the 2651
out mode ;send to mode register 1
mov a,7Eh ;9600 baud, internal clocks
out mode ;SEND BYTE TO M.R. 2
mov a,27h ;could be 07h (no 1420)
out commr
ret
Echo mvi a,OFFh ;mask value
out txreg ;set tx int reg
out rxreg ;set rx int reg
Loop1 inr a ;next user
out user ;select uart
mov b,a ;save user in b
call cstat ;check for data
```
cpi OAAh ;data if aa
cz ok ;do echo loop
mov a,b ;restore user
jmp loop ;next
Ok
call inloop ;get data
call oloop ;output data
ret
Cstat
in ustat ;look for key entry
ani dav ;check status
jz nodat ;no data
mvi a,OAAh ;data char
ret
Nodat
mvi a,0 ;no data char
ret
Inloop
in ustat ;look for key entry
ani dav ;check the status
jz inloop ;wait for key entry
in udata ;get key entry
ani 7Fh ;mask parity off
cpi 03h ;has a ^c been hit?
jz done ;return to CP/M
mov e,a ;save input in E reg.
ret
Oloop
in ustat ;check ready for output
ani tbmt ;check status
jz oloop ;wait for ready
mov a,e ;get data
out udata ;output character
ret
Done
jmp exit ;return to cp/m
end
SAMPLE TEST PROGRAM FOR RUNNING IN SYNCHRONOUS MODE

*  *
*  INTERFACER 3 SYNCHRONOUS TEST PROGRAM  *
*  *
*  This program will take characters typed on the console and  *
transmit them synchronously at 19.2K baud out of relative user  *
6 to relative user 7, and then back out of 7 to 6 and back to  *
the console. When a control C (^C) is hit on the console, the  *
program will terminate and re-enter CP/M.  *
NOTE: This program assumes that the console device is an INTER­  *
FACER 1 or 2 at ports 0 and 1. It does not use direct BIOS  *
entry points. The synchronous clock jumpers should be set as  *
described in the example in the SYNCHRONOUS MODE CLOCK DRIVER­  *
/RECEIVER section. The SERIAL MODE JUMPERS should be set so  *
that channel 7 is in master mode and 6 is in slave mode.  *
*  *
base  equ  10h
udata  equ  base+0h ;data port in and out
ustat  equ  base+1h ;status register port
mode  equ  base+2h ;mode register port
 commr  equ  base+3h ;command register port
txreg  equ  base+4h ;tx int register
rxreg  equ  base+5h ;rx int register
user  equ  base+7h ;port to select user
exit  equ  0 ;CP/M reentry point
cstat  equ  01h ;console status port
cdata  equ  00h ;console data port
tbmt  equ  01h ;transmitter buffer empty
dav  equ  02h ;data available
*  *

START  
mvi a,0ffh ;mask value
out txreg ;set tx int reg
out rxreg ;set rx int reg

INIT6  
mvi a,6h ;init user 6
out user ;select uart
mvi a,08ch ;set up the 2651
out mode ;send to mode register 1
mvi a,0fh ;19200 baud, external clocks
out mode ;send to mode register 2
mvi a,0a5h ;synch character
out ustat ;send to synch reg
mvi a,67h ;synch strip mode
out commr ;send to command register
mvi a,0a5h ;dummy synch character
out udata ;poke in butt to start

INIT7  
mvi a,7h ;init user 7
out user ;select uart
mvi a,08ch ;set up the 2651
out mode ;send to mode register 1
mvi a,3fh ;19200 baud, internal clocks
out mode ;send to mode register 2
mvi a,0a5h ;SYN1 character
out ustat ;send to synch reg
mvi a,67h ;synch strip mode
out commr ;send to command register
mvi a,0a5h ;dummy synch character
out udata ;poke in butt

CONIN
in cstat ;look for key entry
ani dav ;check status
jz conin ;no data
in cdata ;get char
ani 7fh ;mask parity off
cpi 03 ;has a ~c been hit?
jz done ;return to CP/M
mov 1,a ;save in 1

OUT6
mvi a,6 ;user 6
out user ;select

OUT6L
in ustat ;look for ready
ani tbmt ;check the status
jz out6l ;wait for ready
mov a,1 ;restore character
out udata ;output char

IN7
mvi a,7 ;user 7
out user ;select

IN7L
in ustat ;get status
ani dav ;check for char
jz in7l ;no char
in udata ;get char
mov 1,a ;save char

OUT7
in ustat ;check ready for output
ani tbmt ;check status
jz out7 ;wait for ready
mov a,1 ;get data
out udata ;output character

IN6
mvi a,6 ;user 6
out user ;select

IN6L
in ustat ;get status
ani dav ;check for char
jz in6l ;no char
in udata ;get char
mov 1,a ;save char

CONOUT
in cstat ;check ready for output
ani tbmt ;check status
jz conout ;wait for ready
mov a,1 ;get data
out cdata ;output character
jmp conin

DONE
jmp exit ;return to cp/m
SAMPLE PROGRAM FOR USING THE INTERFACER 3 AS THE CP/M CONSOLE

; CompuPro INTERFACER 3 equates.

GBI3: EQU 10h ;INTERFACER 3 BASE
GBUD: EQU GBI3+0 ;Uart data port
GBUS: EQU GBI3+1 ;Uart status port
GBUM: EQU GBI3+2 ;Uart mode port
GBUC: EQU GBI3+3 ;Uart command port
GBUSR EQU GBI3+7 ;User select register
I3DAV: EQU 02H ;INTERFACER 3 DAV
I3TBMT: EQU 01H ;INTERFACER 3 TBMT

; CONSOLE INITIALIZATION
;
; This routine performs the initialization
; required by the INTERFACER 3 USART.
;
sTINIT MVI A,0 ;select user "0"
OUT GBUSR ;output to select user
MVI A,0EEH ;8 bits, no parity, 2 stops
OUT GBUM ;Set up mode register 1
MVI A,07EH ;9600 baud
OUT GBUM ;Set up mode register 2
MVI A,027H ;dtr low, no break,
;no reset, rts low
OUT GBUC ;Set up command port
RET

; CONSOLE STATUS
;
; This routine samples the Console status and returns
; the following values in the A register.
;
EXIT A = 0 (zero), means no character
; currently ready to read.
;
A = FFh (255), means character
; currently ready to read.

sCONST IN GBUS ;Input from port
ANI I3DAV ;Mask data available
RZ ;If data not available
ORI OFFH
RET

; CONSOLE INPUT
;
; Read the next character into the A register,
; clearing the high order bit. If no character
; currently ready to read then wait for a character
; to arrive before returning.
;
EXIT A = character read from terminal.
sCONIN    IN    GBUS    ;Get status from uart
ANI       I3DAV
JZ        sCONIN
IN        GBUD
ANI       7Fh
RET

;  C O N S O L E   O U T P U T
;
;  Send a character to the console. If the console
;  is not ready to receive a character wait until
;  the console is ready.
;
;  ENTRY  C = ASCII character to output to console.

sCONOUT   IN    GBUS    ;Get uart status
ANI       I3TBMT    ;Test if buffer empty
JZ        sCONOUT
MOV       A,C
OUT       GBUD
RET

;  End  GBcbioI3.asm
INS2651 Programmable Communications Interface

General Description

The INS2651 is a programmable Universal Synchronous/Asynchronous Receiver/Transmitter (USART) chip contained in a standard 28-pin dual in-line package. The chip, which is fabricated using N-channel silicon gate MOS technology, functions as a serial data input/output interface in a bus structured system. The functional configuration of INS2651 is programmed by the system software for maximum flexibility, thereby allowing the system to receive and transmit virtually any serial data communications signal presently in use.

The INS2651 can be programmed to receive and transmit either synchronous or asynchronous serial data. The INS2651 performs serial-to-parallel conversion on data characters received from an input/output device or a MODEM, and parallel-to-serial conversion on data characters received from the CPU. The CPU can read the complete status of the INS2651 at any time during the functional operation. Status information reported includes the type and the condition of the transfer operations being performed by the INS2651, as well as error conditions (parity, overrun, or framing).

Features

- Synchronous and Asynchronous Full Duplex or Half Duplex Operations
- Synchronous Mode Capabilities
  - Selectable 5- to 8-Bit Characters
  - Selectable 1 or 2 SYNC Characters
  - Transparent or Non-Transparent Mode
  - Automatic SYNC or DLE SYNC Insertion
  - DC Electrical Characteristics
- Asynchronous Mode Capabilities
  - Selectable 5- to 8-Bit Characters
  - 3 Selectable Clock Rates (1x, 16x, or 64x the Baud Rate)
  - Line Break Detection and Generation
  - 1, 1/2-, or 2-Stop Bit Detection and Generation
  - False Start Bit Detection
- Baud Rates
  - DC to 0.8 M Baud (Synchronous)
  - DC to 0.8 M Baud (1x, Asynchronous)
  - DC to 50 k Baud (16x, Asynchronous)
  - DC to 12.5 k Baud (64x, Asynchronous)
- Internal or External Baud Rate Clock
  - 16 Internal Rates (50 to 19,200 Baud)
- Double Buffering of Data
- TTL Compatible
- No System Clock Required
- Direct Plug-In Replacement for Signetics 2651

INS2651 General System Configuration

Absolute Maximum Ratings

Operating Ambient Temperature: 0°C to +70°C
Storage Temperature: -65°C to +150°C
All Voltages with Respect to Ground: -0.5 V to +6.0 V

Note: Maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under DC Electrical Characteristics.

DC Electrical Characteristics

TA = 0°C to +70°C; VCC = +5.0 V ± 5%, GND = 0 V

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIL</td>
<td>Input Low Voltage</td>
<td>2.0</td>
<td></td>
<td>0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VILH</td>
<td>Input High Voltage</td>
<td></td>
<td>2.0</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VOUT</td>
<td>Output Low Voltage</td>
<td>0.25</td>
<td>0.45</td>
<td></td>
<td>V</td>
<td>IOH = 1.6 mA</td>
</tr>
<tr>
<td>VOH</td>
<td>Output High Voltage</td>
<td>2.4</td>
<td>2.8</td>
<td></td>
<td>V</td>
<td>IOL = -100 µA</td>
</tr>
<tr>
<td>IIL</td>
<td>Input Load Current</td>
<td>10</td>
<td></td>
<td>10</td>
<td>µA</td>
<td>VIN = 0 V to 5.5 V</td>
</tr>
<tr>
<td>ILO</td>
<td>Data Bus Leakage Current</td>
<td>10</td>
<td></td>
<td>10</td>
<td>µA</td>
<td>VOUT = 4.0 V</td>
</tr>
<tr>
<td>ILO</td>
<td>Open Drain Leakage Current</td>
<td>10</td>
<td></td>
<td>10</td>
<td>µA</td>
<td>VOUT = 4.0 V</td>
</tr>
<tr>
<td>ICC</td>
<td>Power Supply Current</td>
<td>65</td>
<td>150</td>
<td></td>
<td>mA</td>
<td></td>
</tr>
</tbody>
</table>

Capacitance

TA = +25°C; VCC = GND = 0 V

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cin</td>
<td>Input Capacitance</td>
<td>20</td>
<td></td>
<td></td>
<td>pF</td>
</tr>
<tr>
<td>Cout</td>
<td>Output Capacitance</td>
<td>20</td>
<td></td>
<td></td>
<td>pF</td>
</tr>
<tr>
<td>CI/O</td>
<td>I/O Capacitance</td>
<td>20</td>
<td></td>
<td></td>
<td>pF</td>
</tr>
</tbody>
</table>

Note: f0 = 1 MHz

Unmeasured pins to ground
**AC Electrical Characteristics**

\[ T_A = 0^\circ \text{C to } +70^\circ \text{C}; \ V_{CC} = +5.0 \pm 5\% \text{, GND} = 0 \text{V} \]

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter Description</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_{CE} )</td>
<td>Chip Enable Pulse Width</td>
<td>300</td>
<td></td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{AS} )</td>
<td>Address Setup Time</td>
<td>20</td>
<td></td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{AH} )</td>
<td>Address Hold Time</td>
<td>20</td>
<td></td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{CS} )</td>
<td>R/W Control Setup Time</td>
<td>20</td>
<td></td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{CH} )</td>
<td>R/W Control Hold Time</td>
<td>20</td>
<td></td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{DS} )</td>
<td>Data Setup Time for Write</td>
<td>225</td>
<td></td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{DH} )</td>
<td>Data Hold Time for Write</td>
<td>50</td>
<td></td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{DD} )</td>
<td>Data Delay Time for Read</td>
<td>250</td>
<td></td>
<td>250</td>
<td>ns</td>
<td>( C_L = 100\mu \text{F} )</td>
</tr>
<tr>
<td>( t_{DF} )</td>
<td>Data Bus Floating Time for Read</td>
<td>150</td>
<td></td>
<td>150</td>
<td>ns</td>
<td>( C_L = 100\mu \text{F} )</td>
</tr>
</tbody>
</table>

**BUS PARAMETERS**

**OTHER TIMINGS**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>RESET Pulse Width</th>
<th>1000</th>
<th>5.0688</th>
<th>5.0723</th>
<th>MHz</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>( f_{BRH} )</td>
<td>Baud Rate Generator Input Clock Frequency</td>
<td>70</td>
<td></td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( f_{BRL} )</td>
<td>Baud Rate Clock High State</td>
<td>70</td>
<td></td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( f_{RT} )</td>
<td>TXC or RXC Input Clock Frequency</td>
<td>DC</td>
<td>0.769</td>
<td>MHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( f_{TH} )</td>
<td>TXC or RXC High State</td>
<td>650</td>
<td></td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( f_{TL} )</td>
<td>TXC or RXC Low State</td>
<td>650</td>
<td></td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{XD} )</td>
<td>TXD Delay from Falling Edge of TXC</td>
<td>650</td>
<td></td>
<td>ns</td>
<td>( C_L = 100\mu \text{F} )</td>
<td></td>
</tr>
<tr>
<td>( t_{TCS} )</td>
<td>Skew Between TXD Changing and Falling Edge of RXC Output</td>
<td>0</td>
<td>0</td>
<td>ns</td>
<td>( C_L = 100\mu \text{F} )</td>
<td></td>
</tr>
<tr>
<td>( t_{RXS} )</td>
<td>Rx Data Setup Time</td>
<td>300</td>
<td></td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{RLH} )</td>
<td>Rx Data Hold Time</td>
<td>300</td>
<td></td>
<td>ns</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Timing Waveforms**

- **RESET TIMING**
- **READ AND WRITE TIMING**
- **CLOCK TIMING**
- **TRANSMIT TIMING**
- **RECEIVE TIMING**
Timing Waveforms (cont'd.)

**INS2651 Block Diagram**

The following describes the function of all the INS2651 input/output pins. Some of these descriptions reference internal circuits.

### INPUT SIGNALS

**Reset (RESET), Pin 21:** When high, performs a master reset on the INS2651. This signal asynchronously terminates any device activity and clears the Mode, Command, and Status Registers. The device assumes the idle state and remains in this mode until initialized with the appropriate control words.

**Address Lines (A1-A0), Pins 10, 12:** Address lines used to select internal Mode and Command registers.

**Read/Write (R/W), Pin 13:** Controls the direction of data bus transfers. A high input allows data from the CPU to be loaded into the addressed register. A low input causes the contents of the addressed register to be present on the data bus.

**Clear to Send (C/T), Pin 17:** When low, enables the transmitter to operate. When high, holds the TXD output in MARK condition.

**Data Carrier Detect (D/C), Pin 16:** When low, enables the receiver to operate. The complement of this input is stored as Status Register bit 6. An input change in state causes a low output on TXEN/DSCHG.

**Data Set Ready (DSR), Pin 22:** General-purpose input which, when low, indicates either the Data Set Ready or Ring condition. Its complement is stored as Status Register bit 7. A change in state of this input causes a low output on TXEN/DSCHG.

**VCC, Pin 26:** +5 volt supply.

**Ground, Pin 4:** 0 volt reference.

**Baud Rate Generator Clock (BRCLK), Pin 20:** 5.068 MHz clock input to the internal Baud Rate Generator. Not required if external receiver and transmitter (TXC and RXC) clocks are used.

**Receiver Data (RXD), Pin 3:** Serial data input to the receiver.

**POWER SUPPLY, GND**

**NOTE:** Applicable input names and included within parentheses.
OUTPUT SIGNALS

Transmitter Ready (TXRDY), Pin 15: A low on this output, which is open-drain, indicates that Transmit Holding Register (THR) is ready to accept a data character from the CPU. This output, which is the complement of Status Register bit 0, goes high when the data character is loaded and is valid only when the transmitter is enabled. The TXRDY output can be used as an interrupt to the system.

Receiver Ready (RXRDY), Pin 14: A low on this output, which is open-drain, indicates that the Receive Holding Register (RHR) has a character ready for input to the CPU. This output, which is the complement of Status Register bit 1, goes high either when the Receiver Holding Register is read by the CPU or when the receiver is disabled. The RXRDY output can be used as an interrupt to the system.

Transmitter Empty or Data Set Change (TXEMT/DSCHG), Pin 18: A low on this output, which is open-drain, indicates that either the transmitter has completed serialization of the last character loaded by the CPU or that a change of state of the DSR or DCD inputs has occurred. If the TXEMT condition does not exist, this output goes high when the Status Register is read by the CPU. Otherwise, the Transmit Holding Register must be loaded by the CPU for this line to go high. The TXEMT/DSCHG output can be used as an interrupt to the system. This output is the complement of Status Register bit SR2.

Transmitter Data (TxD), Pin 19: Composite serial data output to a MODEM or input/output device. The TxD output is held in the marking state (logic 1) when the transmitter is disabled.

Pin Configuration

Data Terminal Ready (DTR), Pin 24: General-purpose output normally used to indicate Data Terminal Ready. The DTR output is the complement of Command Register bit 1.

Request to Send (RTS), Pin 23: General-purpose output normally used to indicate Request to Send. The RTS output is the complement of Command Register bit 5.

INPUT/OUTPUT SIGNALS

Data (D7-D0) Bus, Pins 28, 27, 8, 7, 6, 5, 2, 1: This bus comprises eight TRI-STATE input/output lines. The bus provides bidirectional communications between the INS2651 and the CPU. Data, control words, and status information are transferred via the Data Bus.

Receiver Clock (RC), Pin 26: If external receiver clock is programmed, this input controls the rate at which a data character is received. The frequency of the RxC input is a multiple (1x, 16x, or 64x) of the Baud Rate. Data is sampled on the rising edge of the clock. If internal receiver clock is programmed, this pin becomes an output at 1x the programmed Baud Rate.

Transmitter Clock (TxC), Pin 9: If external transmitter clock is programmed, this input controls the rate at which a data character is transmitted. The frequency of the TxC input is a multiple (1x, 16x, or 64x) of the Baud Rate. Transmitter Data is clocked out of the INS2651 on the falling edge of the TxC input. If internal transmitter clock is programmed, this pin becomes an output at 1x the programmed Baud Rate.

INS2651 Programming

The system software determines the operative conditions (mode selection, clock selection, data format, and so forth) of the INS2651 via internal Mode Registers 1 and 2, and the Command Register. Prior to initiating data communications, the INS2651 operational mode must be programmed by performing write operations to these 8-bit registers via the Data Bus. The device can be reprogrammed at any time during program execution. However, the receiver and transmitter should be disabled if the change has an effect on the reception or transmission of a character.

The internal registers of the INS2651 are accessed by applying signals to the CE, R/W, A1, and A0 inputs as specified in Table 1.

Table 1. Guess My Name

<table>
<thead>
<tr>
<th>CE</th>
<th>A1</th>
<th>A0</th>
<th>R/W</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>TRI-STATE Data Bus</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Read Receive Holding Register</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Write Transmit Holding Register</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Read Status Register</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Write SYN1/SYN2/DLE Registers</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Read Mode Registers 1 and 2</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Write Mode Registers 1 and 2</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Read Command Register</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Write Command Register</td>
</tr>
</tbody>
</table>

In the case of multiple registers (SYN1/SYN2/DLE Registers and Mode Registers 1 and 2), successive read or write operations will access the next higher register. For example, if A1 equals 0, A2 equals 1, and R/W equals 1, the first write operation loads SYN1 Register. The next write operation loads SYN2 Register, and the third loads the DLE Register. Read and write operations are performed on the Mode Registers in a similar manner. If more than the required number of accesses is made, the internal register pointer returns to the first register. The pointers are reset to the first registers either by a RESET input or by performing a "Read Command Register" operation, but are unaffected by any other read or write operation.
Table 2. Baud Rate Generator Characteristics (Crystal Frequency = 5.0688 MHz)

<table>
<thead>
<tr>
<th>Baud Rate</th>
<th>Theoretical Frequency 16x Clock (kHz)</th>
<th>Actual Frequency 16x Clock (kHz)</th>
<th>Percent Error</th>
<th>Duty Cycle (%)</th>
<th>Divisor</th>
</tr>
</thead>
<tbody>
<tr>
<td>50</td>
<td>0.8</td>
<td>0.8</td>
<td>-</td>
<td>50/50</td>
<td>6336</td>
</tr>
<tr>
<td>75</td>
<td>1.2</td>
<td>1.2</td>
<td>-</td>
<td>50/50</td>
<td>4224</td>
</tr>
<tr>
<td>110</td>
<td>1.76</td>
<td>1.76</td>
<td>-</td>
<td>50/50</td>
<td>2880</td>
</tr>
<tr>
<td>134.5</td>
<td>2.152</td>
<td>2.152</td>
<td>0.016</td>
<td>50/50</td>
<td>2355</td>
</tr>
<tr>
<td>150</td>
<td>2.4</td>
<td>2.4</td>
<td>-</td>
<td>50/50</td>
<td>2112</td>
</tr>
<tr>
<td>300</td>
<td>4.8</td>
<td>4.8</td>
<td>-</td>
<td>50/50</td>
<td>1056</td>
</tr>
<tr>
<td>600</td>
<td>9.6</td>
<td>9.6</td>
<td>-</td>
<td>50/50</td>
<td>528</td>
</tr>
<tr>
<td>1200</td>
<td>19.2</td>
<td>19.2</td>
<td>-</td>
<td>50/50</td>
<td>264</td>
</tr>
<tr>
<td>1800</td>
<td>28.8</td>
<td>28.8</td>
<td>-</td>
<td>50/50</td>
<td>176</td>
</tr>
<tr>
<td>2000</td>
<td>32.0</td>
<td>32.081</td>
<td>0.253</td>
<td>50/50</td>
<td>158</td>
</tr>
<tr>
<td>2400</td>
<td>38.4</td>
<td>38.4</td>
<td>-</td>
<td>50/50</td>
<td>132</td>
</tr>
<tr>
<td>3600</td>
<td>57.6</td>
<td>57.6</td>
<td>-</td>
<td>50/50</td>
<td>88</td>
</tr>
<tr>
<td>4800</td>
<td>76.8</td>
<td>76.8</td>
<td>-</td>
<td>50/50</td>
<td>66</td>
</tr>
<tr>
<td>7200</td>
<td>115.2</td>
<td>115.2</td>
<td>-</td>
<td>50/50</td>
<td>44</td>
</tr>
<tr>
<td>9600</td>
<td>153.6</td>
<td>153.6</td>
<td>-</td>
<td>48/52</td>
<td>33</td>
</tr>
<tr>
<td>19200</td>
<td>307.2</td>
<td>316.8</td>
<td>3.125</td>
<td>50/50</td>
<td>16</td>
</tr>
</tbody>
</table>

Note: 16x clock is used in asynchronous mode. In synchronous mode, clock multiplier is 1x and duty cycle is 50%/50% for any baud rate.

Table 1. MODE REGISTER 1 FORMAT

<table>
<thead>
<tr>
<th>Bit Numbers</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 1. MODE REGISTER 2 FORMAT

<table>
<thead>
<tr>
<th>Bit Numbers</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 1. COMMAND REGISTER FORMAT

<table>
<thead>
<tr>
<th>Bit Numbers</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 1. STATUS REGISTER FORMAT

<table>
<thead>
<tr>
<th>Bit Numbers</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note 1: MODE RATE FACTOR IN ASYNCHRONOUS MODE APPLIES ONLY IF EXTERNAL CLOCK IS SELECTED. FACTORS ARE 1X IF INTERNAL CLOCK IS SELECTED.
INS2651 Operation

GENERAL
The transmitter section of the INS2651 performs parallel-to-serial conversion of data supplied to it from the system data bus.
The receiver section of the INS2651 performs serial-to-parallel conversion of data received from the MODEM or input/output device. Both the transmitter and receiver are double buffered, allowing a full character time in which to service Transmit Ready (TxRDY) and Receive Ready (RxRDY) interrupts.
The character size (5, 6, 7, or 8 bits) is program selectable. Parity check generation and the baud rate may also be defined by the program. Note that the character size is exclusive of the start/stop and parity bits.

SYNCHRONOUS MODE
The transmitter starts transmitting a continuous bit stream once the transmitter is enabled and the Clear to Send (CTS) input is low. If the system is late in supplying a character to the transmitter, then the transmitter will send the SYN character (or SYN, two characters if in double SYNC mode) as an idle fill in the Non-Transparent mode, or the DLE-SYN1 character pair as an idle fill in the Transparent mode. If this condition occurs, the TxEMT/DSCCH output goes low.
The receiver enters a character synchronization mode as soon as the receiver is enabled and the Data Carrier Detect (DCD) input goes low. Either one or two consecutive SYN characters must be recognized by the receiver. The number of SYN characters is program selectable, and data is sent to the processor only after synchronization. The SYN character(s) in the Transparent mode (or DLE-SYN1 characters in the Non-Transparent mode) are stripped off the data stream after synchronization. This feature is program selectable.

An overrun error will occur if the processor is late in servicing the received character. When this condition occurs, the character in the receiver buffer is written over by the character causing the overrun, and the overrun status bit is set.

ASYNCHRONOUS MODE
Once transmission is initiated, the transmitter supplies the start bit, odd, even, or no parity bit, and the proper number of stop bits as specified by the program. If the next character is presented to the transmitter, it is sent immediately after transmission of the stop bit of the present character. Otherwise the Mark (logic high) condition is sent. The transmitter can be programmed to send a Space (logic low) condition instead of the Mark condition.

Once the receiver is enabled, reception of a character is initiated by recognition of the start bit. The Start/Stop and Parity bits are stripped off while assembling the serial input into a parallel character. If a break condition is detected then the receiver sends a character of all zero bits and a Framing Error status bit to the processor.

Succeeding all-zero or break characters are not assembled and presented to the system. The Receive Data (RxD) input must return to a marking condition before character assembly is resumed. The overrun condition is checked in the same manner as in the Synchronous mode.

Physical Dimensions

28 Lead Ceramic Dual-In-Line Package (Car Dip (J))
Order Number INS2651J

28 Lead Plastic Dual-In-Line Package (N)
Order Number INS2651N
INTERFACTOR 3 174 C ©1981

COMPUPRO division GODBOUT ELECTRONICS

Page 1 of 2
See pages 34 - 37 for pin numbers of each USART Channel

INTERFACER 3 174C ©1981
COMPUPRO division GODBOUT ELECTRONICS
Page 2 of 2
## PARTS LIST

### INTEGRATED CIRCUITS
(note: the following parts may have letters, suffixes and prefixes along with the key characters given below.)

<table>
<thead>
<tr>
<th>Quantity</th>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>74LS00</td>
<td>quad 2 input NAND</td>
</tr>
<tr>
<td>1</td>
<td>74LS02</td>
<td>quad 2 input NOR</td>
</tr>
<tr>
<td>1</td>
<td>74LS04</td>
<td>hex inverter</td>
</tr>
<tr>
<td>1</td>
<td>74LS10</td>
<td>triple 3 input NAND</td>
</tr>
<tr>
<td>1</td>
<td>74LS38</td>
<td>quad 2 input NAND OC buffer</td>
</tr>
<tr>
<td>2</td>
<td>74LS74</td>
<td>dual D flip flop</td>
</tr>
<tr>
<td>1</td>
<td>74LS125</td>
<td>quad @ TRI-STATE buffer</td>
</tr>
<tr>
<td>1</td>
<td>74LS138</td>
<td>3 to 8 line decoder</td>
</tr>
<tr>
<td>1</td>
<td>74LS174</td>
<td>6 bit D type latch</td>
</tr>
<tr>
<td>1</td>
<td>74LS175</td>
<td>4 bit D type latch</td>
</tr>
<tr>
<td>1</td>
<td>74LS244</td>
<td>octal buffer</td>
</tr>
<tr>
<td>1</td>
<td>74LS266</td>
<td>quad X-NOR</td>
</tr>
<tr>
<td>1</td>
<td>74LS367</td>
<td>hex buffer</td>
</tr>
<tr>
<td>1</td>
<td>81LS95/97</td>
<td>octal buffer</td>
</tr>
<tr>
<td>9</td>
<td>1488</td>
<td>TTL to RS-232 driver</td>
</tr>
<tr>
<td>9</td>
<td>1489</td>
<td>RS-232 to TTL converter</td>
</tr>
<tr>
<td>8</td>
<td>2651/61</td>
<td>USART</td>
</tr>
<tr>
<td>2</td>
<td>7805</td>
<td>+5 volt regulator</td>
</tr>
<tr>
<td>1</td>
<td>7812</td>
<td>+12 volt regulator</td>
</tr>
<tr>
<td>1</td>
<td>7912</td>
<td>-12 volt regulator</td>
</tr>
<tr>
<td>97</td>
<td></td>
<td>OTHER ELECTRONIC COMPONENTS</td>
</tr>
<tr>
<td>2</td>
<td>1.2K</td>
<td>1/4 watt 5% resistor</td>
</tr>
<tr>
<td>1</td>
<td>1.8K</td>
<td>1/4 watt 5% resistor</td>
</tr>
<tr>
<td>5</td>
<td>4.7K</td>
<td>1/4 watt 5% resistor</td>
</tr>
<tr>
<td>6</td>
<td>5.1K</td>
<td>SIP resistor 10 pin</td>
</tr>
<tr>
<td>4</td>
<td>2.7uF</td>
<td>20V dipped tant. caps</td>
</tr>
<tr>
<td>4</td>
<td>39uF</td>
<td>10V axial tant. caps</td>
</tr>
<tr>
<td>1</td>
<td>.01uF</td>
<td>ceramic disc cap</td>
</tr>
<tr>
<td>39</td>
<td>.01uF</td>
<td>ceramic disc cap</td>
</tr>
<tr>
<td>1</td>
<td>5.0688 MHz</td>
<td>crystal</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td>MECHANICAL COMPONENTS</td>
</tr>
<tr>
<td>60</td>
<td></td>
<td>low profile sockets</td>
</tr>
<tr>
<td>1</td>
<td>8 position DIP switch</td>
<td>S1</td>
</tr>
<tr>
<td>2</td>
<td>small TO-220 heat sink</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>large TO-220 heat sink</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>set #6 hardware</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>26 pin transition connector</td>
<td>JA,JB</td>
</tr>
<tr>
<td>2</td>
<td>50 pin transition connector</td>
<td>JC,JD</td>
</tr>
<tr>
<td>2</td>
<td>12 pin post assembly</td>
<td>J3-14</td>
</tr>
<tr>
<td>1</td>
<td>3 pin post assembly</td>
<td>J17</td>
</tr>
<tr>
<td>10</td>
<td>post shunt</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>16 pin DIP shunt</td>
<td>J1,2</td>
</tr>
<tr>
<td>2</td>
<td>16 pin DIP header</td>
<td>J15,16</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td>ADDITIONAL ITEMS</td>
</tr>
<tr>
<td>1</td>
<td>Circuit board #174B</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>User's Manual</td>
<td></td>
</tr>
</tbody>
</table>

* May be supplied already soldered to the board.
CUSTOMER SERVICE INFORMATION

Our paramount concern is that you be satisfied with any Godbout CompuPro product. If this product fails to operate properly, it may be returned to us for service; see warranty information below.
If you need further information feel free to write us at:

Box 2355, Oakland Airport, CA 94614-0355

LIMITED WARRANTY INFORMATION

Godbout Electronics will repair or replace, at our option, any parts found to be defective in either materials or workmanship for a period of 1 year from date of invoice. Defective parts MUST be returned for replacement.

If a defective part causes a Godbout Electronics product to operate improperly during the 1 year warranty period, we will service it free (original owner only) if delivered and shipped at owner's expense to and from Godbout Electronics. If improper operation is due to an error or errors on the part of the purchaser, there may be a repair charge. Purchaser will be notified if this charge exceeds $50.00.

We are not responsible for damage caused by the use of solder intended for purposes other than electronic equipment construction, failure to follow printed instructions, misuse or abuse, unauthorized modifications, use of our products in applications other than those intended by Godbout Electronics, theft, fire, or accidents.

Return to purchaser of a fully functioning unit meeting all advertised specifications in effect as of date of purchase is considered to be complete fulfillment of all warranty obligations assumed by Godbout Electronics. This warranty covers only products marketed by Godbout Electronics and does not cover other equipment used in conjunction with said products. We are not responsible for incidental or consequential damages.

Prices and specifications are subject to change without notice, owing to the volatile nature and pricing structure of the electronics industry.