CI-VME40

TECHNICAL MANUAL

High-Speed
VMEbus/VSB
DUAL-PORTED
DYNAMIC MEMORY

Release 3.01
Oct 1995
# CONTENTS

## SECTION 1 GENERAL INFORMATION

| 1.1 | Introduction | 3 |
| 1.2 | The Memory Module | 3 |
| 1.3 | CI-VME40 Memory Description | 3 |
| 1.4 | Operational Features | 3 |
| 1.5 | Power Requirements | 4 |
| 1.6 | General Specifications | 5 |
| 1.7 | Switching Characteristics | 6 |
| 1.7.1 | Access/Cycle Timing Diagram | 7 |

## SECTION 2 HANDLING AND INSTALLATION

| 2.1 | Introduction | 8 |
| 2.2 | Handling Precautions | 8 |
| 2.3 | Memory Address Selection | 8 |
| 2.3.1 | Partition Address Selection Examples | 9 |
| 2.3.2 | Starting and Ending Address Examples | 10 |
| 2.4 | 24-Bit Address Systems | 11 |
| 2.5 | VMEbus Address Modifiers | 11 |
| 2.6 | VSB Address Spaces | 11 |
| 2.7 | Dual-Port Address Overlap | 11 |
| 2.8 | Bus Interface Disable | 11 |
| 2.9 | CSR Address Selection | 12 |
| 2.9.1 | CSR Address Selection Examples | 12 |
| 2.10 | USER OPTIONS | 13 |
| 2.10.1 | User Configured Shunt Locations | 13 |
| 2.11 | Error Enable | 14 |
| 2.12 | VSB ADDRESS SPACE | 14 |
| 2.13 | 24/32 Bit VME Address Select | 14 |
| 2.14 | Block Transfer Access Speed | 14 |
| 2.15 | Control Status Register | 15 |
| 2.16 | Error Detect CSR Bit | 15 |
| 2.17 | Error Enable CSR Bit | 15 |
| 2.18 | Theory of Operation | 16 |

## SECTION 3 SPECIAL APPLICATIONS

| 3.1 | VMEbus Read Modify Write Cycles | 17 |
| 3.2 | Synchronous Transfers | 17 |

## SECTION 4 INTERFACE PINOUTS

| 4.1 | P1 Bus Pin Assignments | 18 |
| 4.2 | P2 Bus Pin Assignments | 19 |
| 4.3 | P3 Mezzanine Array Pin Assignments | 20 |
|     | Drawing 73052 Layout Drawing | 21 |
1.1 INTRODUCTION

This manual describes the elements of operation and installation of the CI-VME40 dynamic memory module for the VMEbus and VSB.

1.2 THE MEMORY MODULE

The CI-VME40 is available in five option sizes as follows:

<table>
<thead>
<tr>
<th>OPTION</th>
<th>MEMORY CAPACITY</th>
<th>MODULE</th>
</tr>
</thead>
<tbody>
<tr>
<td>4 MEG</td>
<td>1024Kx32 bits with parity</td>
<td>CI-VME40/4</td>
</tr>
<tr>
<td>8 MEG</td>
<td>2048Kx32 bits with parity</td>
<td>CI-VME40/8</td>
</tr>
<tr>
<td>16 MEG</td>
<td>4096Kx32 bits with parity</td>
<td>CI-VME40/16</td>
</tr>
<tr>
<td>32 MEG</td>
<td>8192Kx32 bits with parity</td>
<td>CI-VME40/32</td>
</tr>
<tr>
<td>64 MEG</td>
<td>16384Kx32 bits with parity</td>
<td>CI-VME40/64</td>
</tr>
<tr>
<td>128 MEG</td>
<td>32768Kx32 bits with parity</td>
<td>CI-VME40/128</td>
</tr>
</tbody>
</table>

1.3 CI-VME40 MEMORY DESCRIPTION

The CI-VME40 is an high-density, high-speed Block transfer Dram Memory board with a Dual-Port interface that allows memory cycles to be performed to both the VSB VMEbus simultaneously. Byte Parity Error Detection circuitry is provided for data integrity.

1.4 OPERATIONAL FEATURES

The CI-VME40 performs all memory functions according to VMEbus REV C.1 and the VSB REV C protocols for byte, word, and long word operations (8, 16, 24 and 32 bit data transfers).

Read-Modify Write cycles, Unaligned transfers, Block transfers, Address Pipelining, Locked Bus cycles and Address Only cycles are all supported.

Starting and Ending Address selection may be selected for each port (VMEbus and VSB) on 512KByte boundaries within any 128 Megabyte partition.

A Control Status Register (CSR) is provided, and responds to a 16 bit SHORT I0 Address. CSR functions include ERROR ENABLE, ERROR DETECT.

Block transfer cycles are highlighted as the CI-VME40's strongest feature. Block Cycles are performed on 32 bits wide locations. Chrislin uses a proprietary cycle management system that delivers access and cycle times that are not available elsewhere in the industry.
Block transfer lengths of up to 1024 bytes (256 32-bit transfers) may be performed on either bus. Transfers may not cross 1024 byte boundaries. The VMEbus master is responsible for ending a Block Transfer. The VSB master will be notified by the deassertion of AC during the last cycle.

VSB Cycles are initiated on PAS to absorb the delay between PAS and DS. Refresh cycles are performed for PAS only cycles.

LED indicators for VME CYCLE, VSB CYCLE (green) and parity error status (red) are mounted on the front panel.

1.5 POWER REQUIREMENTS

The CI-VME40 memory module requires only the +5 volt supply from the VMEbus/VSB backplane. See the general specifications on page 5 for current requirements.
# 1.6 GENERAL SPECIFICATIONS

<table>
<thead>
<tr>
<th>CAPACITY:</th>
<th>128MB, 64MB, 32MB, 16MB, 8MB or 4MB</th>
</tr>
</thead>
<tbody>
<tr>
<td>WORD SIZE:</td>
<td>8, 16, 24 or 32 bits.</td>
</tr>
<tr>
<td>ADDRESSING:</td>
<td>MEMORY: 32 or 24 bits, 4 Gbytes maximum. Selectable on 512 Kbyte boundaries. VME and VSB configured independently. CSR: 16 bits, selectable on 256 byte boundaries using VMEbus SHORT I/O.</td>
</tr>
<tr>
<td>MODES OF OPERATION:</td>
<td>MEMORY: READ, WRITE, READ-MODIFY-WRITE, BLOCK TRANSFERS, UNALIGNED TRANSFERS. CSR: READ, WRITE</td>
</tr>
<tr>
<td>CONTROL STATUS REGISTER:</td>
<td>ERROR ENABLE ERROR DETECT.</td>
</tr>
<tr>
<td>VME REV C COMPATIBILITY:</td>
<td>SLAVE, A16, A24, A32, D8, D16, D24, D32, RMW, BLT, UAT, ADO</td>
</tr>
<tr>
<td>ADDRESS MODIFIERS:</td>
<td>Responds to AM Codes 3F, 3E, 3D, 3B, 3A, 39, 0F, 0E, 0D, 0B, 0A, 09, 2D and 29. AM Codes are programmable.</td>
</tr>
<tr>
<td>REFRESH:</td>
<td>Internal, Distributed.</td>
</tr>
<tr>
<td>INDICATORS</td>
<td>Parity Error, VME Cycle, VSB Cycle LEDs.</td>
</tr>
<tr>
<td>POWER REQUIREMENTS</td>
<td>+5V 32MB 64MB 128MB</td>
</tr>
<tr>
<td>Typical</td>
<td>2.3A 2.4A 2.6A</td>
</tr>
<tr>
<td>Maximum</td>
<td>2.5A 2.6A 3.0A</td>
</tr>
<tr>
<td>OPERATING TEMP:</td>
<td>0 TO + 70 DEG C NON-CONDENSING</td>
</tr>
<tr>
<td>FORM FACTOR:</td>
<td>6 U</td>
</tr>
<tr>
<td>SIZE:</td>
<td>160mm X 233.35mm</td>
</tr>
</tbody>
</table>
### 1.7 SWITCHING CHARACTERISTICS

#### VMEbus Switching Characteristics

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Min</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCRA</td>
<td>Single Cycle Read Access Time</td>
<td>140ns</td>
<td>1</td>
</tr>
<tr>
<td>SCWA</td>
<td>Single Cycle Write Access Time</td>
<td>90ns</td>
<td>1</td>
</tr>
<tr>
<td>SCDV</td>
<td>Single Cycle Data Valid Setup</td>
<td>10ns</td>
<td></td>
</tr>
<tr>
<td>SCCT</td>
<td>Single Cycle Time</td>
<td>195ns</td>
<td></td>
</tr>
<tr>
<td>AOT</td>
<td>Access Turn Off Time</td>
<td>20ns</td>
<td></td>
</tr>
<tr>
<td>BCAT</td>
<td>Block Cycle Access Time</td>
<td>20ns</td>
<td></td>
</tr>
<tr>
<td>BCCT</td>
<td>Block Cycle Time</td>
<td>84ns</td>
<td></td>
</tr>
<tr>
<td>BCDV</td>
<td>Block Cycle Data Valid Setup</td>
<td>10ns</td>
<td></td>
</tr>
</tbody>
</table>

#### VSB Switching Characteristics

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Min</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCRA</td>
<td>Single Cycle Read Access Time</td>
<td>20ns</td>
<td>2</td>
</tr>
<tr>
<td>SCWA</td>
<td>Single Cycle Write Access Time</td>
<td>50ns</td>
<td>2</td>
</tr>
<tr>
<td>SCDV</td>
<td>Single Cycle Data Valid setup</td>
<td>10ns</td>
<td></td>
</tr>
<tr>
<td>SCCT</td>
<td>Single Cycle Time</td>
<td>195ns</td>
<td></td>
</tr>
<tr>
<td>AOT</td>
<td>Access Turn Off Time</td>
<td>20ns</td>
<td></td>
</tr>
<tr>
<td>BCAT</td>
<td>Block Cycle Access Time</td>
<td>20ns</td>
<td></td>
</tr>
<tr>
<td>BCCT</td>
<td>Block Cycle Time</td>
<td>84ns</td>
<td></td>
</tr>
<tr>
<td>BCDV</td>
<td>Block cycle Data Valid Setup</td>
<td>10ns</td>
<td></td>
</tr>
</tbody>
</table>

Notes:

1. Access times are measured from data strobes and inside bus drivers and receivers.

2. VSB access times measured from data strobe given a PAS to DS delay of 130ns. Minimum access time from PAS is the same as that of the VMEbus.
ACCESS CYCLE TIMING

SINGLE TRANSFER CYCLE

SCCT

DS

ACK

SCAT

AOT

BLOCK TRANSFER CYCLE

DS

BCAT

BCCT

AOT

DATA

DVT

CHRISLIN

CI-VME40

73058

RELEASE 1.0

3/01/90

DRAWING NO

DATE

Chrislin Industries

CI-VME40 Manual

Page 7
2. HANDLING AND INSTALLATION

2.1 INTRODUCTION

This section describes the handling precautions and the procedure of installation of the CI-VME40 memory modules.

2.2 HANDLING PRECAUTIONS

The memory IC's on the CI-VME40 module are MOS devices. They are damaged by static electricity discharge. Always handle MOS IC's so that no discharge will flow through the IC's. Avoid unnecessary handling. When handling IC's wear cotton rather than synthetic clothing.

The CI-VME40 uses a Mezzanine Memory Array (Piggy-Back Board) for added density. The Array does not need to be removed for board configuration. If the Array needs to be removed or installed, care needs to be taken not to damage the mating connector. Before applying pressure to seat the connector, examine that all pins are aligned.

2.3 MEMORY ADDRESS SELECTION

The CI-VME40 has an individually selectable START and END address with 512K byte granularity in one 128 megabyte partition (32 bit address). The VMEbus addresses may be selected independent from the VSB addresses. Refer to drawing 73052 for shunt positions.

To make the address selection, first select the 128 megabyte partition at shunt areas S27 to S31 (VMEbus) and J27 to J31 (VSB). Note that shunt labels correspond to address bits. As in all address shunt areas, an installed shunt represents a "0" or LOW on the bus where a removed shunt represents a "1" or HI on the bus. Refer to Table 2.3.1 for examples..
2.3.1 PARTITION ADDRESS EXAMPLES

<table>
<thead>
<tr>
<th>S31</th>
<th>S30</th>
<th>S29</th>
<th>S28</th>
<th>S27</th>
<th>VMEbus PARTITION</th>
</tr>
</thead>
<tbody>
<tr>
<td>J31</td>
<td>J30</td>
<td>J29</td>
<td>J28</td>
<td>J27</td>
<td>VSB PARTITION</td>
</tr>
<tr>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>00000000 - 07FFFFFF</td>
</tr>
<tr>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>O</td>
<td>08000000 - 0FFFFFFF</td>
</tr>
<tr>
<td>I</td>
<td>I</td>
<td>I</td>
<td>O</td>
<td>I</td>
<td>10000000 - 17FFFFFF</td>
</tr>
<tr>
<td>I</td>
<td>O</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>20000000 - 27FFFFFF</td>
</tr>
<tr>
<td>I</td>
<td>O</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>40000000 - 47FFFFFF</td>
</tr>
<tr>
<td>O</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>80000000 - 87FFFFFF</td>
</tr>
<tr>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>F8000000 - FFFFFFF</td>
</tr>
<tr>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>DEFAULT CONFIGURATION</td>
</tr>
</tbody>
</table>

I = SHUNT IN
O = SHUNT OUT

START and END address offsets within the previously selected partition uses shunt areas S19 - S26 (START address) and E19 - E26 (END address for the VMEbus and shunt areas J19 - J26 (START address) and K19 - K26 (END address for the VSB. This can be thought of a deselection of some portion of the partition. The starting and ending selection can move either of the boundaries from the selected partition window. If all of the starting jumpers are installed and all of the ending jumpers are removed then the complete 128 meg partition window will be selected.

Note that shunt labels correspond to address bits. As in all address shunt areas, an installed shunt represents a "0" or LOW on the bus where a removed shunt represents a "1" or HI on the bus. Refer to Table 2.3.2 for examples.
### 2.3.2 STARTING AND ENDING ADDRESS EXAMPLES

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>00000000 (HEX)</td>
<td></td>
</tr>
<tr>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>O</td>
<td>I</td>
<td>00080000</td>
<td></td>
</tr>
<tr>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>O</td>
<td>O</td>
<td>I</td>
<td>00100000</td>
<td></td>
</tr>
<tr>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>O</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>00200000</td>
<td></td>
</tr>
<tr>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>O</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>00400000</td>
<td></td>
</tr>
<tr>
<td>I</td>
<td>I</td>
<td>I</td>
<td>O</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>00800000</td>
<td></td>
</tr>
<tr>
<td>I</td>
<td>O</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>01000000</td>
<td></td>
</tr>
<tr>
<td>I</td>
<td>O</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>02000000</td>
<td></td>
</tr>
<tr>
<td>O</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>04000000</td>
<td></td>
</tr>
<tr>
<td>O</td>
<td>O</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>06000000</td>
<td></td>
</tr>
<tr>
<td>O</td>
<td>O</td>
<td>O</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>07000000</td>
<td></td>
</tr>
<tr>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>07800000</td>
<td></td>
</tr>
<tr>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>START DEFAULT</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>K26</th>
<th>K25</th>
<th>K24</th>
<th>K23</th>
<th>K22</th>
<th>K21</th>
<th>K20</th>
<th>K19</th>
<th>VME END ADDRESS</th>
<th>VSB END ADDRESS</th>
</tr>
</thead>
<tbody>
<tr>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>0007FFFF (HEX)</td>
<td>00000000</td>
</tr>
<tr>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>O</td>
<td>000FFFFF</td>
<td>00000000</td>
</tr>
<tr>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>O</td>
<td>O</td>
<td>001FFFFF</td>
<td>00000000</td>
</tr>
<tr>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>003FFFFF</td>
<td>00000000</td>
</tr>
<tr>
<td>I</td>
<td>I</td>
<td>I</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>007FFFFF</td>
<td>00000000</td>
</tr>
<tr>
<td>I</td>
<td>I</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>00FFFFFF</td>
<td>00000000</td>
</tr>
<tr>
<td>I</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>01FFFFFF</td>
<td>00000000</td>
</tr>
<tr>
<td>I</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>03FFFFFF</td>
<td>00000000</td>
</tr>
<tr>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>07FFFFFF</td>
<td>00000000</td>
</tr>
<tr>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>4MB END DEFAULT</td>
<td>00000000</td>
</tr>
<tr>
<td>I</td>
<td>I</td>
<td>I</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>8MB END DEFAULT</td>
<td>00000000</td>
</tr>
<tr>
<td>I</td>
<td>I</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>16MB END DEFAULT</td>
<td>00000000</td>
</tr>
<tr>
<td>I</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>32MB END DEFAULT</td>
<td>00000000</td>
</tr>
<tr>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>64MB END DEFAULT</td>
<td>00000000</td>
</tr>
<tr>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>128MB END DEFAULT</td>
<td>00000000</td>
</tr>
</tbody>
</table>
2.4 24-BIT ADDRESS SYSTEMS

24 Bit address decoding is supported if the CI-VME40 is configured to decode 24 bit Address Modifiers. See section 2.5.

2.5 VMEbus ADDRESS MODIFIERS

The CI-VME40 may respond to different combinations of address widths and VMEbus address modifier codes. Shunt area C selects whether 32 bit only modifiers are to be responded to, or 32 or 24 bit modifiers will get a response. See User Option Section.

2.6 VSB ADDRESS SPACES

The CI-VME40 can be configured to respond to either VSB SYSTEMS ADDRESS SPACE or VSB ALTERNATE ADDRESS cycles. The board is shipped to respond to SYSTEM SPACE. The user must contact the factory for a preprogrammed PAL if ALTERNATE SPACE is to be used.

2.7 DUAL-PORT ADDRESS OVERLAPPING

Although each bus can be configured independently, the lower Bus addresses are used to address the memory array. This will cause certain addresses on one bus to access other addresses on another bus. Care must be taken when choosing bus addresses. For example a 4MB memory board is configured to respond to VMEbus addresses 100000h to 500000h and VSB address 0h to 400000h, the following overlap will exist:

<table>
<thead>
<tr>
<th>VMEbus</th>
<th>VSB</th>
</tr>
</thead>
<tbody>
<tr>
<td>400000 - 500000</td>
<td>000000 - 100000</td>
</tr>
<tr>
<td>100000 - 200000</td>
<td>100000 - 200000</td>
</tr>
<tr>
<td>200000 - 300000</td>
<td>200000 - 300000</td>
</tr>
<tr>
<td>300000 - 400000</td>
<td>300000 - 400000</td>
</tr>
</tbody>
</table>

Notice that the memory board has a 4MB redundancy. An 8MB board would similarly have an 8MB redundancy.

2.8 BUS INTERFACE DISABLE

If either the VMEbus or VSB Bus interface is to be disabled, simply set the starting offset greater than the ending offset.
2.9 CSR ADDRESS SELECTION

The CI-VME40 CSR is an 8 bit read/write register. The CSR is selected by a VMEbus 16 bit SHORT SUPERVISORY (2D) or SHORT NON-PRIVILEGED ACCESS (29) Address Modifier code. Address selection uses shunt areas I8 through I15 which places the CSR on 256 byte boundaries. Note that shunt labels correspond to address bits. An installed shunt represents a "0" or LOW on the bus where a removed shunt represents a "1" or HI on the bus. Refer to Table 2.9.1 for examples.

2.9.1 CSR ADDRESS SELECTION EXAMPLES

<table>
<thead>
<tr>
<th>I15</th>
<th>I14</th>
<th>I13</th>
<th>I12</th>
<th>I11</th>
<th>I10</th>
<th>I9</th>
<th>I8</th>
<th>ADDRESS</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 I</td>
<td>I I</td>
<td>I I</td>
<td>I I</td>
<td>I I</td>
<td>I I</td>
<td>I I</td>
<td>I I</td>
<td>0000 - 00FF</td>
</tr>
<tr>
<td>0 I</td>
<td>I I</td>
<td>I I</td>
<td>I I</td>
<td>I I</td>
<td>I I</td>
<td>I I</td>
<td>0</td>
<td>0100 - 01FF</td>
</tr>
<tr>
<td>0 I</td>
<td>I I</td>
<td>I I</td>
<td>I I</td>
<td>I I</td>
<td>I I</td>
<td>O I</td>
<td>I I</td>
<td>0200 - 02FF</td>
</tr>
<tr>
<td>0 I</td>
<td>I I</td>
<td>I I</td>
<td>I I</td>
<td>I I</td>
<td>O I</td>
<td>I I</td>
<td>I I</td>
<td>0400 - 04FF</td>
</tr>
<tr>
<td>0 I</td>
<td>I I</td>
<td>I I</td>
<td>O I</td>
<td>I I</td>
<td>I I</td>
<td>I I</td>
<td>0</td>
<td>0800 - 08FF</td>
</tr>
<tr>
<td>0 I</td>
<td>I I</td>
<td>O I</td>
<td>I I</td>
<td>I I</td>
<td>I I</td>
<td>1 I</td>
<td>I I</td>
<td>1000 - 10FF</td>
</tr>
<tr>
<td>0 I</td>
<td>I O</td>
<td>I I</td>
<td>I I</td>
<td>I I</td>
<td>2 I</td>
<td>I I</td>
<td>I I</td>
<td>2000 - 20FF</td>
</tr>
<tr>
<td>0 I</td>
<td>O I</td>
<td>I I</td>
<td>I I</td>
<td>I I</td>
<td>4 I</td>
<td>I I</td>
<td>I I</td>
<td>4000 - 40FF</td>
</tr>
<tr>
<td>O I</td>
<td>I I</td>
<td>I I</td>
<td>I I</td>
<td>I I</td>
<td>8 I</td>
<td>I I</td>
<td>I I</td>
<td>8000 - 80FF</td>
</tr>
<tr>
<td>O O</td>
<td>O O</td>
<td>O O</td>
<td>O O</td>
<td>O O</td>
<td>0</td>
<td>O O</td>
<td>0</td>
<td>FF00 - FFFF</td>
</tr>
<tr>
<td>I I</td>
<td>I I</td>
<td>I I</td>
<td>I I</td>
<td>I I</td>
<td>I I</td>
<td>I I</td>
<td>I I</td>
<td>DEFAULT</td>
</tr>
</tbody>
</table>

CONFIGURATION
2.10 USER OPTIONS

The following USER OPTIONS are shunt selectable. Refer to drawing 73052 for shunt positions. The CSR (Control Status Register) is initialized to the shunt selections during SYSRESET. The CSR configuration may then be changed by program control by writing to CSR bits D0-D3.

2.10.1 USER CONFIGURED SHUNT LOCATIONS

<table>
<thead>
<tr>
<th>SHUNT AREA POSITION</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>A IN</td>
<td>Standard Access Time</td>
</tr>
<tr>
<td>A OUT</td>
<td>Fast Access Time</td>
</tr>
<tr>
<td>B</td>
<td>Not Used</td>
</tr>
<tr>
<td>C OUT</td>
<td>Responds to only 32 bit Modifiers</td>
</tr>
<tr>
<td>C IN</td>
<td>Responds to 24 or 32 bit Modifiers</td>
</tr>
<tr>
<td>D</td>
<td>FACTORY SET</td>
</tr>
<tr>
<td>E</td>
<td>FACTORY SET</td>
</tr>
<tr>
<td>F</td>
<td>FACTORY SET</td>
</tr>
<tr>
<td>G IN</td>
<td>Error Disabled  CSR D2 = 0</td>
</tr>
<tr>
<td>G OUT</td>
<td>Error Enabled CSR D2 = 1</td>
</tr>
<tr>
<td>H</td>
<td>Not Used</td>
</tr>
<tr>
<td>I</td>
<td>Not Used</td>
</tr>
<tr>
<td>J</td>
<td>Not Used</td>
</tr>
</tbody>
</table>
2.11  ERROR ENABLE

Byte Parity is always checked on any type of read cycle. The ERROR LED will light and stay lit whenever an error occurs. Error trapping is controlled by the user. Shunt area G is used to enable/disable error trapping. By installing the shunt at area G, DTACK/ACK will always be asserted in response to a valid memory cycle. Removing the shunt will allow BERR/ERR to be asserted whenever a parity error occurs.

Note that if a location is read before it is initialized, a false error will be indicated. If error status is to be monitored, system software needs to initialize memory.

2.12  VSB ADDRESS SPACE

The CI-VME40 can respond to either VSB SYSTEM Space cycles or ALTERNATE Space Cycles. The board is shipped with SYSTEM Space decode logic. The user must contact the factory for a preprogrammed PAL to decode ALTERNATE Space.

2.13  24/32 BIT VME ADDRESS SELECT

Area C selects whether the CI-VME40 will respond to only 32 bit Address modifiers or 24 bit and 32 bit modifiers. If the CI-VME40 will be accessed by a 32 address bit master use the 32 bit configuration. If a 24 bit master will access the board in the 24/32 bit setting should be used.

Some problems have been noticed over the years that some controller boards place buffer space in the 24 bit address modifier space. If the memory board is configured to respond to both 24 and 32, it may redundantly respond to the controllers address space.

If you need to place the CI-VME40 into 24 bit address space take care in setting up your bus addresses for all boards. If you are going to access the board with 32 bit address modifiers leave the shunt installed at area C.

2.14  BLOCK TRANSFER ACCESS SPEED

Area A selects the Block Transfer Access speed of the Memory. With this jumper installed, Block Transfer Access times are guaranteed to be at least 30ns or greater. In this configuration, the AC signal is also guaranteed to occur prior to the ACK signal at the end of the Slave's address range.

With area A removed, the board will provide the fastest possible access time. This is typically 20ns.
2.15 CONTROL / STATUS REGISTER

The CSR is accessible from the VMEbus side using Short IO Space Modifiers 29 and 2D hex. The CSR can be used to control user selectable options and to check the status of the Error LED.

2.16 ERROR DETECT CSR BIT

The red LED will be lit and D0 of the CSR will be a '1' when a parity error has occurred. This bit is cleared when /SYSRESET is asserted or a write cycle to the CSR is performed.

2.17 ERROR ENABLE CSR BIT

Error trapping is set at /SYSRESET time according to shunt area G. The CSR can be used to change the initial setting. When CSR bit D2 is set to a '1' error trapping is enabled. Clearing this bit disables error trapping.
2.18 THEORY OF OPERATION

The CI-VME40 performs 8, 16, 24, or 32 bit data transfers as described in the VMEbus and VSB specifications. VMEbus Address selection for memory cycles is either 24 or 32 bits depending on the Address Modifiers presented. User definable AM codes is possible by reprogramming a PAL. Cycle types include READ, WRITE, READ-MODIFY-WRITE, BLOCK TRANSFERS, UNALIGNED TRANSFERS, ADDRESS ONLY and ADDRESS PIPELINING.

VSB address selections always uses 32 address bits and responds to the SYSTEM or ALTERNATE ADDRESS SPACE. Cycle types include READ, WRITE, LOCK, BLOCK TRANSFERS, AND ADDRESS ONLY.

Refresh is internal and distributed. Refresh requests occur every 15 microseconds. AS or PAS only cycles perform refresh cycles and could be used to control refresh cycles in special applications. Refresh Cycles have the highest priority in the arbitrator but are postponed during BLOCK TRANSFERS. This allows uninterrupted BLOCK TRANSFERS. CAS before RAS Refresh cycles are implemented.

Since Block Transfers (BLT) are used for maximum data throughput, only 32 bits wide BLT transfers are supported. Speed and not flexibility was the design goal for the CI-VME40.

BLT cycles use a proprietary Memory Management Scheme that allows the fastest possible cycle times on the VME and VSB busses. Data is available for the Master to read before the Master requests the data. DTACK/ACK is driven within 20ns allowing the Master to digest the data and prepare for the next cycle. Note that this access time is the same for all cycles within a Block Burst. The CI-VME40 does not use caching or interleaving methods that usually result in two different access times. Typically boards that use this method have along access time for a normal cycle and a short access time for the cached or interleaved cycle. The CI-VME40 can perform back-to-back BLT cycles every 84ns!

Data is latched for both read and write cycles. The VMEbus interface includes SWAP buffers for D16 and D8 compatibility. A synchronized four grant arbitration system is used. Arbitration priorities rank as follows: Refresh requests, VSB requests, VMEbus request, and CSR requests. The VMEbus may lock out the VSB by performing READ-MODIFY-WRITE or BLOCK TRANSFER cycles. The VSB may lock out the VMEbus by asserting the LOCK signal and then perform any number of various cycles.

Because of the programmable nature of the internal state machines, the CI-VME40 could easily be modified to respond in various MASTER/SLAVE environments. For example a synchronous block transfer protocol could be implemented.
3 SPECIAL APPLICATIONS

3.1 VMEbus READ MODIFY WRITE CYCLES

With the standard CI-VME40, RMW cycles take the lowest priority in the controller's state machines. VSB single cycles along with block transfer cycles on both busses take the highest priority.

To accommodate those customers who use external memory for semaphore processing, the CI-VME40 can be ordered with FAST RMW cycle support. This feature (at this time) disables the VSB interface. Block transfer cycles on the VMEbus are still supported.

The RMW cycle is characterized by a 150ns read access time followed by a 20ns write access time and a total cycle time of 350ns.

3.2 SYNCHRONOUS TRANSFERS

The CI-VME40 can be strobed in a synchronous manner during block transfers. The master must wait for the first acknowledge to come from the memory, after which synchronous transfers may follow at a 100ns rate (ignoring acknowledges from the memory). Faster rates have been achieved in this mode, but it is up to the user to verify successful operation.
## 4 INTERFACE PINOUTS

### 4.1 CI-VME40 P1 PIN ASSIGNMENTS

<table>
<thead>
<tr>
<th>PIN</th>
<th>ROW A</th>
<th>ROW B</th>
<th>ROW C</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>D00</td>
<td>--</td>
<td>D08</td>
</tr>
<tr>
<td>2</td>
<td>D01</td>
<td>--</td>
<td>D09</td>
</tr>
<tr>
<td>3</td>
<td>D02</td>
<td>--</td>
<td>D10</td>
</tr>
<tr>
<td>4</td>
<td>D03</td>
<td>/BG0IN</td>
<td>D11</td>
</tr>
<tr>
<td>5</td>
<td>D04</td>
<td>/BG0OUT</td>
<td>D12</td>
</tr>
<tr>
<td>6</td>
<td>D05</td>
<td>/BG1IN</td>
<td>D13</td>
</tr>
<tr>
<td>7</td>
<td>D06</td>
<td>/BG1OUT</td>
<td>D14</td>
</tr>
<tr>
<td>8</td>
<td>D07</td>
<td>/BG2IN</td>
<td>D15</td>
</tr>
<tr>
<td>9</td>
<td>GND</td>
<td>/BG2OUT</td>
<td>GND</td>
</tr>
<tr>
<td>10</td>
<td>--</td>
<td>/BG3IN</td>
<td>--</td>
</tr>
<tr>
<td>11</td>
<td>GND</td>
<td>/BG3OUT</td>
<td>/BERR</td>
</tr>
<tr>
<td>12</td>
<td>/DS1</td>
<td>--</td>
<td>/SYSRESET</td>
</tr>
<tr>
<td>13</td>
<td>/DS0</td>
<td>--</td>
<td>/LWORD</td>
</tr>
<tr>
<td>14</td>
<td>/WRITE</td>
<td>--</td>
<td>AM5</td>
</tr>
<tr>
<td>15</td>
<td>GND</td>
<td>--</td>
<td>A23</td>
</tr>
<tr>
<td>16</td>
<td>/DTACKAM0</td>
<td>A22</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>GND</td>
<td>AM1</td>
<td>A21</td>
</tr>
<tr>
<td>18</td>
<td>/AS</td>
<td>AM2</td>
<td>A20</td>
</tr>
<tr>
<td>19</td>
<td>GND</td>
<td>AM3</td>
<td>A19</td>
</tr>
<tr>
<td>20</td>
<td>/IACK</td>
<td>GND</td>
<td>A18</td>
</tr>
<tr>
<td>21</td>
<td>/IACKIN</td>
<td>--</td>
<td>A17</td>
</tr>
<tr>
<td>22</td>
<td>/IACKOUT</td>
<td>--</td>
<td>A16</td>
</tr>
<tr>
<td>23</td>
<td>AM4</td>
<td>GND</td>
<td>A15</td>
</tr>
<tr>
<td>24</td>
<td>A07</td>
<td>--</td>
<td>A14</td>
</tr>
<tr>
<td>25</td>
<td>A06</td>
<td>--</td>
<td>A13</td>
</tr>
<tr>
<td>26</td>
<td>A05</td>
<td>--</td>
<td>A12</td>
</tr>
<tr>
<td>27</td>
<td>A04</td>
<td>--</td>
<td>A11</td>
</tr>
<tr>
<td>28</td>
<td>A03</td>
<td>--</td>
<td>A10</td>
</tr>
<tr>
<td>29</td>
<td>A02</td>
<td>--</td>
<td>A09</td>
</tr>
<tr>
<td>30</td>
<td>A01</td>
<td>--</td>
<td>A08</td>
</tr>
<tr>
<td>31</td>
<td>--</td>
<td>+5VSTBY</td>
<td>--</td>
</tr>
<tr>
<td>32</td>
<td>+5V</td>
<td>+5V</td>
<td>+5V</td>
</tr>
</tbody>
</table>
### 4.2 CI-VME40 P2 PIN ASSIGNMENTS

<table>
<thead>
<tr>
<th>PIN</th>
<th>ROW A</th>
<th>ROW B</th>
<th>ROW C</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>VSBAD0</td>
<td>+5V</td>
<td>VSBAD1</td>
</tr>
<tr>
<td>2</td>
<td>VSBAD2</td>
<td>GND</td>
<td>VSBAD3</td>
</tr>
<tr>
<td>3</td>
<td>VSBAD4</td>
<td>--</td>
<td>VSBAD5</td>
</tr>
<tr>
<td>4</td>
<td>VSBAD6</td>
<td>A24</td>
<td>VSBAD7</td>
</tr>
<tr>
<td>5</td>
<td>VSBAD8</td>
<td>A25</td>
<td>VSBAD9</td>
</tr>
<tr>
<td>6</td>
<td>VSBAD10</td>
<td>A26</td>
<td>VSBAD11</td>
</tr>
<tr>
<td>7</td>
<td>VSBAD12</td>
<td>A27</td>
<td>VSBAD13</td>
</tr>
<tr>
<td>8</td>
<td>VSBAD14</td>
<td>A28</td>
<td>VSBAD15</td>
</tr>
<tr>
<td>9</td>
<td>VSBAD16</td>
<td>A29</td>
<td>VSBAD17</td>
</tr>
<tr>
<td>10</td>
<td>VSBAD18</td>
<td>A30</td>
<td>VSBAD19</td>
</tr>
<tr>
<td>11</td>
<td>VSBAD20</td>
<td>A31</td>
<td>VSBAD21</td>
</tr>
<tr>
<td>12</td>
<td>VSBAD22</td>
<td>GND</td>
<td>VSBAD23</td>
</tr>
<tr>
<td>13</td>
<td>VSBAD24</td>
<td>+5V</td>
<td>VSBAD25</td>
</tr>
<tr>
<td>14</td>
<td>VSBAD26</td>
<td>D16</td>
<td>VSBAD27</td>
</tr>
<tr>
<td>15</td>
<td>VSBAD28</td>
<td>D17</td>
<td>VSBAD29</td>
</tr>
<tr>
<td>16</td>
<td>VSBAD30</td>
<td>D18</td>
<td>VSBAD31</td>
</tr>
<tr>
<td>17</td>
<td>GND</td>
<td>D19</td>
<td>GND</td>
</tr>
<tr>
<td>18</td>
<td>-</td>
<td>D20</td>
<td>GND</td>
</tr>
<tr>
<td>19</td>
<td>/DS</td>
<td>D21</td>
<td>GND</td>
</tr>
<tr>
<td>20</td>
<td>/WR</td>
<td>D22</td>
<td>GND</td>
</tr>
<tr>
<td>21</td>
<td>SPACE0</td>
<td>D23</td>
<td>SIZE0</td>
</tr>
<tr>
<td>22</td>
<td>SPACE1</td>
<td>GND</td>
<td>/PAS</td>
</tr>
<tr>
<td>23</td>
<td>/LOCK</td>
<td>D24</td>
<td>SIZE1</td>
</tr>
<tr>
<td>24</td>
<td>/ERR</td>
<td>D25</td>
<td>GND</td>
</tr>
<tr>
<td>25</td>
<td>GND</td>
<td>D26</td>
<td>/ACK</td>
</tr>
<tr>
<td>26</td>
<td>GND</td>
<td>D27</td>
<td>AC</td>
</tr>
<tr>
<td>27</td>
<td>GND</td>
<td>D28</td>
<td>/ASACK1</td>
</tr>
<tr>
<td>28</td>
<td>GA0</td>
<td>D29</td>
<td>/ASACK0</td>
</tr>
<tr>
<td>29</td>
<td>GA1</td>
<td>D30</td>
<td>/CACHE</td>
</tr>
<tr>
<td>30</td>
<td>GA2</td>
<td>D31</td>
<td>/WAIT</td>
</tr>
<tr>
<td>31</td>
<td>/BGIN</td>
<td>GND</td>
<td>-</td>
</tr>
<tr>
<td>32</td>
<td>-</td>
<td>+5V</td>
<td>/BGOUT</td>
</tr>
</tbody>
</table>
### 4.3 CI-VME40 P3 PIN ASSIGNMENTS

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>GND</td>
<td>33</td>
</tr>
<tr>
<td>2</td>
<td>P3 IN</td>
<td>34</td>
</tr>
<tr>
<td>3</td>
<td>P3 OUT</td>
<td>35</td>
</tr>
<tr>
<td>4</td>
<td>D31</td>
<td>36</td>
</tr>
<tr>
<td>5</td>
<td>D30</td>
<td>37</td>
</tr>
<tr>
<td>6</td>
<td>D29</td>
<td>38</td>
</tr>
<tr>
<td>7</td>
<td>D28</td>
<td>39</td>
</tr>
<tr>
<td>8</td>
<td>D27</td>
<td>40</td>
</tr>
<tr>
<td>9</td>
<td>D26</td>
<td>41</td>
</tr>
<tr>
<td>10</td>
<td>D25</td>
<td>42</td>
</tr>
<tr>
<td>11</td>
<td>D24</td>
<td>43</td>
</tr>
<tr>
<td>12</td>
<td>P2 IN</td>
<td>44</td>
</tr>
<tr>
<td>13</td>
<td>P2 OUT</td>
<td>45</td>
</tr>
<tr>
<td>14</td>
<td>D23</td>
<td>46</td>
</tr>
<tr>
<td>15</td>
<td>D22</td>
<td>47</td>
</tr>
<tr>
<td>16</td>
<td>D21</td>
<td>48</td>
</tr>
<tr>
<td>17</td>
<td>D20</td>
<td>49</td>
</tr>
<tr>
<td>18</td>
<td>D19</td>
<td>50</td>
</tr>
<tr>
<td>19</td>
<td>D18</td>
<td>51</td>
</tr>
<tr>
<td>20</td>
<td>D17</td>
<td>52</td>
</tr>
<tr>
<td>21</td>
<td>D16</td>
<td>53</td>
</tr>
<tr>
<td>22</td>
<td>P1 IN</td>
<td>54</td>
</tr>
<tr>
<td>23</td>
<td>P1 OUT</td>
<td>55</td>
</tr>
<tr>
<td>24</td>
<td>D15</td>
<td>56</td>
</tr>
<tr>
<td>25</td>
<td>D14</td>
<td>57</td>
</tr>
<tr>
<td>26</td>
<td>D13</td>
<td>58</td>
</tr>
<tr>
<td>27</td>
<td>D12</td>
<td>59</td>
</tr>
<tr>
<td>28</td>
<td>D11</td>
<td>60</td>
</tr>
<tr>
<td>29</td>
<td>D10</td>
<td>61</td>
</tr>
<tr>
<td>30</td>
<td>D9</td>
<td>62</td>
</tr>
<tr>
<td>31</td>
<td>D8</td>
<td>63</td>
</tr>
<tr>
<td>32</td>
<td>+5V</td>
<td>64</td>
</tr>
</tbody>
</table>