



CONTROL DATA®
6600 COMPUTER SYSTEM
6613-D, 6614-D,
CENTRAL MEMORY
CLOCK
EXTENDED CORE STORAGE COUPLER
(SPEC OPT 60080-C/D)
CEJ/MEJ (STD OPT 10104-C/D)
POWER WIRING

DIAGRAMS AND CIRCUIT DESCRIPTION

HARDWARE MAINTENANCE MANUAL

CONTROL DATA®
6600 COMPUTER SYSTEM
6613-D, 6614-D,
CENTRAL MEMORY
CLOCK
EXTENDED CORE STORAGE COUPLER
(SPEC OPT 60080-C/D)
CEJ/MEJ (STD OPT 10104-C/D)
POWER WIRING

DIAGRAMS AND CIRCUIT DESCRIPTION

HARDWARE MAINTENANCE MANUAL

New features, as well as changes, deletions, and additions to information in the manual, are indicated by bars in the margins or by a dot near the page number if the entire page is affected. A bar by the page number indicates pagination rather than content has changed.

RECORD of REVISIONS	
REVISION	NOTES
A (11-20-68)	Manual released; includes Field Change Order 19964, equipment level 6613-D01 and 6614-D01.
B (1-30-69)	Engineering Change Order 20435, wire length changes only; no change to this manual.
C (1-30-69)	Manual revised, includes Engineering Change Order 21544, publication change only. Incorporates Field Change Order 20264, equipment level 6613-D01 and 6614-D01. Pages 1-10, 2-iii, 2-10, 2-11, 3-5, 3-15, 4-iii, 4-5, 4-7, 4-12, 4-13, 4-15, 4-17, 4-21, 4-25, 4-29, 4-30, 4-31 and 4-35 revised. Pages 2-14, 4-viii, 4-2, 4-4, 4-6, 4-10, 4-12, 2, 4-14, 4-16, 4-20, 4-24, 4-26, 4-28, 4-30, 2, 4-32, 4-34, 4-37, 4-39, 4-40 and 4-41 added.
D (3-26-69)	Manual revised, includes Field Change Order 20811, equipment level 6613-D01 through D02, 6614-D01 through D02. Pages 4-iv, 4-v, 4-vi, 4-vii, 4-5, 4-6, 4-7, 4-11, 4-12, 4-29, 4-31 and 4-35 revised.
E (3-26-69)	Manual revised, includes Engineering Change Order 21961, publication change only. Pages 2-11, 4-23, 4-25, and 4-27 revised.
F (5-22-69)	Manual revised, includes Field Change Order 21543, equipment level 6613-D01 through D05 and 6614-D01 through D05. Pages 4-5, 4-27 and 4-29 revised.
G (5-22-69)	Manual revised, includes Engineering Change Order 22339, publication change only. Pages 4-5, 4-7, 4-12, 4-18, 4-22, 4-25 and 4-37 revised.
H (7-15-69)	Manual revised, includes Field Change Order 21828, equipment level 6613-D01 through D08, 6614-D01 through D08. Pages 1-3, 1-5 and 1-7 revised.
I (9-9-69)	Manual revised; includes Field Change Order 21880, equipment level 6613-D01 through D09, and 6614-D01 through D09. Pages 4-29 and 4-31 revised.
K (9-9-69)	Manual revised; includes Engineering Change Order 22696, publication change only. Pages 3-3, 3-7, 3-9, 3-15, and 3-17 revised.
L (9-9-69)	Manual revised; includes Engineering Change Order 23213, publication change only. Pages 4-viii, 4-2, 4-21, 4-31, 4-35, 4-37, and 4-39 revised.
M (10-21-69)	Manual revised; includes Field Change Order 22888, equipment level 6613-D01 through D10, and 6614-D01 through D10. Pages 3-15, 4-5, 4-25, and 4-29 revised.
N (4-20-70)	Manual revised; includes Field Change Order 23372, equipment level 6613-D01 through D11 and 6614-D01 through D11. Pages 3-7 and 3-9 revised.
P (4-20-70)	Manual revised; includes Engineering Change Order 25173, publication change only. Cover, Title Page, 1-5, 1-11, 1-15, 1-16, 1-17, 2-11, 2-14, 3-23, 3-25, 4-1, 4-5, 4-12, 4-15, 4-21, 4-22, 4-33, 4-34, 5-3, 5-5 and Comment Sheet revised.
R (1-24-74)	Engineering Change Order 31992. No change to this manual.
S (1-24-74)	Manual revised; includes Field Change Order 34355. Page 5-iii is revised. Pages 5-19 and 5-20 are added.
T (5-7-74)	Manual revised; includes Engineering Change Order 34997. Page 2-6 is revised.

REVISION LETTERS I, O, Q AND X ARE NOT USED

Pub No. 60246600
 © 1968, 1969, 1970, 1974, 1975, 1978
 by Control Data Corporation
 Printed in United States of America

Address comments concerning this manual to:

Control Data Corporation
 Publications and Graphics Division
 4201 North Lexington Avenue
 St. Paul, Minnesota 55112

or use Comment Sheet in the back of this manual.

FOR: CA230 REV. 1-67

GENERAL CONTENTS

PART 1.	Central Memory (131K)
PART 2.	Central Memory (65K)
PART 3.	Clock
PART 4.	Extended Core Storage Coupler
PART 5.	Power Wiring

PART 1

CENTRAL MEMORY (131 K)

PART 1
CENTRAL MEMORY (131 K)
CONTENTS

Page	
1-iv	Key to Logic Symbols
1-0	Central Memory
1-1	Address-Data Flow
1-2	Go Control
1-3	Go Control, Accept Control
1-4	Storage Sequence Control
1-5	Storage Sequence Control
1-6	Data Flow
1-7	Data Flow, Write Control
1-8	Data Distributor
1-9	Data Distributor
1-10	Read Distributor
1-11	Read Distributor
1-12	Read Distributor and Read Restore, Chassis 9, 10, 11, 12 (Test Points)
1-13	Read Distributor and Read Restore, Chassis 13, 14, 15, 16 (Test Points)
1-14	Write Distributor
1-15	Write Distributor
1-16	Write Distributor, Chassis 9, 10, 11, 12 (Test Points)
1-17	Write Distributor, Chassis 13, 14, 15, 16 (Test Points)
1-19	Storage Cycle Timing

KEY TO LOGIC SYMBOLS
(Standard 6000 Series Card Types)

Logic diagrams represent a symbolic approach to electronic schematics. By using symbols to represent building block circuits, the schematic becomes easy to read if the reader understands the function of the symbols. In CONTROL DATA* logic, two signals, a logical "0" and a logical "1" are the possible input or output conditions of a circuit. For example, "1" is considered "up" and "0" is considered "down" on a timing chart. Detailed descriptions of logic symbols and their associated electronic representations are contained in the Printed Circuit Manual, Cordwood Modules (Pub. No. 60042700).

STANDARD LOGIC SYMBOLS

Standard logic diagram symbols for Control Data equipment using 6000 Series card types are inverters, test points, flip-flops, twisted pair line drivers, and coaxial cable line drivers.

Inverters

An inverter is a logic element which provides an output that is a negation of its input. When more than one input is provided to an inverter, "0's" take precedence over "1's" and therefore drive the output of the inverter to "1". Because all of the several inputs have to be "1" to drive the output of the inverter to a "0", the inverter may be considered an inverting AND (or NAND) gate when more than one input is present. The basic inverter is shown in the logic diagrams as an arrow into either a circle or a square (Figure 1). Both symbols represent the same electronic circuit and have the same logic interpretation. In a logic sequence of inverters, circle and square symbols are usually alternated as an aid in tracing signals, e.g., a "1" output from a square symbol implies a "1" output from subsequent squares in the logic chain.



Figure 1. Inverter Symbols

Certain card types employ variations of the standard inverter building block. These differences are indicated in the logic diagrams by a dot or a cross in the circle or square (Figure 2). Both the chassis tabs containing the card in question and the Printed Circuit Manual, Cordwood Modules (Pub. No. 60042700) contain electronic schematics of these special variations.

*Registered trademark of Control Data Corporation




Figure 2. Special Inverters

Acceptable conventions for showing multiple inputs and outputs are given in Figure 3. Note that the output of inverter A is "0" only if inputs X, Y, and Z are all "1". The multiple outputs are identical.



Figure 3. Multiple Inputs/Outputs

Acceptable conventions for showing inverter networks are illustrated in Figure 4. As a general rule, circle inverters alternate with square inverters wherever possible. Because multiple outputs are identical, only one arrow is shown in cases where an inverter (A) serves as the single input to several succeeding inverters. In more complex inverter networks, multiple arrows are used (B to C and D; in this case because B is not the only input to C or D).




Figure 4. Inverter Networks

Test Points

A test point has no logic function, but is shown in the logic diagrams as a triangle (Figure 5). They are numbered from 1 to 6.



Figure 5. Test Point Symbols

KEY TO LOGIC SYMBOLS (Cont'd.)

Flip-Flops (FF)

The flip-flop (FF) is a storage device with two stable states--designated as Set and Clear--and is composed of two inverters (Figure 6). The flip-flop is said to be set when the set output (B) is a "1", and clear when it is a "0". Note that the input (A) must be "0" to set the flip-flop and (C) must be "0" to clear it.




Figure 6. Flip-Flop Symbol

Logic signals are transmitted from one module to another by means of a line driver. Modules on the same chassis are connected with twisted pair lines, and those on separate chassis are connected by coaxial cable.

Twisted Pair Drivers

The twisted pair driver is represented by the standard square or circle. The output of the square or circle, however, is connected to a pin of the module in question and wired from there to a pin on another module (Figure 7). The ground wire of the pair is wired to the connector ground bus of each module. The pins are represented by small circles and are numbered from 1 to 28 (Pins 29 and 30 are ground and +6 volts, respectively, and generally are not shown in logic diagrams). The module location is shown above the card, and the module type is denoted in the upper right corner.




Figure 7. Twisted Pair Line Driver

Coaxial Cable Drivers

The coaxial cable driver is a 25 nsec pulse circuit, and is represented as shown in Figure 8. The pins used are represented by a small double circle.




Figure 8. Coaxial Cable Driver

CENTRAL MEMORY

ADDRESSING

The CP programs are stored in CM, and all PPs may use CM for supplementary storage or inter-communication control. Thus CM addresses are generated by the CP and all PPs.

Each processor sends a CM address to a common address clearing house, or stunt box, from where they are sent on to CM. The stunt box can accept addresses from the several sources at 100-nsec intervals (maximum rate) on a priority basis and in turn issue one address every 100 nsec to CM.

An address goes to all banks of CM for decoding, and the referenced bank returns an accept signal to the stunt box if the bank is not busy (free) with a previous reference. The stunt box saves each address that it sends to CM in a hopper mechanism, and, if the address is not accepted, it is recovered from the hopper and re-issued to CM and again saved. The issue-save cycle repeats until an accept is received to void the hopper address. Up to three addresses can be saved in the hopper. However, an address is always accepted within 2000 nsec (worst case because of bank conflict) of the first time it is issued.

DATA DISTRIBUTION

Data to and from CM is distributed from a data distributor. The word from a read reference goes from CM to the data distributor and then to the requesting processor. A word to be stored during a write reference goes from the processor to the data distributor to CM. The distributor can transfer a word to or from CM every 100 nsec. A store word goes to all banks of CM, but separate storage control mechanisms for each bank insure that the word is stored in the proper bank.

The distributor routes data to and from proper origins and destinations as directed by control information or tags received from the stunt box. The tags are entered in the stunt box along with each address and serve to identify the address sender, origin or destination of data, and nature of the address, e.g., read, write, or PP exchange jump. The stunt box sends the tags to the data distributor (and to destinations in the processors for read references) when an address is accepted, and the distributor accomplishes the data transmission. For write references, the data source sends the word to the distributor, where it is held temporarily before it is stored.

STORAGE

The many banks of storage in CM are evenly distributed on 8 chassis in the computer. There are four banks per chassis.

The circuit organization allows the four banks to operate independently and be phased into operation at 100-nsec intervals, which corresponds to the maximum rate at which the stunt box issues addresses. A chassis input register receives the 17-bit address from the stunt box and distributes the 12-bit address to 1 of 4 storage address registers associated with the four banks. Hence 32 consecutive addresses referencing 32 separate banks may be accepted at 32 consecutive minor cycle intervals and result in a data word flowing to or from CM in 32 consecutive minor cycle intervals. The independent controls for each bank and treatment of the address and data word insure that only one bank is in a given time segment of its 1000 nsec storage cycle at any one time. At least one minor cycle separates the storage cycle of all banks.


A word read from any bank is sent to a common temporary storage register and to the data distributor by a common path. A word to be restored is then sent to a write register by way of a buffer register. The write register sends the word to 1 or 4 restoration registers for restoring in the proper bank.

A word from the data distributor during a write reference goes to the temporary storage register on all chassis and then follows the restore path for writing in memory. Only one of the many banks is in the proper time spot in its storage cycle to store the word received, and this bank is the one associated with the write address.

A go signal with each address from the stunt box allows a group of four banks (one chassis) to recognize and translate the bank bits. The referenced bank, if not busy, sends an accept to the stunt box and starts 1 of 4 storage sequence control circuits, which in turn direct the 1000 nsec storage cycle for the selected address.


A write signal may also accompany each address from the stunt box. It distinguishes read and write references and controls the path to the restoration registers. The CM uses the same 12-bit storage module as used in the PPs, but five are driven in parallel to hold the 60-bit word.

0-11, 12-28, 24-35, 36-42, 48-60




BLOCK DIAGRAM

BANKS 00-03



DETAIL



NOTES:

1. ADDRESSES SENT TO CM FROM M¹ AT MINOR CYCLE RATE.
2. DATA MOVES TO/FROM CM AT MINOR CYCLE RATE.
3. ADDRESS TAGS DEFINE ORIGIN / DESTINATION OF DATA.
4. TIME FROM M¹ → CM TO RESPONSE TO CM ACCEPT IS 200 nSEC.
 - a. M¹ STORED IN M⁴ AT ISSUE TIME AND MOVES TO M² IN TIME SEQUENCE.
 - b. ACCEPT VOIDS RE-ISSUE OF ADDRESS FROM HOPPER.

3

GO CONTROL (131K)

A go control circuit is associated with each chassis (four banks) of CM. The circuit has several functions.

1. Recognize an address from the stunt box and determine if it is located in an associated bank.
2. Sends an accept to the stunt box if the address is valid and the bank is free.
3. Starts the 1000 nsec storage cycle to read or store the word at the selected address.

No accept is sent to the stunt box if the selected bank is executing a storage cycle from a previously issued address (bank busy case). The address is ignored in this case. The time of address issue from the stunt box and the time the accept should be received back at the stunt box is 200 nsec, and this time is used by the stunt box to determine if the address has been accepted. An accept at the proper time voids reissue of the address; otherwise address reissue continues until the accept is received.

BANK SELECTION

The go signal accompanying each address signals all CM go control circuits to search the bank selection bits and determine if the 12-bit address is located in one of its associated banks. A translator circuit in each go control translates the lower five bits of the address, stores the selection in a FF (one FF for each bank), sends the accept, and starts the storage sequence control circuit to start the storage cycle.

The five bits provide 32 unique codes, one for each bank. The upper three bits select 1 of 8 chassis and the lower two bits 1 of 4 banks on the chassis.


The 17-bit address and bank quantity is stored in an input FF register. Before an address is received, a clock pulse presets the upper three of the five bank bits to the complement of the quantity it should recognize. Thus, for a zero chassis selection (physical chassis 3), the upper three bits are preset to 111XX, the complement of 000XX. A 000XX bank code then is necessary to complete the go FF output gate, which in turn allows recognition of the lower two bits of the bank selection.

Four unique translations are made from the lower two bits of the bank selection bits and stored in separate FFs. A go from the 1 of 8 translator, a bank free condition from the storage sequence control circuit, and a clock pulse gates the 1 of 4 storage and turns on the accept signal. The set FF then starts an associated storage sequence control circuit.

ACCEPT CONTROL


The accept signal indicates a bank is free and has accepted the address in its chassis input register. The time interval from address issue from the stunt box to receipt of the accept in the stunt box allows the stunt box to determine if the address has been accepted. If so, the address in the stunt box hopper is destroyed, and address tags are sent from the stunt box to the data distributor and other areas to tell the address sender to send its data word (write reference) or be ready for receipt of the word read (read reference).

One accept is associated with each chassis for a maximum of eight signals. All are combined in a common OR circuit which feeds the stunt box. Since an address may be sent each 100 nsecs, an accept may be sent to the stunt box every 100 nsecs, with each accept delayed from its associated address by 200 nsecs.



NOTES
 1 GO CONTROL SHOWN IS TYPICAL OF 1 OF 8 CIRCUITS
 EACH OF WHICH CONTROLS FOUR BANK SELECT CIRCUITS.
 CIRCUITS SHOWN ON CH. 9.

STORAGE
 ADDRESS
 REGISTERS




BITS 2,4,5,10,11 HAVE 5 EXTRA SLAVES AS EACH GOES TO 2 PINS ON THE 5 STORAGE MODULES. THIS ACCOMMODATES INHIBIT QUADRANT SELECTION.

FF A PRESET TO 1 EACH MINOR CYCLE. ALSO, EACH MINOR CYCLE, FF'S B,C, & D PRESET (WIRED IN) TO COMPLEMENT OF CHASSIS # (1 OF 8) WHICH IT RECOGNIZES AS LEGAL ADDRESS.

LOGICAL SELECTION	CHASSIS NO SELECTION
0	9
1	10
2	11
3	12
4	13
5	14
6	15
7	16

ACCEPT CONTROL



STORAGE SEQUENCE CONTROL

Storage sequence control responds to a bank go condition from go control and generates a series of timing signals which direct the basic cycle of the storage module. In general, the circuit establishes the bank free condition, makes the address available to the storage module, and then issues read, sense, start and end inhibit, bank merge, and write drive signals to sequence reading and writing. The sense signal samples the differential amplifier which receives the data word read out on the double-ended sense lines from storage. The signals time the basic pulse sequence of the 1000 nsec storage cycle. The storage module discussion details the circuits which respond to the address and read and write drive signals, and thereby make the read word available on the sense lines, or store the word to be written or restored in memory.

TIMING CHAIN

The timing chain is a series chain of FFs whose outputs drive slave inverters, which in turn supply the various signals to sequence reading and writing in CM. A pulse enters the chain and is transferred to successive FFs at 50 nsec intervals. A bank go signal sets the read FF to start the sequence. Each FF is set for 400 nsecs; slave inverters from set and cleared FFs in the chain are combined to establish timed gating signals for the various drive signals.

BANK FREE

The bank free condition is established when all FFs in the chain are cleared, i. e., no pulse is travelling down the chain. The read FF, and intermediate FF, and write FFs (last FF in chain), contribute timing signals to the bank free circuit and indicate whether a pulse is in the chain. All three FFs must be cleared to signal bank free, but their set states overlap to signal bank busy when a pulse is in the chain.

The bank free signal allows go control to respond to its back translation circuits and issue a bank go signal which sets the read FF to turn off the bank free signal.

STORAGE CYCLE TIMING

The following are the recommended times or timing durations for Central Memory in all 6000 series computers:

Strobe (time 75 ± 5 nsec)

This is measured on TP5 of the SE module, (see page 7). This time should be adjusted by varying the length of wire to pin 16 of the SG module.

Read-On ($255 \text{ nsec} \pm 5 \text{ nsec}$) before Strobe.

This is measured on pin 1 of the PU module. This time should be adjusted by varying the length of wire to pin 10 of the PU module and/or pin 2 of the GI module.

Read-Off ($395 \text{ nsec} \pm 5 \text{ nsec}$) after the start of Read

This is measured on pin 1 of the PU module. This time should be adjusted by varying the length of wire to pin 11 of the PU module.


Write ($355 \text{ nsec} \pm 5 \text{ nsec}$)

340

This is measured on pin 24 of the PU module. This time should be adjusted by varying the length of wire to pin 19 of the PU module and/or pin 5 of the GI module. See also page 7.

320

NOTE:
1. EACH BANK HAS SEPARATE STORAGE
SEQUENCE CONTROL CIRCUIT.
BANK 00 SHOWN (CHASSIS q).



DATA FLOW

DATA FLOW

In a read reference, the read word from the specified address flows from the storage modules to the data distributor and also back to the storage modules for restoration. The SE modules send the read word to the distributor and start the restore portion of the cycle. The restore FFs on these modules are cleared just before receiving the read word.

In a write reference, the read word from the specified address is sent to the data distributor and entered in the restore FFs of the SE modules. The restore FFs are cleared again to destroy the read word and reset with the write word which is stored in place of the read word during its normal restore cycle. The write control circuit and timing of stunt box tags direct the sequence.



WRITE CONTROL

Write control clears the restore FFs in the SE modules when writing in memory and thereby allows entry of the write word into the restore circuits.

A write signal from the stunt box enters the write control timing chain at the same time as the memory address is received in the input register of all memory chassis. The timing chain feeds a pulse to all chassis where they are fanned out and clear the restore FFs on the respective chassis SE modules. The delay time through the chain and format just exceeds the read access time and thereby destroys the read word immediately after it enters the SE restore FF. Effectively, the pulse in the timing chain runs in parallel with the pulse in the storage sequence control associated with the selected bank, but the write pulse from the timing chain fanout is emitted just after the bank merge pulse (which enters the read word in the SE restore FFs) from storage sequence control. Write pulses may enter the chain at minor cycle intervals and each is associated with a parallel operating storage sequence control.


The timing within the data distributor is such that a write word is sent to the SE modules slightly later than the SE modules sent the read word to the data distributor.

WRITE CONTROL



DIFFERENTIAL SENSE AMPLIFIER

DATA FLOW



NOTE:
 1. BANK 00 CIRCUITS SHOWN.
 2. BITS 00-35 TO COUPLER II FAN-IN

DATA DISTRIBUTOR

The data distributor distributes read and write words to and from CM. Read words are sent to CP control on chassis 5, CP registers on chassis 7 and 8, and to the PP on chassis 1.

Write words are accepted from CP control on chassis 5 (exchange jump or return jump instructions), CP register chassis 7 and 8 (X^{0-7} registers), or from the PP on chassis 1.


Address tags from the CP stunt box define the read or write cases and the origin or destination of the data.

STORAGE CYCLE TIMING

Inhibit On and Off

The inhibit should turn on at least 20 nsec before the start of the Write, and stay on at least 15 nsec after the end of the Write. The inhibit time is measured on pin 5 of the PZ module and is compared to the Write on pin 24 of the PU module. It should not be necessary to adjust the on time for the inhibit 30-50 nsec is the usual delay between inhibit-on and write-on. The off time is adjusted by varying the length of wire to pin 14 of C21, F21, M21, or P21 (clock working ranks).

The read pulse should be adjusted to obtain 395 nsec \pm 5 nsec.



CONTROL DATA CORPORATION
COMPUTER DIVISION

TITLE
CENTRAL MEMORY DATA DISTRIBUTOR

PRODUCT
6613-D

SIZE DRAWING NO.
C 60246600

REV.
4

SHEET
42

READ DISTRIBUTOR

The read distributor accepts read words from the 8 CM chassis and routes them to the several destinations.

The distributor is organized on chassis 9, 10, 11 and 12 each of which handles 15 bits of the 60-bit word. Chassis cable limitations dictate the organization. The listing below shows the bits handled by each chassis.


CHASSIS	BITS
9	0-14
10	15-29
13	30-44
14	45-59

Chassis 13-16 each send the same 15-bit group to chassis 9-10-11 and 12. A read word from chassis 9 retains bits 0-14 but sends remaining bits in three groups to chassis 10, 13 and 14. Read words from chassis 10, 13 and 14 are handled similarly. Intra-chassis coaxial cables are

used on chassis 9, 10, 13 and 14 for their 15-bit portions so that timing is consistent with the chassis receiving the data.

Each read word is sent unconditionally from chassis 9, 10, 13 and 14 to chassis 5 (CP control) and chassis 7 and 8 (CP registers). A read peripheral tag from the stunt box is sent to chassis 10 and then on to chassis 9, 13 and 14. The tag gates the read word to the C^5 register in the read pyramid on PP chassis 1.

The read peripheral tag also enters a time delay chain and is returned to the PP as a resume signal. The resume sets the C^5 full FF in the PP (after data word is in C^5) to signal the presence of the read word. The same resume also clears the central busy FF to indicate to PP control that the address has been accepted by the stunt box and CM has delivered the word. This allows the PPs to proceed and send another address to the stunt box.



CONTROL DATA CORPORATION	TITLE	PRODUCT
	6613-D	6613-D
DEVELOPMENT DIVISION	SIZE	REV.
	C 60246600	P
	SHEET	PAGE
	269	1-11

Bit	Module	Pin	TP	Module	Pin	TP
59	9H42	28	6	14H18	5	4
58		8	2	17	5	
57		1	1	16	5	
56	9H41	28	6	15	5	
55		8	2	14	5	
54		1	1	12	5	
53	9H40	28	6	11	5	
52		8	2	10	5	
51		1	1	09	5	
50	9H39	28	6	08	5	
49		8	2	05	5	
48		1	1	04	5	
47	9H37	28	6	03	5	
46		8	2	02	5	
45		1	1	01	5	
44	9H36	28	6	13H42	5	
43		8	2	41	5	
42		1	1	40	5	
41	9H35	28	6	39	5	
40		8	2	38	5	
39		1	1	36	5	
38	9H34	28	6	35	5	
37		8	2	34	5	
36		1	1	33	5	
35	9H32	28	6	32	5	
34		8	2	29	5	
33		1	1	28	5	
32	9H31	28	6	27	5	
31		8	2	26	5	
30		1	1	25	5	
29	9H30	28	6	10H18	17	
28		8	2	17		
27		1	1	16		
26	9H29	28	6	15		
25		8	2	14		
24		1	1	12		
23	9H27	28	6	11		
22		8	2	10		
21		1	1	09		
20	9H26	28	6	08		
19		8	2	05		
18		1	1	04		
17	9H25	28	6	03		
16		8	2	02		
15		1	1	01	17	
14	9H24	28	6	9H42	7	
13		8	2	41		
12		1	1	40		
11	9H22	28	6	39		
10		8	2	38		
9		1	1	36		
8	9H21	28	6	35		
7		8	2	34		
6		1	1	33		
5	9H20	28	6	32		
4		8	2	29		
3		1	1	28		
2	9H19	28	6	27		
1		8	3	26		
0		1	1	25	7	4

Read/Dist. Restore → Read Distributor

Bit	Module	Pin	TP	Module	Pin	TP
59	10H24	28	6	14H18	17	4
58		8	2	17		
57		1	1	16		
56	10H23	28	6	15		
55		8	2	14		
54		1	1	12		
53	10H22	28	6	11		
52		8	2	10		
51		1	1	09		
50	10H21	28	6	08		
49		8	2	05		
48		1	1	04		
47	10H19	28	6	03		
46		8	2	02		
45		1	1	01	17	
44	10H18	28	6	13H42	7	
43		8	2	41		
42		1	1	40		
41	10H17	28	6	39		
40		8	2	38		
39		1	1	36		
38	10H16	28	6	35		
37		8	2	34		
36		1	1	33		
35	10H14	28	6	32		
34		8	2	29		
33		1	1	28		
32	10H13	28	6	27		
31		8	2	26		
30		1	1	25		
29	10H12	28	6	10H18	19	4
28		8	2	17		
27		1	1	16		
26	10H11	28	6	15		
25		8	2	14		
24		1	1	12		
23	10H09	28	6	11		
22		8	2	10		
21		1	1	09		
20	10H08	28	6	08		
19		8	2	05		
18		1	1	04		
17	10H07	28	6	03		
16		8	2	02		
15		1	1	01	7	
14	10H06	28	6	9H42	17	
13		8	2	41		
12		1	1	40		
11	10H04	28	6	39		
10		8	2	38		
9		1	1	36		
8	10H03	28	6	35		
7		8	2	34		
6		1	1	33		
5	10H02	28	6	32		
4		8	2	29		
3		1	1	28		
2	10H01	28	6	27		
1		8	2	26		
0		1	1	25	17	4

Read/Dist. Restore → Read Distributor

Bit	Module	Pin	TP	Module	Pin	TP
59	11H42	28	6	14H18	10	3
58		8	2	17		
57		1	1	16		
56	11H41	28	6	15		
55		8	2	14		
54		1	1	12		
53	11H40	28	6	11		
52		8	2	10		
51		1	1	09		
50	11H39	28	6	08		
49		8	2	05		
48		1	1	04		
47	11H37	28	6	03		
46		8	2	02		
45		1	1	01		
44	11H36	28	6	13H42		
43		8	2	41		
42		1	1	40		
41	11H35	28	6	39		
40		8	2	38		
39		1	1	36		
38	11H34	28	6	35		
37		8	2	34		
36		1	1	33		
35	11H32	28	6	32		
34		8	2	29		
33		1	1	28		
32	11H31	28	6	27		
31		8	2	26		
30		1	1	25	10	3
29	11H30	28	6	10H18	19	4
28		8	2	17		
27		1	1	16		
26	11H29	28	6	15		
25		8	2	14		
24		1	1	12		
23	11H27	28	6	11		
22		8	2	10		
21		1	1	09		
20	11H26	28	6	08		
19		8	2	05		
18		1	1	04		
17	11H25	28	6	03		
16		8	2	02		
15		1	1	01		
14	11H24	28	6	9H42		
13		8	2	41		
12		1	1	40		
11	11H22	28	6	39		
10		8	2	38		
9		1	1	36		
8	11H21	28	6	35		
7		8	2	34		
6		1	1	33		
5	11H20	28	6	32		
4		8	2	29		
3		1	1	28		
2	11H19	28	6	27		
1		8	2	26		
0		1	1	25	19	4

Read/Dist. Restore → Read Distributor

Bit	Module	Pin	TP	Module	Pin	TP
59	12H24	28	6	14H18	11	3
58		8	2	17		
57		1	1	16		
56	12H23	28	6	15		
55		8	2	14		
54		1	1	12		
53	12H22	28	6	11		
52		8	2	10		
51		1	1	09		
50	12H21	28	6	08		
49		8	2	05		
48		1	1	04		
47	12H19	28	6	03		
46		8	2	02		
45		1	1	01		
44	12H18	28	6	13H42		
43		8	2	41		
42		1	1	40		
41	12H17	28	6	39		
40		8	2	38		
39		1	1	36		
38	12H16	28	6	35		
37		8	2	34		
36		1	1	33		
35	12H14	28	6	32		
34		8	2	29		
33		1	1	28		
32	12H13	28	6	27		
31		8	2	26		
30		1	1	25	10	3
29	12H12	28	6	10H18	5	4
28		8	2	17		
27		1	1	16		
26	12H11	28	6	15		
25		8	2	14		
24		1	1	12		
23	12H09	28	6	11		
22		8	2	10		
21		1	1	09		
20	12H08	28	6	08		
19		8	2	05		
18		1	1	04		
17	12H07	28	6	03		
16		8	2	02		
15		1	1	01		
14	12H06	28	6	9H42		
13		8	2	41		
12		1	1	40		
11	12H04	28	6	39		
10		8	2	38		
9		1	1	36		
8	12H03	28	6	35		
7		8	2	34		
6		1	1	33		
5	12H02	28	6	32		
4		8	2	29		
3		1	1	28		
2	12H01	28	6	27		
1		8	2	26		
0		1	1	25	5	4

Read/Dist. Restore → Read Distributor

Data Trunks
6613-D Central Memory
Read/Distribute/Restore (CH 9,10,11,12)
to Read Distribute (CH 9,10,13,14)
Sheet 1

Bit	Module	Pin	TP	Module	Pin	TP	Bit	Module	Pin	TP	Module	Pin	TP	Bit	Module	Pin	TP	Module	Pin	TP
59	13H42	28	6	14I18	17	4	59	14H24	28	6	14I18	9	3	59	15H42	28	6	14I18	15	3
58		8	2	17			58		8	2	17	9		58		8	2	17		
57		1	1	16			57		1	1	16	9		57		1	1	16		
56	13H41	28	6	15			56	14H23	28	6	15	9		56	15H41	28	6	15		
55		8	2	14			55		8	2	14	9		55		8	2	14		
54		1	1	12			54		1	1	12	9		54		1	1	12		
53	13H40	28	6	11			53	14H22	28	6	11	9		53	15H40	28	6	11		
52		8	2	10			52		8	2	10	9		52		8	2	10		
51		1	1	09			51		1	1	09	9		51		1	1	09		
50	13H39	28	6	08			50	14H21	28	6	08	9		50	15H39	28	6	08		
49		8	2	05			49		8	2	05	9		49		8	2	05		
48		1	1	04			48		1	1	04	9		48		1	1	04		
47	13H37	28	6	03			47	14H19	28	6	03	9		47	15H37	28	6	03		
46		8	2	02			46		8	2	02	9		46		8	2	02		
45		1	1	01			45		1	1	01	9		45		1	1	01		
44	13H36	28	6	13I42			44	14H18	28	6	13H42	9		44	15H36	28	6	13I42		
43		8	2	41			43		8	2	41	9		43		8	2	41		
42		1	1	40			42		1	1	40	9		42		1	1	40		
41	13H35	28	6	39			41	14H17	28	6	39	9		41	15H35	28	6	39		
40		8	2	38			40		8	2	38	9		40		8	2	38		
39		1	1	36			39		1	1	36	9		39		1	1	36		
38	14H34	28	6	35			38	14H16	28	6	35	9		38	15H34	28	6	35		
37		8	2	34			37		8	2	34	9		37		8	2	34		
36		1	1	33			36		1	1	33	9		36		1	1	33		
35	13H32	28	6	32			35	14H14	28	6	32	9		35	15H32	28	6	32		
34		8	2	29			34		8	2	29	9		34		8	2	29		
33		1	1	28			33		1	1	28	9		33		1	1	28		
32	13H31	28	6	27			32	14H13	28	6	27	9		32	15H31	28	6	27		
31		8	2	26			31		8	2	26	9		31		8	2	26		
30		1	1	25			30		1	1	25	9		30		1	1	25		
29	13H30	28	6	10I18	11	3	29	14H12	28	6	10I18	9		29	15H30	28	6	10I18		
28		8	2	17	11		28		8	2	17	9		28		8	2	17		
27		1	1	16	11		27		1	1	16	9		27		1	1	16		
26	13H29	28	6	15	11		26	14H11	28	6	15	9		26	15H29	28	6	15		
25		8	2	14	11		25		8	2	14	9		25		8	2	14		
24		1	1	12	11		24		1	1	12	9		24		1	1	12		
23	13H27	28	6	11	11		23	14H09	28	6	11	9		23	15H27	28	6	11		
22		8	2	10	11		22		8	2	10	9		22		8	2	10		
21		1	1	09	11		21		1	1	09	9		21		1	1	09		
20	13H26	28	6	08	11		20	14H08	28	6	08	9		20	15H26	28	6	08		
19		8	2	05	11		19		8	2	05	9		19		8	2	05		
18		1	1	04	11		18		1	1	04	9		18		1	1	04		
17	13H25	28	6	03	11		17	14H07	28	6	03	9		17	15H25	28	6	03		
16		8	2	02	11		16		8	2	02	9		16		8	2	02		
15		1	1	01	11		15		1	1	01	9		15		1	1	01		
14	13H24	28	6	9I42	11		14	14H06	28	6	9I42	9		14	15H24	28	6	9I42		
13		8	2	41	11		13		8	2	41	9		13		8	2	41		
12		1	1	40	11		12		1	1	40	9		12		1	1	40		
11	13H22	28	6	39	11		11	14H04	28	6	39	9		11	15H22	28	6	39		
10		8	2	38	11		10		8	2	38	9		10		8	2	38		
9		1	1	36	11		9		1	1	36	9		9		1	1	36		
8	13H21	28	6	35	11		8	14H03	28	6	35	9		8	15H21	28	6	35		
7		8	2	34	11		7		8	2	34	9		7		8	2	34		
6		1	1	33	11		6		1	1	33	9		6		1	1	33		
5	13H20	28	6	32	11		5	14H02	28	6	32	9		5	15H20	28	6	32		
4		8	2	29	11		4		8	2	29	9		4		8	2	29		
3		1	1	28	11		3		1	1	28	9		3		1	1	28		
2	13H19	28	6	27	11		2	14H01	28	6	27	9		2	15H19	28	6	27		
1		8	2	26	11		1		8	2	26	9		1		8	2	26		
0		1	1	25	11	3	0		1	1	25	9	3	0		1	1	25	15	3

Bit	Module	Pin	TP	Module	Pin	TP	Bit	Module	Pin	TP	Module	Pin	TP	Bit	Module	Pin	TP	Module	Pin	TP
59	16H24	28	6	14I18	19	4	59	16H24	28	6	14I18	19	4	59	16H24	28	6	14I18	19	4
58		8	2	17			58		8	2	17			58		8	2	17		
57		1	1	16			57		1	1	16			57		1	1	16		
56	16H23	28	6	15			56	16H23	28	6	15			56	16H23	28	6	15		
55		8	2	14			55		8	2	14			55		8	2	14		
54		1	1	12			54		1	1	12			54		1	1	12		
53	16H22	28	6	11			53	16H22	28	6	11			53	16H22	28	6	11		
52		8	2	10			52		8	2	10			52		8	2	10		
51		1	1	09			51		1	1	09			51		1	1	09		
50	16H21	28	6	08			50	16H21	28	6	08			50	16H21	28	6	08		
49		8	2	05			49		8	2	05			49		8	2	05		
48		1	1	04			48		1	1	04			48		1	1	04		
47	16H19	28	6	03			47	16H19	28	6	03			47	16H19	28	6	03		
46		8	2	02			46		8	2	02			46		8	2	02		
45		1	1	01			45		1	1	01			45		1	1	01		
44	16H18	28	6	13I42			44	16H18	28	6	13I42			44	16H18	28	6	13I42		
43		8	2	41			43		8	2	41			43		8	2	41		
42		1	1	40			42		1	1	40			42		1	1	40		
41	16H17	28	6	39			41	16H17	28	6	39			41	16H17	28	6	39		
40		8	2	38			40		8	2	38			40		8	2	38		
39		1	1	36			39		1	1	36			39		1	1	36		
38	16H16	28	6	35			38	16H16	28	6	35			38	16H16	28	6	35		
37		8	2	34			37		8	2	34			37		8	2	34		
36		1	1	33			36		1	1	33			36		1	1	33		
35	16H14	28	6	32			35	16H14	28	6	32			35	16H14	28	6	32		
34		8	2	29			34		8	2	29			34		8	2	29		
33		1	1	28			33		1	1	28			33		1	1	28		
32	16H13	28	6	27			32	16H13	28	6	27			32	16H13	28	6	27		
31		8	2	26			31		8	2	26			31		8	2	26		
30		1	1	25			30		1	1	25			30		1	1	25	19	4
29	16H12	28	6	10I18	10	3	29	16H12	28	6	10I18	10	3	29	16H12	28	6	10I18	10	3
28		8	2	17			28		8	2	17			28		8	2	17		
27		1	1	16			27		1	1	16			27		1	1	16		
2																				

WRITE DISTRIBUTOR

The write distributor accepts words from the several sources and stores them in 1 of 8 memory chassis. The distributor is on chassis 4. The 60-bit word on chassis 4 is split into four 15-bit groups which are sent to chassis 13-16 respectively. Each of these chassis in turn sends (or stores) its 15-bit group to the other 7 chassis unconditionally.

A 3-to-1 fan-in on chassis 4 selects the proper word under control of the store tag from the stunt box which is established ahead of the data.

The word is then split and transmitted to chassis 13-16. The chassis 4 data registers and the tag FFs are cleared simultaneously.


One minor cycle after the register clear, a central write resume is sent to the PP to clear the central busy FF and allow the PPs to send another address to the stunt box.

BITS 30-59
FROM ECS
COUPLER,
BITS 0-29
FROM ECS
CONTROLLER


FROM S REG

FROM XBA REGS

FROM WRITE
PYRAMID



01 MKS
34-37
30-35
24-27
20-23
20 23
14-17
10-13
4-7
0-3



NOTES:

1. STORAGE CYCLE TIMING IS TYPICAL FOR ALL MEMORY CHASSIS (CHASSIS IO, BANK 00 LOCATIONS AND TP'S SHOWN).
- ② READ/WRITE DRIVE TIMES SHOWN ARE THAT OF OUTPUT PINS ON IOF14

THIS SHEET IS IDENTICAL TO CENTRAL MEMORY (65K) PAGE 15

CONTROL DATA		TITLE	
CORPORATION		CENTRAL MEMORY	
DEVELOPMENT DIVISION		STORAGE CYCLE TIMING	
PRODUCT		6613-D	
SIZE	DRAWING NO.	REV.	
C	60246600	A	
SHEET	PAGE		
45	1-19		

PART 2

CENTRAL MEMORY (65 K)

PART 2
CENTRAL MEMORY (65K)
CONTENTS

Page	
2-0	Central Memory
2-2	Go Control
2-3	Go Control, Accept Control
2-4	Storage Sequence Control
2-5	Storage Sequence Control
2-6	Data Flow
2-7	Data Flow/Write Control
2-8	Data Distributor
2-9	Data Distributor
2-10	Read Distributor
2-11	Read Distributor
2-12	Write Distributor
2-13	Write Distributor
2-14	Write Distributor Test Points
2-15	Storage Cycle Timing

CENTRAL MEMORY

ADDRESSING

The CP programs are stored in CM, and all PPs may use CM for supplementary storage or inter-communication control. Thus CM addresses are generated by the CP and all PPs.

Each processor sends a CM address to a common address clearing house, or stunt box, from where they are sent on to CM. The stunt box can accept addresses from the several sources at 100-nsec intervals (maximum rate) on a priority basis and in turn issue one address every 100 nsec to CM.

An address goes to all banks of CM for decoding, and the referenced bank returns an accept signal to the stunt box if the bank is not busy (free) with a previous reference. The stunt box saves each address that it sends to CM in a hopper mechanism, and, if the address is not accepted, it is recovered from the hopper and re-issued to CM and again saved. The issue-save cycle repeats until an accept is received to void the hopper address. Up to three addresses can be saved in the hopper. However, an address is always accepted within 2000 nsec (worst case because of bank conflict) of the first time it is issued.

DATA DISTRIBUTION

Data to and from CM is distributed from a data distributor. The word from a read reference goes from CM to the data distributor and then to the requesting processor. A word to be stored during a write reference goes from the processor to the data distributor to CM. The distributor can transfer a word to or from CM every 100 nsec. A store word goes to all banks of CM, but separate storage control mechanisms for each bank ensure that the word is stored in the proper bank.

The distributor routes data to and from proper origins and destinations as directed by control information or tags received from the stunt box. The tags are entered in the stunt box along with each address and serve to identify the address sender, origin or destination of data, and nature of the address, e.g., read, write, or PP exchange jump. The stunt box sends the tags to the data distributor (and to destinations in the processors for read references) when an address is accepted, and the distributor accomplishes the data transmission. For write references, the data source sends the word to the distributor, where it is held temporarily before it is stored.

STORAGE

The many banks of storage in CM are evenly distributed on 4 chassis in the computer. There are four banks per chassis.


The circuit organization allows the four banks to operate independently and be phased into operation at 100-nsec intervals, which corresponds to the maximum rate at which the stunt box issues addresses. A chassis input register receives the 17-bit address from the stunt box and distributes the 12-bit address to 1 of 4 storage address registers associated with the four banks. Hence 16 consecutive addresses referencing 16 separate banks may be accepted at 16 consecutive minor cycle intervals and result in a data word flowing to or from CM in 16 consecutive minor cycle intervals. The independent controls for each bank and treatment of the address and data word ensure that only one bank is in a given time segment of its 1000 nsec storage cycle at any one time. At least one minor cycle separates the storage cycle of all banks.

A word read from any bank is sent to a common temporary storage register and to the data distributor by a common path. A word to be restored is then sent to a write register by way of a buffer register. The write register sends the word to 1 or 4 restoration registers for restoring in the proper bank.

A word from the data distributor during a write reference goes to the temporary storage register on all chassis and then follows the restore path for writing in memory. Only one of the many banks is in the proper time spot in its storage cycle to store the word received, and this bank is the one associated with the write address.


A go signal with each address from the stunt box allows a group of four banks (one chassis) to recognize and translate the bank bits. The referenced bank, if not busy, sends an accept to the stunt box and starts 1 of 4 storage sequence control circuits, which in turn direct the 1000 nsec storage cycle for the selected address.

A write signal may also accompany each address from the stunt box. It distinguishes read and write references and controls the path to the restoration registers. The CM uses the same 12-bit storage module as used in the PPs, but five are driven in parallel to hold the 60-bit word.




BLOCK DIAGRAM

BANKS 00-03



DETAIL



NOTES

- 1 ADDRESSES SENT TO CM FROM M¹ AT MINOR CYCLE RATE.
- 2 DATA MOVES TO/FROM CM AT MINOR CYCLE RATE
- 3 ADDRESS TAGS DEFINE ORIGIN / DESTINATION OF DATA.
- 4 TIME FROM M¹ → CM TO RESPONSE TO CM ACCEPT IS 200 NSEC
 - a M¹ STORED IN M⁴ AT ISSUE TIME AND MOVES TO M² IN TIME SEQUENCE
 - b ACCEPT VOIDS RE-ISSUE OF ADDRESS FROM HOPPER.

 CONTROL DATA CORPORATION COMPUTER DIVISION	TITLE	CENTRAL MEMORY (65K) ADDRESS - DATA FLOW	PRODUCT	6614-D
	SIZE	C	DRAWING NO	60246600
	SHEET	242	REV	2-1

GO CONTROL (65K)

A go control circuit is associated with each chassis (four banks) of CM. The circuit has several functions.

1. Recognize an address from the stunt box and determine if it is located in an associated bank.
2. Sends an accept to the stunt box if the address is valid and the bank is free.
3. Starts the 1000 nsec storage cycle to read or store the word at the selected address.

No accept is sent to the stunt box if the selected bank is executing a storage cycle from a previously issued address (bank busy case). The address is ignored in this case. The time of address issue from the stunt box and the time the accept should be received back at the stunt box is 200 nsec, and this time is used by the stunt box to determine if the address has been accepted. An accept at the proper time voids reissue of the address; otherwise address reissue continues until the accept is received.

BANK SELECTION

The go signal accompanying each address signals all CM go control circuits to search the bank selection bits and determine if the 12-bit address is located in one of its associated banks. A translator circuit in each go control translates the lower five bits of the address, stores the selection in a FF (one FF for each bank), sends the accept, and starts the storage sequence control circuit to start the storage cycle.

The five bits provide 16 unique codes, one for each bank. The upper three bits select 1 of 4 chassis and the lower two bits 1 of 4 banks on the chassis.

The 17-bit address and bank quantity is stored in an input FF register. Before an address is received, a clock pulse presets the upper three of the five bank bits to the complement of the quantity it should recognize. Thus, for a zero chassis selection (physical chassis 3), the upper three bits are preset to 111XX, the complement of 000XX. A 000XX bank code then is necessary to complete the go FF output gate, which in turn allows recognition of the lower two bits of the bank selection.

Four unique translations are made from the lower two bits of the bank selection bits and stored in separate FFs. A go from the 1 of 8 translator, a bank free condition from the storage sequence control circuit, and a clock pulse gates the 1 of 4 storage and turns on the accept signal. The set FF then starts an associated storage sequence control circuit.


ACCEPT CONTROL

The accept signal indicates a bank is free and has accepted the address in its chassis input register. The time interval from address issue from the stunt box to receipt of the accept in the stunt box allows the stunt box to determine if the address has been accepted. If so, the address in the stunt box hopper is destroyed, and address tags are sent from the stunt box to the data distributor and other areas to tell the address sender to send its data word (write reference) or be ready for receipt of the word read (read reference).

One accept is associated with each chassis for a maximum of eight signals. All are combined in a common OR circuit which feeds the stunt box. Since an address may be sent each 100 nsecs, an accept may be sent to the stunt box every 100 nsecs, with each accept delayed from its associated address by 200 nsecs.

NOTES
 1 GO CONTROL SHOWN IS TYPICAL OF 1 OF 4 CIRCUITS
 EACH OF WHICH CONTROLS FOUR BANK SELECT CIRCUITS
 CIRCUITS SHOWN ON CH 9

STORAGE
 ADDRESS
 REGISTERS







BITS 2,4,5,10,11 HAVE 5 EXTRA SLAVES AS EACH GOES TO 2 PINS ON THE 5 STORAGE MODULES THIS ACCOMMODATES INHIBIT QUADRANT SELECTION


FF A PRESET TO 1 EACH MINOR CYCLE ALSO, EACH MINOR CYCLE, FF S, B, C, & D PRESET (WIRED IN) TO COMPLEMENT OF CHASSIS # (1 OF 4) WHICH IT RECOGNIZES AS LEGAL ADDRESS

LOGICAL SELECTION	CHASSIS NO SELECTION
0	9
1	10
2	11
3	12

ACCEPT CONTROL



GO CONTROL



STORAGE SEQUENCE CONTROL

Storage sequence control responds to a bank go condition from go control and generates a series of timing signals which direct the basic cycle of the storage module. In general, the circuit establishes the bank free condition, makes the address available to the storage module, and then issues read, sense, start and end inhibit, bank merge, and write drive signals to sequence reading and writing. The sense signal samples the differential amplifier which receives the data word read out on the double-ended sense lines from storage. The signals time the basic pulse sequence of the 1000 nsec storage cycle. The storage module discussion details the circuits which respond to the address and read and write drive signals, and thereby make the read word available on the sense lines, or store the word to be written or restored in memory.

TIMING CHAIN

The timing chain is a series chain of FFs whose outputs drive slave inverters, which in turn supply the various signals to sequence reading and writing in CM. A pulse enters the chain and is transferred to successive FFs at 50 nsec intervals. A bank go signal sets the read FF to start the sequence. Each FF is set for 400 nsecs; slave inverters from set and cleared FFs in the chain are combined to establish timed gating signals for the various drive signals.

BANK FREE

The bank free condition is established when all FFs in the chain are cleared, i. e., no pulse is travelling down the chain. The read FF, an intermediate FF, and write FFs (last FF in chain), contribute timing signals to the bank free circuit and indicate whether a pulse is in the chain. All three FFs must be cleared to signal bank free, but their set states overlap to signal bank busy when a pulse is in the chain.

The bank free signal allows go control to respond to its back translation circuits and issue a bank go signal which sets the read FF to turn off the bank free signal.

STORAGE CYCLE TIMING

The following are the recommended times or timing durations for Central Memory in all 6000 series computers:

Strobe (time 75 ± 5 nsec)

This is measured on TP5 of the SE module, (see page 7). This time should be adjusted by varying the length of wire to pin 16 of the SG module.

Read-On (255 nsec ± 5 nsec) before Strobe.

This is measured on pin 1 of the PU module. This time should be adjusted by varying the length of wire to pin 10 of the PU module and/or pin 2 of the GI module.


Read-Off (395 nsec ± 5 nsec) after the start of Read.

This is measured on pin 1 of the PU module. This time should be adjusted by varying the length of wire to pin 11 of the PU module.

Write (355 nsec ± 5 nsec)

This is measured on pin 24 of the PU module. This time should be adjusted by varying the length of wire to pin 19 of the PU module and/or pin 5 of the GI module. (See also page 7).

NOTE
 1 EACH BANK HAS SEPARATE STORAGE
 SEQUENCE CONTROL CIRCUIT
 BANK 00 SHOWN(CHASSIS 9).



 CONTROL DATA CORPORATION COMPUTER DIVISION	TITLE	PRODUCT
	CENTRAL MEMORY (65K) STORAGE SEQUENCE CONTROL	6614-D
	SIZE DRAWING NO.	REV
	SHEET	244
		2-5

DATA FLOW

In a read reference, the read word from the specified address flows from the storage modules to the data distributor and also back to the storage modules for restoration. The SE modules send the read word to the distributor and start the restore portion of the cycle. The restore FFs on these modules are cleared just before receiving the read word.


In a write reference, the read word from the specified address is sent to the data distributor and entered in the restore FFs of the SE modules. The restore FFs are cleared again to destroy the read word and reset with the write word which is stored in place of the read word during its normal restore cycle. The write control circuit and timing of stunt box tags direct the sequence.

A write signal from the stunt box enters the write control timing chain the same time as the memory address is received in the input register of all memory chassis. The timing chain feeds a pulse to all chassis where they are fanned out and clear the restore FFs on the respective chassis SE modules. The delay time through the chain and format just exceeds the read access time and thereby destroys the read word immediately after it enters the SE restore FF. Effectively, the pulse in the timing chain runs in parallel with the pulse in the storage sequence control associated with the selected bank, but the write pulse from the timing chain fanout is emitted just after the bank merge pulse (which enters the read word in the SE restore FFs) from storage sequence control. Write pulses may enter the chain at minor cycle intervals and each is associated with a parallel operating storage sequence control.

WRITE CONTROL


Write control clears the restore FFs in the SE modules when writing in memory and thereby allows entry of the write word into the restore circuits.

The timing within the data distributor is such that a write word is sent to the SE modules slightly later than the SE modules send the read word to the data distributor.




CENTRAL MEMORY SENSE BIAS CIRCUIT


WRITE CONTROL



STORAGE MODULES



DATA FLOW



NOTE:
 ① BANK 00 CIRCUITS SHOWN
 ② BITS 00-35 TO COUPLER IOI FAN-IN

<p>CONTROL DATA CORPORATION</p> <p>COMPUTER DIVISION</p>	<p>TITLE</p> <p>CENTRAL MEMORY (65K)</p> <p>DATA FLOW, WRITE CONTROL</p>	<p>PRODUCT</p> <p>6614-D</p> <p>DATE DRAWING MADE</p> <p>C 60246600</p> <p>REV</p> <p>A</p>
	<p>DATE</p> <p>272</p>	<p>REV</p> <p>2-7</p>

DATA DISTRIBUTOR

The data distributor distributes read and write words to and from CM. Read words are sent to CP control on chassis 5, CP registers on chassis 7 and 8, and to the PP on chassis 1.

Write words are accepted from CP control on chassis 5 (exchange or return jump instructions), CP register chassis 7 and 8 (X^{0-7} registers), or from the PP on chassis 1.


Address tags from the CP stunt box define the read or write cases and the origin or destination of the data.

STORAGE CYCLE TIMING

Inhibit On and Off

The inhibit should turn on at least 20 nsec before the start of the Write, and stay on at least 15 nsec after the end of the Write. The inhibit time is measured on pin 5 of the PZ module and is compared to the Write on pin 24 of the PU module. It should not be necessary to adjust the on time for the inhibit 30-50 nsec is the usual delay between inhibit-on and write-on. The off time is adjusted by varying the length of wire to pin 14 of C21, F21, M21, or P21 (clock working ranks).

The read pulse should be adjusted to obtain 395 nsec \pm 5 nsec.



READ DISTRIBUTOR

The read distributor accepts read words from the 4 CM chassis and routes them to the several destinations.

The distributor is organized on chassis 9 and 10 each of which handles 30 bits of the 60-bit word. Chassis cable limitations dictate the organization. The listing below shows the bits handled by each chassis.


CHASSIS	BITS
9	0-14, 30-44
10	15-29, 45-59

Chassis 11-12 each send the same 30-bit group to chassis 9 and 10. A read word from chassis 9 retains bits 0-29 but sends remaining bits to chassis 10. Read words from chassis 10 are handled similarly. Intra-chassis coaxial cables are used on chassis 9 and 10 or their 30-bit portions so that timing is consistent with the chassis receiving the data.

Each read word is sent unconditionally from chassis 9 and 10 to chassis 5 (CP control) and chassis 7 and 8 (CP registers). A read peripheral tag from the stunt box is sent to chassis 4 and then on to chassis 8. The tag gates the read word to the C^5 register in the read pyramid on PP chassis 1.

The read peripheral tag also enters a time delay chain and is returned to the PP as a resume signal. The resume sets the C^5 full FF in the PP (after data word is in C^5) to signal the presence of the read word. The same resume also clears the central busy FF to indicate to PP control that the address has been accepted by the stunt box and CM has delivered the word. This allows the PPs to proceed and send another address to the stunt box.

CH 12	12H01-04, 06-09, 11-14, 16-19, 21-24
CH 11	11H19-22, 24-27, 29-32, 34-37, 39-42
CH 9	9H19-22, 24-27, 29-32, 34-37, 39-42



 CONTROL DATA CORPORATION COMPUTER DIVISION	TITLE CENTRAL MEMORY (65K) READ DISTRIBUTOR	PRODUCT 6614-D
	SIZE DRAWING NO. C 60246600	REV P
SHEET 265		PAGE 2-11


WRITE DISTRIBUTOR

The write distributor accepts words from the several sources and stores them in 1 of 4 memory chassis. The distributor is on chassis 4. The 60-bit word on chassis 4 is split into two 30-bit groups which are sent to chassis 11-12 respectively. Each of these chassis in turn sends (or stores) its 30-bit group to the other 2 chassis unconditionally.


A 3-to-1 fan-in on chassis 4 selects the proper word under control of the store tag from the stunt box which is established ahead of the data.

The word is then split and transmitted to chassis 9-10. The chassis 4 data registers and the tag FFs are cleared simultaneously.

One minor cycle after the register clear, a central write resume is sent to the PP to clear the central busy FF and allow the PPs to send another address to the stunt box.



Bit	Module	Pin	TP	Module	Pin	TP	Bit	Module	Pin	TP	Module	Pin	TP	Bit	Module	Pin	TP	Module	Pin	TP	Bit	Module	Pin	TP	Module	Pin	TP	Bit	Module	Pin	TP	Module	Pin	TP	Bit	Module	Pin	TP	Module	Pin	TP	Bit	Module	Pin	TP	Module	Pin	TP
59	4A17	24	6	12105	27	6	59	12116	18	4	9H42	24	6	59	12116	20	4	10H24	24	6	59	12116	22	5	11H42	24	6	59	12116	24	5	12H24	24	6	59	12116	24	5	12H24	24	6							
58		26	5		25	5	58		9	2		19	2	58		7	2		19	2	58		13	3		19	2	58		11	3		19	2	58		11	3		19	2							
57		28	4		22	4	57		3	1		2	1	57		5	1		2	1	57		26	6		2	1	57		28	6		2	1	57		28	6		2	1							
56		1	3		7	3	56	12115	18	4	9H41	24	6	56	12115	20	4	10H23	24	6	56	12115	22	5	11H41	24	6	56	12115	24	5	12H23	24	6	56	12115	24	5	12H23	24	6							
55		5	2		6	2	55		9	2		19	2	55		7	2		19	2	55		13	3		19	2	55		11	3		19	2	55		11	3		19	2							
54		7	1		4	1	54		3	1		2	1	54		5	1		2	1	54		26	6		2	1	54		28	6		2	1	54		28	6		2	1							
53	4A16	24	6	12104	27	6	53	12114	18	4	9H40	24	6	53	12114	20	4	10H22	24	6	53	12114	22	5	11H40	24	6	53	12114	24	5	12H22	24	6	53	12114	24	5	12H22	24	6							
52		26	5		25	5	52		9	2		19	2	52		7	2		19	2	52		13	3		19	2	52		11	3		19	2	52		11	3		19	2							
51		28	4		22	4	51		3	1		2	1	51		5	1		2	1	51		26	6		2	1	51		28	6		2	1	51		28	6		2	1							
50		1	3		7	3	50	12113	18	4	9H39	24	6	50	12113	20	4	10H21	24	6	50	12113	22	5	11H39	24	6	50	12113	24	5	12H21	24	6	50	12113	24	5	12H21	24	6							
49		5	2		6	2	49		9	2		19	2	49		7	2		19	2	49		13	3		19	2	49		11	3		19	2	49		11	3		19	2							
48		7	1		4	1	48		3	1		2	1	48		5	1		2	1	48		26	6		2	1	48		28	6		2	1	48		28	6		2	1							
47	4A15	24	6	12103	27	6	47	12112	18	4	9H37	24	6	47	12112	20	4	10H19	24	6	47	12112	22	5	11H37	24	6	47	12112	24	5	12H19	24	6	47	12112	24	5	12H19	24	6							
46		26	5		25	5	46		9	2		19	2	46		7	2		19	2	46		13	3		19	2	46		11	3		19	2	46		11	3		19	2							
45		28	4		22	4	45		3	1		2	1	45		5	1		2	1	45		26	6		2	1	45		28	6		2	1	45		28	6		2	1							
44		1	3	11H42	27	6	44	11H36	20	4	9H36	24	6	44	11H36	18	4	10H18	24	6	44	11H36	24	5	11H36	24	6	44	11H36	22	5	12H18	24	6	44	11H36	22	5	12H18	24	6							
43		5	2		25	5	43		7	2		19	2	43		9	2		19	2	43		11	3		19	2	43		13	3		19	2	43		13	3		19	2							
42		7	1		22	4	42		5	1		2	1	42		3	1		3	1	42		28	6		2	1	42		26	6		2	1	42		26	6		2	1							
41	4A14	24	6		7	3	41	11H35	20	4	9H35	24	6	41	11H35	18	4	10H17	24	6	41	11H35	24	5	11H35	24	6	41	11H35	22	5	12H17	24	6	41	11H35	22	5	12H17	24	6							
40		26	5		6	2	40		7	2		19	2	40		9	2		19	2	40		11	3		19	2	40		13	3		19	2	40		13	3		19	2							
39		28	4		4	1	39		5	1		2	1	39		3	1		3	1	39		28	6		2	1	39		26	6		2	1	39		26	6		2	1							
38		1	3	11H41	27	6	38	11H34	20	4	9H34	24	6	38	11H34	18	4	10H16	24	6	38	11H34	24	5	11H34	24	6	38	11H34	22	5	12H16	24	6	38	11H34	22	5	12H16	24	6							
37		5	2		25	5	37		7	2		19	2	37		9	2		19	2	37		11	3		19	2	37		13	3		19	2	37		13	3		19	2							
36		7	1		22	4	36		5	1		2	1	36		3	1		3	1	36		28	6		2	1	36		26	6		2	1	36		26	6		2	1							
35	4A13	24	6		7	3	35	11H33	20	4	9H32	24	6	35	11H33	18	4	10H14	24	6	35	11H33	24	5	11H32	24	6	35	11H33	22	5	12H14	24	6	35	11H33	22	5	12H14	24	6							
34		26	5		6	2	34		7	2		19	2	34		9	2		19	2	34		11	3		19	2	34		13	3		19	2	34		13	3		19	2							
33		28	4		4	1	33		5	1		2	1	33		3	1		3	1	33		28	6		2	1	33		26	6		2	1	33		26	6		2	1							
32		1	3	11H40	27	6	32	11H32	20	4	9H31	24	6	32	11H32	18	4	10H13	24	6	32	11H32	24	5	11H31	24	6	32	11H32	22	5	12H13	24	6	32	11H32	22	5	12H13	24	6							
31		5	2		25	5	31		7	2		19	2	31		9	2		19	2	31		11	3		19	2	31		13	3		19	2	31		13	3		19	2							
30		7	1		22	4	30		5	1		2	1	30		3	1		3	1	30		28	6		2	1	30		26	6		2	1	30		26	6		2	1							
29	4A12	24	6	12103	7	3	29	12111	18	4	9H30	24	6	29	12111	20	4	10H12	24	6	29	12111	24	5	11H30	24	6	29	12111	22	5	12H12	24	6	29	12111	22	5	12H12	24	6							
28		26	5		6	2	28		9	2		19	2	28		7	2		19	2	28		11	3		19	2	28		13	3		19	2	28		13	3		19	2							
27		28	4		4	1	27		3	1		2	1	27		5	1		2	1	27		28	6		2	1	27		26	6		2	1	27		26	6		2	1							
26		1	3	12102	27	6	26	12110	18	4	9H29	24	6	26	12110	20	4	10H11	24	6	26	12110	24	5	11H29	24	6	26	12110	22	5	12H11	24	6	26	12110	22	5	12H11	24	6							
25		5	2		25	5	25		9	2		19	2	25		7	2		19	2	25		11	3		19	2	25		13	3		19	2	25		13	3		19	2							
24		7	1		22	4	24		3	1		2	1	24		5	1		2	1	24		28	6		2	1	24		26	6		2	1	24		26	6		2	1							
23	4A11	24	6		7	3	23	12109	18	4	9H27	24	6	23	12109	20	4	10H09	24	6	23	12109	24	5	11H27	24	6	23	12109	22	5	12H09	24	6	23	12109	22	5	12H09	24	6							
22		26	5		6	2	22		9	2		19	2	22		7	2		19	2	22		11	3		19	2	22		13	3		19	2	22		13	3		19	2							
21		28	4		4	1	21		3	1		2	1	21		5	1		2	1	21		28	6		2	1	21		26	6		2	1	21		26	6		2	1							
20		1	3	12101	27	6	20	12108	18	4	9H26	24	6	20	12108	20	4	10H08	24	6	20	12108	24	5	11H26	24	6	20	12108	22	5	12H08	24	6	20	12108	22	5	12H08	24	6							
19		5	2		25	5	19		9	2		19	2	19		7	2		19	2	19		11	3		19	2	19		13	3		19	2	19		13	3		19	2							
18		7	1		22	4	18		3	1		2	1	18		5	1		2	1	18		28	6		2	1	18		26	6		2	1	18		26	6		2	1							
17	4A10	24	6		7	3	17	12107	18	4	9H25	24	6	17	12107	20	4	10H07	24	6	17	12107	24	5	11H25	24	6	17	12107	22	5	12H07	24	6	17	12107	22	5	12H07	24	6							
16		26	5		6	2	16		9	2		19	2	16		7	2		19	2	16		11	3		19	2	16		13	3		19	2	16		13	3		19	2							
15		28	4		4	1	15		3	1		2	1	15		5	1		2	1	15		28	6		2	1	15		26	6																	



NOTES:

1. STORAGE CYCLE TIMING IS TYPICAL FOR ALL MEMORY CHASSIS (CHASSIS 10, BANK 00 LOCATIONS AND TP'S SHOWN).

② READ/WRITE DRIVE TIMES SHOWN ARE THAT OF OUTPUT PINS ON IOF14.

THIS SHEET IS IDENTICAL TO CENTRAL MEMORY (131K) PAGE 19


CONTROL DATA CORPORATION	TITLE	PRODUCT	
	DEVELOPMENT DIVISION	CENTRAL MEMORY STORAGE CYCLE TIMING	6814-D
	SIZE	DRAWING NO.	REV
	C	60246600	A
	SHEET	PAGE	
	45	2-15	

PART 3

CLOCK


PART 3
CLOCK
CONTENTS

Page	
3-1	Central Computer Clock System
3-3	Central Processor Clock, Chassis 1
3-5	Central Processor Clock, Chassis 4
3-7	Central Processor Clock, Chassis 5
3-9	Central Processor Clock, Chassis 6
3-11	Central Processor Clock, Chassis 7
3-13	Central Processor Clock, Chassis 8
3-13.1	10 MHz Clock, ECS Coupler
3-15	Central Memory Clock, Chassis 9
3-17	Central Memory Clock, Chassis 10
3-19	Central Memory Clock, Chassis 11 and 15
3-21	Central Memory Clock, Chassis 12 and 16
3-23	Central Memory Clock, Chassis 13
3-25	Central Memory Clock, Chassis 14



NOTE :
 THE 6600 CLOCK SYSTEM IS DRIVEN BY THE EXTENDED CORE STORAGE
 (ECS) COUPLER ONLY ON THOSE SYSTEMS CONTAINING ECS.

 CONTROL DATA CORPORATION COMPUTER DIVISION	TITLE CENTRAL COMPUTER CLOCK SYSTEM	PRODUCT 6613-D, 6614-B
	SIZE C	DRAWING NO. 60246600
		PAGE 3-1




EQUIPMENT
 6613-D, 6614-D
 SIZE DRAWING NO
 C 60246600
 SHEET

CHASSIS I CLOCKS


CONTROL DATA
 CORPORATION
 DEVELOPMENT
 DIVISION

REV
 K
 PAGE
 3-3



NOTES:
 WIRE LENGTHS SHOWN ARE TYPICAL AND MAY VARY WITH COMPUTERS.


CONTROL DATA		TITLE	PRODUCT	
CORPORATION		CENTRAL PROCESSOR	6613-D, 6614-D	
DEVELOPMENT DIVISION		CLOCK CH 4	SIZE	DRAWING NO.
			C	60246600
			SHEET	PAGE
			117	3-5
			REV.	
				2




CONTROL DATA CORPORATION
COMPUTER DIVISION


TITLE
CENTRAL PROCESSOR CLOCK
CH. 5


PRODUCT	6613-D, 6614-D
SIZE	DRAWING NO
C	60246600
SHEET	273
REV	3-7



 CONTROL DATA CORPORATION COMPUTER DIVISION	TITLE	6613-D, 6614-D
	CENTRAL PROCESSOR CLOCK CH. 6	PRODUCT
		SIZE DRAWING NO. SHEET PAGE









NOTES:

- ① P37-2 CONNECTED TO GROUND UNTIL ECS COUPLER ENABLE SUBASSEMBLY IS INSTALLED, THEN P37-2 IS CONNECTED TO P37-12.
- ② ADJUST FOR 55 NS AT P37 TP5
- ③ ADJUST FOR BACKUP CLOCK PERIOD SAME AS ECS CLOCK.
- ④ THIS WIRE ENABLES BACKUP CLOCK AND SHOULD BE REMOVED WHEN RUNNING WITH ECS.

CONTROL DATA CORPORATION	10 MHZ CLOCK ECS COUPLER		CODE IDENT 34010	DWG NO 60246600	REV 1J
	DEVELOPMENT DIVISION		C	SHEET	PAGE 3-13.1




CONTROL DATA CORPORATION DEVELOPMENT DIVISION	CENTRAL MEMORY CLCCK CH. 10		EQUIPMENT 6613-D/6614-D	
	SIZE	DRAWING NO	REV	
	C	60246600	K	
	SHEET	PAGE		3-17




CONTROL DATA
CORPORATION
DEVELOPMENT
DIVISION

**CENTRAL MEMORY CLOCK
CHASSIS II & 15**


EQUIPMENT 6613-D, 6614-D	
SIZE C	DRAWING NO. 60246600
SHEET	REV 7
PAGE 3-19	




CONTROL DATA CORPORATION
 COMPUTER DIVISION

TITLE
CENTRAL MEMORY CLOCK
 CH. 13

PRODUCT		6613-D	
SIZE	DRAWING NO.	C 60246600	
SHEET		12 23	




CONTROL DATA
CORPORATION
DEVELOPMENT
DIVISION

TITLE
CENTRAL MEMORY CLOCK
CH 12 AND 16

PRODUCT
6613-D

SIZE	DRAWING NO.	REV.
C	60246600	A
SHEET	PAGE	
	3-21	



CONTROL DATA
CORPORATION
DEVELOPMENT
DIVISION

TITLE
CENTRAL MEMORY CLOCK
CH 14

PRODUCT
6613-D
SIZE DRAWING NO.
C 60246600 REV.
P
SHEET PAGE
3-25

PART 4

EXTENDED CORE STORAGE COUPLER

PART 4
ECS COUPLER
CONTENTS

Page	
4-iv	Module Location Index
4-viii	General Description and Logical Elements
4-1	ECS Coupler Block Diagram
4-3	Sequence of Operations
4-5	Timing Chain, T01 → T18
4-7	Timing Chain, T19 → T42
4-9	Data Flow 1, I1 and I3 Fan Ins, R1 Fan Outs, X, A, B and N Register
4-11	N Register - I1 Fan-In - First FF
4-13	R1, A, B, and X Registers
4-15	I3 Fan-In
4-17	Data Flow 2, R2, FL and RA Registers, I2 Fan-In
4-19	R2, FL(CM), FL(ECS), RA(CM), and RA(ECS) Registers
4-21	I2 Fan-In, Merge RA(CM) Reg, K Reg, and Monitor Address
4-22	Adder, Section 1
4-23	Adder, Section 0
4-25	P Decrementer and Register - Go to CM Initiate/Accept From Chassis 5
4-27	Read and Write FFs
4-29	End of Operation, Abort, Parity Error, Field Length Error, Master Clear
4-31	Peripheral or CM or CEJ/MEJ Address to CP Control
4-33	Pass-On Network Data From Controller To CM and Restore Paths For Exchange Jump
4-35	Central/Monitor Exchange Jump, Exchange Resume
4-37	Chassis 5, Control 1
4-39	Chassis 5, Control 2
4-41	6600 ECS Timing

MODULE LOCATION INDEX

CHASSIS PUB. NO. SECTION

ROW C	MODULE TYPE	PAGE
01		
02		
03		
04		
05		
06		
07		
08		
09		
10		
11		
12		
13	AA	29, 31
14		
15		
16		
17		
18		
19		
20		
21		
22		
23		
24		
25		
26		
27		
28		
29		
30		
31	TR	12, 29
32		
33		
34		
35		
36		
37	AA	29
38		
39		
40		
41		
42		

MODULE LOCATION INDEX

CHASSIS 9 PUB. NO. SECTION

ROW D	MODULE TYPE	PAGE
01		
02		
03		
04		
05		
06		
07		
08		
09		
10		
11		
12		
13		
14		
15		
16		
17		
18		
19		
20		
21		
22	DU	4-37
23		
24		
25		
26		
27		
28		
29		
30		
31		
32		
33		
34		
35		
36		
37		
38		
39		
40		
41		
42		

MODULE LOCATION INDEX

CHASSIS PUB. NO. SECTION

ROW F	MODULE TYPE	PAGE
01		
02		
03		
04		
05		
06	TI	11, 15, 18, 35
07		
08		
09		
10		
11		
12	AA	35
13		
14		
15		
16		
17	PD	25, 29
18		
19	TD	35
20	TD	31
21		
22		
23		
24		
25		
26		
27		
28		
29		
30		
31	PY	11, 35
32		
33		
34		
35		
36		
37	TQ	17, 18, 19
38		
39		
40		
41		
42		

MODULE LOCATION INDEX

CHASSIS	PUB. NO.	SECTION
ROW G	MODULE TYPE	PAGE
01		
02		
03		
04	TL	31, 33, 35, 11
05		
06		
07		
08	TH	7, 11, 15, 25, 27, 33
09		
10		
11		
12	TH	7, 12, 25
13		
14		
15		
16	TD	35
17		
18		
19		
20	TR	7, 15, 21, 25
21		
22	WE	17, 19
23	WE	17, 19
24		
25		
26		
27	TR	31, 33, 35
28	TO	7, 25
29		
30	TL	11, 31
31	CA	5
32		
33		
34		
35		
36	AA	12, 29
37	TQ	5, 17, 18, 19, 31, 33
38		
39		
40	STQ	37
41		
42		

MODULE LOCATION INDEX

CHASSIS 9	PUB. NO.	SECTION
ROW H	MODULE TYPE	PAGE
01		
02		
03		
04		
05		
06		
07		
08		
09		
10		
11		
12		
13		
14		
15		
16		
17		
18	TD	15, 19, 21
19		
20		
21		
22		
23	TA	19
24		
25		
26		
27		
28		
29		
30		
31		
32		
33	TL	7, 11, 21, 29, 31, 33, 35, 5
34		
35		
36		
37		
38		
39		
40		
41		
42		

MODULE LOCATION INDEX

CHASSIS	PUB. NO.	SECTION
ROW I	MODULE TYPE	PAGE
01	TI	21, 25, 29, 31, 35
02	TD	11, 21, 31
03	PJ	5
04	PJ	5
05	PJ	5
06	PJ	7
07	PJ	7
08	PJ	7
09	PJ	7
10	TR	25, 27, 29, 31
11	TR	11, 13, 21, 25, 29
12	AA	27, 29, 31
13	AA	25, 29
14	AA	11, 21, 25, 31
15	IX	25
16	PJ	25, 27, 29
17	TR	13, 25, 27, 29
18	TE	33
19	TL	12, 13, 25, 27, 29
20	TR	30
21	TR	30
22	TL	11, 15, 21, 23, 25, 27, 29
23		
24	PY	7, 11, 29, 33
25		
26		
27		
28		
29		
30		
31		
32		
33		
34		
35		
36		
37		
38		
39		
40		
41		
42		

MODULE LOCATION INDEX

MODULE LOCATION INDEX

MODULE LOCATION INDEX

CHASSIS	PUB. NO.	SECTION
ROW J	MODULE TYPE	PAGE
01	TA	12, 21, 29
02	HF	13
03	TE	9, 11
04	TE	9, 11
05	TQ	9, 13
06	TQ	5, 7, 11, 25
07	PJ	9, 13
08	PJ	9, 13
09	PJ	9, 13
10	PJ	9, 13
11	MD	17, 21
12	TH	19, 21, 31
13	UM	9, 15
14	UM	9, 15
15	TL	11, 21, 23, 27
16	WE	17, 19
17	WE	17, 19
18	WE	17, 19
19	WE	17, 19
20	TG	17, 21
21	TG	17, 21
22	FA	23
23	FA	23
24	FA	23
25	FB	23
26	FE	23
27	FE	23
28	FE	23, 29
29	TQ	23
30	PD	9, 11
31	PD	9, 11
32	IH	11
33	TE	33
34	NZ	30
35	QJ	33
36	TQ	5, 19, 25, 29, 31
37	CR	25, 29, 33
38	PY	25, 27, 33
39	QJ	11, 25, 29, 31
40	QJ	30
41	QJ	30
42	QJ	30

CHASSIS	PUB. NO.	SECTION
ROW K	MODULE TYPE	PAGE
01	TR	7, 11, 13, 15, 25
02	TI	13, 15, 25
03	TE	9, 11
04	TE	9, 11
05	TQ	13
06	TQ	5, 9, 13, 19, 33
07	PJ	9, 13
08	PJ	9, 13
09	PJ	9, 13
10	PJ	9, 12, 13
11	MD	17, 21
12	HF	11, 15
13	UM	9, 15
14	UM	9, 15
15	TL	7, 11, 22, 23, 29, 31
16	WE	17, 19
17	WE	17, 19
18	WE	17, 19
19	WE	17, 19
20	TG	17, 21
21	TG	17, 21
22	FA	23
23	FA	22
24	FA	22
25	FD	23
26	FE	23
27	FE	22, 31
28	FE	22, 35
29	TQ	22, 23
30	PD	9, 11
31	PD	9, 11
32	TE	33
33	NZ	30
34	JQ	9, 12
35	QJ	33
36	QJ	33
37	QJ	33
38	SB	17, 19
39	SB	17, 19
40	SB	17, 19
41	JQ	9, 12, 35
42	CR	9, 12, 27

CHASSIS	PUB. NO.	SECTION
ROW L	MODULE TYPE	PAGE
01	TD	11, 21
02	TB	21, 25, 31
03	TE	9, 11
04	TE	9, 11
05	TH	7, 27, 29, 33
06	IV	33
07	PJ	9, 13
08	PJ	9, 13
09	TR	15, 21, 33
10	HF	15
11	MD	17, 21
12	TE	9, 15
13	UM	9, 15
14	UM	9, 15
15	TL	11, 21, 22
16		
17	TE	17, 21
18	TE	17, 21
19	TE	17, 21
20	TG	17, 21
21	TG	17, 21
22	FA	11, 22
23	FA	22
24	FB	22
25	FD	22
26	FE	22, 29
27	FE	22
28	PD	9, 11
29	PD	9, 11
30	IH	11
31	TE	33
32	MD	31, 35
33	PI	19, 33
34		
35	QJ	33
36	QJ	33
37	QJ	33
38	QJ	33
39	QJ	33
40	SB	17, 19
41	SB	17, 19
42	SB	17, 19

MODULE LOCATION INDEX

ROW	MODULE TYPE	PAGE
01		
02		
03		
04		
05		
06		
07		
08		
09		
10		
11		
12		
13		
14		
15		
16		
17	PD	13, 29
18		
19		
20		
21		
22		
23		
24		
25		
26		
27		
28		
29		
30		
31	PJ	27, 29
32		
33		
34		
35		
36		
37		
38		
39		
40		
41		
42		

MODULE LOCATION INDEX

ROW	MODULE TYPE	PAGE
01		
02		
03		
04		
05		
06	TQ	12, 25, 27, 31, 35
07		
08		
09		
10		
11		
12	TL	5, 7, 25, 29, 31
13		
14		
15		
16		
17		
18		
19		
20		
21		
22		
23		
24		
25		
26		
27		
28		
29		
30		
31	TL	11, 21, 27, 31, 35
32		
33		
34		
35		
36		
37		
38		
39		
40		
41		
42		

MODULE LOCATION INDEX

ROW	MODULE TYPE	PAGE
01		
02		
03		
04		
05		
06		
07		
08		
09		
10		
11		
12		
13		
14		
15		
16		
17		
18		
19		
20		
21		
22		
23		
24		
25		
26		
27		
28		
29		
30		
31		
32		
33		
34		
35		
36		
37		
38		
39		
40		
41		
42		

GENERAL DESCRIPTION

The ECS Coupler allows the CPU to communicate with ECS via the Controller. The coupler has two major functions. First, it computes the actual starting addresses in CM and ECS and checks to see if these addresses are out of range. This is the only error check made by the coupler. Second, it keeps count of the number of words transferred and terminates the transfer accordingly.

Most of the coupler's complexity arises from the fact that the programmer specifies initial addresses in CM and ECS and the number of 60-bit words to be transferred. However, ECS uses 8-word records and the coupler must automatically keep requesting new locations in ECS every eight words.

Coupler action can be interrupted by a PPU requesting CM. Action is started once the PPU read/write request is completed. Coupler action can also be interrupted if another computer is using ECS and the controller.

Coupler action is stopped if an Exchange Jump occurs. The transfer must be restarted at its beginning as intermediate values of word counts and addresses are not stored.

The coupler acts on an Abort or a Parity Error signal and relays them to CPU.

LOGICAL ELEMENTS


Four registers hold the values of Field Length for CM and ECS and the values of the Reference Address for CM and ECS. These values are not changed during a data transfer, and are restored, via the data paths, on an Exchange Jump.

The N and K registers are used for holding intermediate values generated during a transfer.

The adder is a 24-bit adder resembling 2 stages of the CPU Long Add unit.

P Register holds the 3-bit word count of the record in transfer. Its contents are decremented during a transfer.

The X, A and B Registers initially hold the same values as X_0 , A_0 and B_0 respectively. X holds the ECS address and is incremented during a transfer; A holds the CM address and B the number of words left to transfer.



KEY: (60) = BANDWIDTH

33 ← THIS LOGIC IS SHOWN ON PAGE 33

SEQUENCE OF OPERATIONS

INTRODUCTION

Coupler operation is divided into three parts:

1. Transfer Setup.
This portion is performed only at the beginning of a transfer and is not repeated.
2. Record Setup.
This part of the operation is performed before each record transferred.
3. Data Transfers.
If 524K of ECS are used, the data can be transferred at the rate of one word every 100 nsec. The coupler handles 8-word records and to sustain this rate, it must request a new record while the data transfer is in progress. That is, the Record Set-Up for the next record is performed at the same time as the data transfer. (See block transfers below.)

The coupler has a path for an address to CM (chassis 5). This path (and the coupler timing chain) is used by the CEJ/MEJ instructions (St. Opt. 10104).

TRANSFER SETUP

On any Exchange Jump, FL(ECS), FL(CM), RA(ECS), RA(CM) are sent from the package to the coupler.

When an ECS instruction is translated,

1. The timing chain is started.
2. The contents of X0 and A0 are sent to the coupler X and A registers. (These address relocation quantities must be stored prior to instruction execution.)
3. The Clear signal on B0 is dropped and the word count ($B_j + K$) is formed in the increment unit and sent to B0 which is sent in turn to coupler B register.

All required values are not stored in the coupler. Note that the values of FL(ECS), FL(CM), RA(ECS) and RA(CM) are not changed during an ECS transfer. They are restored to CM if an Exchange jump occurs.

4. The coupler then checks to see if the initial addresses are in bounds. If either CM or ECS Field Length errors occur, the transfer is terminated.
5. The first ECS address is computed, $(X+RA(ECS))$, and stored in X. This absolute address will be updated after each record.

RECORD SETUP

FIRST RECORD

ECS reads/writes eight 60-bit words at once. This single record is disassembled/assembled in ECS under control the lowest 3 bits of the ECS address (see Definition Of Word Count Bits on diagram). These bits specify where in the record the operation should start. ECS always continues from the starting point to the end of record. If only word three is required, then the record at that address sends five words starting at word three. However, the word count is one, and this is entered in the P register. The single word is accepted and the transfer concluded even though ECS sends the remaining four words.

First record proceeds as follows:

1. The first record may be a partial record. Therefore, the lower 3 bits of X (60-bit word count bits) are subtracted from 10_8 to give the number of words to be transferred in this record. This result is sent to K.

2. K is checked against B. If K-B is negative, more than one record is to be transferred. K is sent to P as this number of words is the first record. (If K-B is positive, then this becomes the last record and B is sent to P (see Last Record).
3. B is reduced by K words.
4. The ECS address, Store bit and Request bit are sent to the controller.
5. The ECS address is incremented by K. This means that the lower 3 bits of X are clear and that the following records must be complete ones.
6. The Accept is received from the controller. The coupler waits until this occurs.
7. The Central Memory address, $(A+RA(CM))$, is computed and stored in the A register. It is also sent to the Exchange Address Counter (EAK), where it is incremented by the P decremter Go pulses.
8. The P decremter is enabled and the data transfer is started.

SECOND RECORD

While the data is being transferred for the first record, the second Record Setup is starting the next ECS bank into its Read/Write cycle. The differences between the second record (or any intermediate record) and the first are:

1. Since they cannot be partial records, step 1 simply transfers 10_8 to K. Also the ECS address is incremented by 10_8 .
2. Since the Exchange Address counter holds the CM address, a new address is not sent to CPU as in 7.

LAST RECORD


Any record may become a last record if the K-B test is positive. If so, B is sent to P register. Since B may be 0-7, the record can be a partial record but only in that it is terminated early (when B is less than 7). Note that a Last Record is different only in that the parameters for the record following are not generated and that an End of Operation signal is sent to CPU.

DATA TRANSFERS


Note that data transfers must be continuous; that is, non-consecutive address are not possible in a block transfer. However, it is possible to reference a single word in ECS.

PPU INTERRUPT

Provision is made for a PPU to perform a read or write or an exchange jump during an ECS transfer. The PPU interrupt can occur only between ECS records and only one interrupt per record is allowed.




SEQUENCE OF OPERATIONS



BLOCK TRANSFERS

60 - BIT WORD COUNT BITS = 3
(BITS 0 - 2 OF X, IE ECS ADDR SPECIFIES STARTING POSITION)

SUM OF B + K (CONTENTS OF B REG) = 1. SPECIFIES HOW MANY WORDS TO BE TRANSFERRED



DEFINITION OF WORD COUNT BITS

CONTROL DATA	TITLE	PRODUCT
	SEQUENCE OF OPERATION	ECS COUPLER AND CEJ/MEJ
DEVELOPMENT DIVISION	SIZE	DRAWING NO.
	C	6024660C
	SHEET	PAGE
		4 3

TIMING CHAIN DESCRIPTION

Each FF in the timing chain is set for 100 nsec, but there is only a 50 nsec delay between the setting of consecutive FF's. The timing chain runs for 2.4 μ sec minimum and controls most of the Coupler's operations. T01 to T26 of the timing chain are used for Normal Transfer Setup, Flag Function and CEJ sequences. T27 to T42 of the timing chain are used for Normal Transfer completion, Next Record Setup sequence and PPU Break-in operations. Note that all adder results go unconditionally to N, which is cleared every 100 nsec.

TRANSFER SETUP

The Initiate, Read (or Write) FF's are set. Read/Write FF is set. Timing chain is started at T00.

T01	(NORMAL TRANSFER) Enable Pass on; Enable X0, B0, A0 to X, B and A registers.	T14	(NORMAL TRANSFER) Extend Sign.
T02	(NORMAL TRANSFER) Clear K register; force "0" into B.	T16	(NORMAL TRANSFER) Perform FL check, (FL (cm) (A + B), by sending N, (A + K) and FL (cm) to the adder; results to N. If FL error send error signal (T20).
T03	(NORMAL TRANSFER) Enter X0 in X via I1.	T18	(NORMAL TRANSFER) Send X and K to the adder, result to N. (FLAG FUNCTION) Send End of operation.
T05/T06	(NORMAL TRANSFER) Enter A0 and B0 into A and B via I1.	T20	(NORMAL TRANSFER) Send FL error signal if N register is negative (Bit 23 set).
T07	(NORMAL TRANSFER) Continue timing chain. (CEJ/MEJ) Enable END of operation. (FLAG FUNCTION) Clear Flag Function FF.	T21	(NORMAL TRANSFER) Clear K register.
T08	(NORMAL TRANSFER) Enable B (word count) to I3 and to the adder. (CEJ/MEJ) Enable Monitor address to the adder.	T22	(NORMAL TRANSFER) Perform FL check (FL (ECS) - (X + B) by sending X + B, and + FL (ECS) to adder; results to N register. If error send error signal at T25.
T09	(NORMAL TRANSFER) Continue timing chain. (FLAG FUNCTION) Enable Flag Function FF.	T23	(NORMAL TRANSFER) Set First FF.
T10	(NORMAL TRANSFER) Enter adder results in K. This is the transmission of B to K in preparation for FL checks. (CEJ/MEJ) Enable Monitor Flag; Exchange Go to CH 5 if CEJ.	T24	(NORMAL TRANSFER) Perform X + RA (ECS); result to N register.
T11	(NORMAL TRANSFER) Clear Word Count \leq 8 FF.	T25	(NORMAL TRANSFER) Send FL error signal, if N register is negative.
T12	(NORMAL TRANSFER) Send A via I3 and K to the adder. (FLAG FUNCTION) Enable address to ECS Controller for Flag Function.	T26	(NORMAL TRANSFER) For first record only, send X and RA (cm) to the adder. Enable E term.
T13	(NORMAL TRANSFER) Enable B to the adder. (CEJ/MEJ) Clear Block Flag Function FF.		

END OF TRANSFER SETUP


START RECORD SETUP

If this were an intermediate record, the Record Setup would begin for the next record, the Read 2 or Write 2 FF's would be cleared and the timing chain would not be restarted.


PPU BREAK IN


If a PPU interrupts between records the timing chain continues from T27 to T40. At T30 the address to controller X register is blocked and no Accept will be received at T41 to continue the timing chain.

- | | | | |
|-----|---|-----|---|
| T27 | (NORMAL TRANSFER) Set Clear K FF. | T35 | (Enter N into B register via I1. This is the result of K - B, complemented. If N is negative, B was larger than K and this is not last record, K is entered in P at T38. If N is positive, the Word Count \leq 8 FF is set and B is entered in P at T37. |
| T28 | (NORMAL TRANSFER) Set K = 10_8 ; mask all bits of I3 Fan-in (extend sign) except bits 0-2. Send K and N to the adder. X and N both contain the actual ECS address, from N we have: $7 \leftarrow 7x$ (note that the 7's are masks and the X is the complement of the 60 Bit Word Count); from K we have: $0 \leftarrow 010$ Results from the adder; $0 \leftarrow 0X + 1$ (end around carry) extend in K. Since the lower 3 bits of X may possibly be zero (partial record) the Coupler must determine what to enter in P. (First record only)
(PPU BREAK IN) PPU Break-in is the same as a Normal Operation except that set K = 10_8 is blocked by a cleared condition being held on the K Reg, K is held clear to avoid the loss of the word count for the interrupt record. | T36 | (NORMAL TRANSFER) Send A to the adder. N will send A to CM (T38) |
| | | T37 | (NORMAL TRANSFER) Send B to P if last record. Enable N to the VIA I1. |
| | | T38 | (NORMAL TRANSFER) Enter N in X. From I this is the result of the K and X addition at T34 and is the ECS address for the next record. Enable N to CM. Enable K to P. |
| | | T39 | (NORMAL TRANSFER) Start the delay chain if this is a read operation; this is to delay the start of the decremter long enough to get the data back from ECS. Clear ENABLE P FF. |
| T29 | (NORMAL TRANSFER) Clear K. Enter A (if this record is not the first) with A + 10_8 (see T42). If this is the first record, send N (cm address) to A (see T26) Send Addr. to controller (x Register)
(PPU BREAK-IN) Clear K. Enter A with A + 0. A is added to 0 on a PPU Break-in because set K = 10_8 was disabled at T28. A in this case holds the CM address for the interrupted record and must not be incremented by 10_8 . Addr. to controller (x Reg) is blocked, but Timing Chain continues | T41 | (NORMAL TRANSFER) An Accept from the Controller sets T41 FF and enables the P decremter. T41 clears Read Last Record FF and clears FIRST FF. If last record (Read Last Record FF is set) this FF blocks the timing chain and prevents the requesting of any further records.
(PPU BREAK-IN) The Accept from the controller to T41 is blocked at T30 when Address to Controller (X Reg) was disabled by the PPU Break-In. The timing chain hangs at T40 until a Read or Write Resume signal sets T42 FF. |
| T30 | (NORMAL TRANSFER) Enter adder results (T28) in K. This is the number of words to be transferred for this record.
(PPU BREAK IN) Enter adder results in K. This is the result of the A + 0 addition (T28). | T42 | (NORMAL TRANSFER) Set FF. Send A and K to the adder. This updates the CM address by 10_8 . This new address is entered in at T29. It is not sent to CM each record but is available if needed; that is, after a PPU interrupts the transfer. Enable No Interrupt FF to clear K. Enable Read Last Record FF. Set T27 FF which starts a new Record Setup sequence. Note that T27 FF is set 25 nsec after T42 and T28 FF is set 75 nsec after T42. Therefore, T42 at 75 is the same as T28 at T00. This overlap ensure that K = 10_8 and A are sent to the adder at the same time.
(PPU BREAK-IN) Set by Read or Write Resume signal. Send A and K to the adder. A is holding the CM address for the interrupted record and K is clear. Therefore we are adding A to 0 to re-establish the interrupt record. T27 FF is set and a new record sequence is set up. |
| T31 | (NORMAL TRANSFER) Enable B to the adder. This will initiate the check to determine if this is last record and if so, how many words will be transferred. This is done by subtracting the Word Count ($B_j + K$), now in B, from K (T32). | | |
| T32 | (NORMAL TRANSFER) B and K to adder; force "1" into bits 18-23 of adder input to make B negative. | | |
| T34 | (NORMAL TRANSFER) K and X to the adder. This is updating the ECS address by the number of 60 bit words for this record. Note that for the first pass this made any address have its lower 3 bits all zeros. There after, any record will start at word 0. If this is any record but the first, 10_8 is added to X and the ECS record address is incremented by 1. Also, if this is any record other than the first, 10_8 is added to X, and the ECS record address is incremented by 1. | | |




TYPICAL TE CARD LOGIC





NOTES:
 L04-15 AND L03-15 ARE NOT USED.
 ② TO UPPER 18 BITS OF II FI IE J30-7 TO K04-2
 J30-10 TO K04-1 ETC.
 ③ FOR THIS INPUT SEE P31 FOR REMAINDER OF
 MODULE.

N REG, II FAN IN FIRST FF



572651

A, B, X AND FLAG REGISTERS DESCRIPTION

A REGISTER

This is an 18-bit register which initially holds the contents of A_0 (relocation quantity for CM addresses). During Transfer Setup, RA(CM) is added to A and the result is entered in A and sent to the EAK. The initial CM address (page 11) A is updated every eighth word (once every record) by a count of 10; however, this updated address is entered in N and sent to CM T38 (P. 11) for each record.

B REGISTER

This 18-bit register holds the total number of words to be transferred. Initially, it has the contents of B_0 ($B_j + K$), but it is decremented by the number of words to be transferred in the next record. This is done during Record Setup. If it is the last record, the lower 3 bits of B are sent to the decremter. This condition is determined by N being positive; that is, K was greater or equal to B. B is not changed if this condition is met.

X REGISTER

This 24-bit register holds the ECS address. It is updated by 10_8 for each record request made to the ECS Controller. The initial contents of X is the relocation quantity X_0 . During transfer set up time RA(ECS) is added to X and the result entered in X. The address is sent to the controller at T34, but the updating for the address took place during the previous Record Setup time. This is done to ensure sufficient time for the Request to be processed by the Controller. Note that the Store Bit transmitter is on module K42 and is sent at the same time, (see page 27).

FLAG REGISTER

The Flag register is selected by executing an ECS Read or Write instruction with bit 23 set in both the ECS address (X0) and FLECS. No FL(ECS) checking is performed and RA(ECS) is not added to the ECS address (X0). The operation is the same for either ECS instruction and is not affected by the Fifty Percent Capacity Reduction.


The contents of X0 are sent to the controller as is any other ECS address. Since bit 23 is set, the controller recognizes this as a Flag register operation. It then translates bits 22 and 21 to see what function is to be performed.

The response to a Flag register Function is either an error exit or a normal exit from the ECS instruction. Receipt of either an Accept or an abort from the controller enables an End of Operation for a Flag Function (see P29).

For a Flag register operation the ECS address is considered to have three parts (Figure 3-2).



1. Function Code (N) is bits 21-23. Bit 23 is always set for a Flag register operation.
2. Bits 18-20 are not used.
3. The flag word is bits 0-17. These bits are compared with or entered into the Flag register depending on the function specified by N.



13 FAN IN DESCRIPTION



The 13 Fan In allows the X, B, A or N registers to enter the adder.

Note:

1. The lowest 3 bits of the fan in are gated by the timing chain only.
2. Bits 3 through 23 can be forced to ones by the extend sign (A term). This is done at T28 to extend the negative sign of the complement of the lower 3 bits of X register. This is done when N (holding the newly updated ECS address) and K are sent to the coupler is determining the number of words to be transferred on all records except last.
3. Bits 18 through 23 can be forced to ones by the extend sign (A term). This extends an 18-bit negative number to 23 bits. The sign is extended at T16 when (A+K) is in N and is to be subtracted from FL(CM) for Field Length checks. At the K-B test is performed with B being sent to the adder, and its sign is therefore extended.


I3 FAN IN
ALL OUTPUTS TO ADDER

I3 FAN IN
ALL OUTPUTS TO ADDER



BITS 15-17	UM	L14
BITS 12-14	UM	L13
BITS 9-11	UM	K14
BITS 6-8	UM	K13
BITS 3-5	UM	J14
BITS 0-2	UM	J13

NU	11	
N-bar	17	
B	24	BIT 0
B-bar	25	
A	5	
X	4	
NU	12	
N-bar	18	
B	26	
B-bar	27	BIT 1
A	3	
X	2	



NOTES
① X IS FORCED TO ZERO FOR THIS BIT

- GRD 10 → A EXTEND SIGN OF LOWER 3 BITS OF N
- J13 ONLY 20 → B ENABLE N
- 21 → C ENABLE B
- 28 → D ENABLE B-bar
- 8 → E ENABLE A
- 1 → F ENABLE X

CONTROL DATA CORPORATION DEVELOPMENT DIVISION	TITLE I3 FAN IN	PRODUCT ECS COUPLER AND CEJ/MEJ	
	# 6697	SIZE C 60246600	REV. Y
		SHEET	PAGE 4-15


R2, RA AND FL REGISTERS

R2 REGISTER

This is a 24-bit catching register. Its contents are directed to the RA or FL registers by the address tags. These tag bits are the Increment Unit to A bits which are not used during ECS instructions and are therefore assigned to directing the ECS and CM parameters.

MA, RA AND FL REGISTER


These hold MA, RA and FL quantities from the Exchange Jump package. Note that the lower 6 bits of the ECS registers do not exist.



#6698

CONTROL DATA CORPORATION	TITLE	PRODUCT
	DATA FLOW 2	ECS COUPLER AND CEJ/MEJ
DEVELOPMENT DIVISION	R2, FL AND RA REGS	SIZE DRAWING NO.
	I2 FAN-IN	C 60246600
		REV.
	SHEET	PAGE
		4 17

R2 → MA FANOUTS
(LOWER 6 BITS GO DIRECTLY TO MA)





INCREMENT TO
A TAG BITS
(SEE BELOW)
EXCH-GO, H18-14


BIT 0, F37-19

BIT 1, J36-16

BIT 2, G37-19



MA REG (SEE BELOW)



DATA FROM
BITS 36-59
OF READ
DISTRIBUTOR

NOTES:

① ENABLE R2 TO MA REGISTER
SEE ABOVE.

R2 REGISTER	
BITS 20-23	SB L42
BITS 16-19	SB L41
BITS 12-15	SB L40
BITS 8-11	SB K40
BITS 4-7	SB K39
BIT 0	SB K38



MONITOR ADDRESS REG	
BITS 10-17	WE G23
BITS 0-9	WE G22

FL(ECS) REG	
BITS 16-23	WE K19
BITS 6-15	WE J19

RA(ECS) REG	
BITS 16-23	WE K18
BITS 6-15	WE J18

FL(CM) REG	
BITS 10-17	WE K17
BITS 0-9	WE J17

RA(CM) REG	
BITS 10-17	WE K16
BITS 0-9	WE J16



CONTROL DATA CORPORATION
DEVELOPMENT DIVISION

TITLE
R2, FL(CM), FL(ECS), RA(CM)
AND RA(ECS) REGISTERS

PRODUCT
ECS COUPLER AND CEJ/MEJ

SIZE DRAWING NO
C 60246600

REV.
2

SHEET
PAGE
4 19


12 FAN IN AND K REGISTER DESCRIPTION

K REGISTER

This 18-bit register holds the word count for one record. It also can have bit 3 forced to a one, which is used to increment quantities by 10_8 . An exception occurs during PPU Break-in when K is held clear disabling the $K + 10_8$ addition. Its inputs on I2 are shared with RA(CM) register and they are controlled by the merge RA(CM) or K gates which allow one or the other to I2. The lower 3 bits of K are sent to the P register except on the last record, when B is sent to P.

I2 FAN IN

This fan in allows RA, FL and K to send operands to the adder or to the pass on network. The letter would be done only if an Exchange Jump occurred. Since the lower 6 bits of the ECS registers do not exist, their inputs on I2 are not used. Also, since RA(CM) and K are controlled by the merge gates, their gating term (A) on I2 is always a logical one output.



CONTROL DATA
CORPORATION
DEVELOPMENT
DIVISION

**I2 FAN-IN, MERGE RA (CM) REG,
K REG, & MONITOR ADDRESS**

EQUIPMENT
ECS COUPLER AND CE/JMEJ
SIZE DRAWING NO
C 60246800
SHEET 288
PAGE 4-21

K24
13


I3 FAN-IN
INVERTER
RANKS, P15

ADDER FEEDER REGISTER

GROUP 3, BITS 21-23	FA	L23
GROUP 2, BITS 18-20	FA	L22
GROUP 1, BITS 15-17	FA	K24
GROUP 0, BITS 12-14	FA	K23

GR 3 BORROW
GR 2 BORROW
GR 1 BORROW



GR 3 PASS
GR 2 PASS
GR 1 PASS



SECTION 1 BORROW
SECTION 0 I19-11
SECTION 0 PASS, I19-11
SECTION 0 BORROW, J25-8
GROUP 2 PASS
GROUP 1 PASS


ADDER RESULT NETWORK

GROUP 3, BITS 21-23	FE	L27
GROUP 2, BITS 18-20	FE	L26
GROUP 1, BITS 15-17	FE	K28
GROUP 0, BITS 12-14	FE	K27







- NOTES
- SINCE K IS AN 18-BIT REG, BITS 18-23 GO DIRECTLY TO N REG
 - PIN 13 NOT USED ON K24, L22, L23
PIN 8 NOT USED ON L23
 - THIS ADDER IS IDENTICAL TO THE LONG ADD UNIT IN THE 6600. SEE PUB. NO. 60224800
 - PIN 20 GROUNDED ON L23

I3 FAN IN
INVERTER
RANKS



ADDER FEEDER REGISTER

GROUP 3, BITS 9-11	FA	K22
GROUP 2, BITS 6-8	FA	J24
GROUP 1, BITS 3-5	FA	J23
GROUP 0, BITS 9-2	FA	J22




120 11

GRP 3
BORROW

GRP 2 BORROW	15
GRP 1 BORROW	16
GRP 3 PASS	4
GRP 2 PASS	3
GRP 1 PASS	1


A	4
B	3
C	1
D	2

GROUP 2 PASS
GROUP 1 PASS




ADDER RESULT NETWORK

GROUP 3, BITS 9-11	FE	K26
GROUP 2, BITS 6-8	FE	J28
GROUP 1, BITS 3-5	FE	J27
GROUP 0, BITS 0-2	FE	J26






6702



GROUP 2 PASS
GROUP 1 PASS



BIT 9-11	TQ	K29
BIT 0-4	TQ	J29



CONTROL DATA
CORPORATION
DEVELOPMENT
DIVISION

TITLE
ADDER: SECTION 0

PRODUCT ECS COUPLER AND CEJ/MEJ	
SIZE C	DRAWING NO. 60246600
SHEET	REV. E
PAGE	4-23

① PIN 13 IS NOT USED
ON J23, J24, K22.

J25









GROUP 3 BORROW INPUTS

GROUP 2 BORROW INPUTS

GROUP 1 BORROW INPUTS

GROUP 0
BORROW INPUTS

BIT 5



P DECREMETER AND REGISTER

The output of the decremter is one count less than the 3-bit quantity in the P register. When the clear/set input to P is strobed at T00, this reduced quantity is entered in P.

The lower 3 bits of K are entered in P unless it is the last record; then the lower 3 bits of B are entered in P.

The decremter runs only when the Enable P FF is set. On a write operation this is at T41 but on a Read operation there is a considerable delay before the data arrives, so the Read 2 FF is sent through a 300 nsec delay chain before setting the Enable P FF. Once this FF is set, the remainder of the coupler's logic can start the next Record Setup and the clock pulses decrement P and send the GO signal to the Exchange Address Counter. When P = 0 the Enable FF will be clear unless a new request has been sent; that is, it was not the last record. Note that the decremter logic is cyclic; it will decrement an all zero P register to all ones.

LAST RECORD CONTROL

WORD COUNT \leq FLIP FLOP


This is set if the N register is positive after the K-B check on the last record only. If set, B is sent to P; if clear, K is sent to P.

READ LAST RECORD FLIP FLOP

This set by the Word Count \leq 8 FF, Read 2 FF and T42 and blocks the reset Record Setup sequence from occurring.

INITIATE 1 FLIP FLOP

This is set from CPU when the instruction is translated. The Accept signal is returned immediately to CPU.



NOTES:
 (1) t00, M06-28
 (2) t60, G21-28


READ AND WRITE FF DESCRIPTIONS

Along with the Initiate 1 signal, CPU sets either the Write 1 or Read 1 FFs. The Read/Write FF is set by either one and the timing chain started. On a Read operation the decrementer is not enabled until $T39 + 400$ nsec to give the data time to reach the coupler. On a Write operation, the delay is not necessary.

When the last record reaches T42 and tries to restart at T27, the timing chain will be blocked. Either Write 2 or Read 2 must be set for it to continue.


W24-93-W21
5033-26
GO WRITE (ECS)
FROM CH 5

W24-92-W21
5033-26
GO READ (ECS)
FROM CH 5



THIS MODULE ALSO CARRIES
X REG (ECS ADDRESS) TO CONTR.
INPUT TO PIN 14 IS SHOWN
ON P12

READ DELAY CHAIN



CONTROL DATA CORPORATION DEVELOPMENT DIVISION	TITLE	PRODUCT
	READ AND WRITE FFS	ECS COUPLER AND CEJ/MEJ
	SIZE	DRAWING NO.
	C	60246600
SHEET	PAGE	REV
	4-27	Y


ERROR AND TERMINATION CONDITIONS

End of Operation signal is sent if the decrementer reaches 0 and this is the last record, or if a Field Length error occurs.





A Field Length error signal is sent after checking $FL(CM)-(A+B)$ and $FL(ECS)-(X+B)$ and getting a negative result. This is the only error condition that the coupler checks or acts upon.

Error Exit Mode signal is sent on any Field Length error, Abort or Parity error. Note that CPU cannot distinguish between a Parity Error and an Abort.

On a Read operation, an Abort is used in place of the Accept to keep the timing chain running. This allows the programmer to transfer all zeroes to CM if he wishes. On a Write operation CPU discontinues the transfer. On a Parity Error, the coupler relays the signal as an Error Exit Mode. Neither Abort nor Parity Error cause an End of Operation signal.



- NOTES:
 ① RESULT OF FL (CM)-(A+B) IS IN N REG AT T20.
 RESULT OF FL (ECS)-(X+B) IS IN N REG AT T25
 ② THIS MODULE IS ALSO SHOWN ON P.25 AS GO EACH WORD TO CM.




① N = NEGATIVE (BIT 23 OF N REG = "1")
 L29-26

CONTROL DATA
 CORPORATION
 DEVELOPMENT DIVISION

TAR 039764
 TITLE
END OF OPERATION, ABORT, PARITY ERROR, FIELD LENGTH ERROR, MASTER CLEAR

PRODUCT
 ECS COUPLER AND CEJ/MEJ
 SIZE DRAWING NO.
 C 60246600 R.V.
 Y
 SHEET
 293 PAGE
 4-29



PPU BREAK IN


A PPU may interrupt any record except the first and last record. To enable a PPU Break in these conditions must exist:

First FF is clear.

Enable P FF is set.

Clear K FF is clear.

At T30 a PPU Break in disables the Address to Controller for the interrupted record, but allows the timing chain for that record to continue to T40. At T40 the timing chain stops because an Accept from the Controller was not received. During a PPU Break in K is held clear to disable the $K + 10_g$ addition which increments the word count of the interrupted record. The incremented word count would be used for the next record on a Normal Transfer; however, during a PPU Breakin, with K being held clear, 0 is added to K to maintain the word count of the interrupted record. At the end of a PPU Break in a Read or Write Resume signal sets T42 FF, repeating the Record Setup for the interrupted record and resets the First FF.



CONTROL DATA
CORPORATION
DEVELOPMENT
DIVISION


PERIPHERAL OR CM OR CEJ/MEJ
ADDRESS TO CP CONTROL

EQUIPMENT
ECS COUPLER AND CEJ/MEJ
SIZE | DRAWING NO. | REV. |
C | 60246600 | J |
SHEET | PAGE |
4-31

PASS-ON NETWORK DESCRIPTION

The data path from the Controller to CM has provision for the contents of the Coupler's registers to be restored into memory. This logic is the OR gate marked on the block diagram and provides a restore path for RA(ECS) and FL(ECS) if an Exchange Jump is executed. RA(CM) and FL(CM) are restored from the CPU. As long as the coupler is involved in a data transfer, the data path from the Controller to the Write Distributor (Chassis 2) is enabled. This is done by the Initiate 2 FF, which is cleared only on an End of Operation condition.

The address tags from the stunt box are translated for an Exchange Jump and enable RA(ECS) and FL(ECS) to be stored in Exchange Jump packet. (Note that bit 1 of these tags is also used; see I2 fan in, page 21.) It is not necessary to restore the CM parameters, as these are also held on the CPU and restored from there.



CEJ/MEJ

Standard Option 10104 (CEJ/MEJ) makes PPU exchange jumps (MDJ) conditional and allows one of two starting addresses for Central Processor exchange jumps (CEJ). The condition determining the execution of a CEJ or MEJ instruction is the status of the Monitor Flag (See Table 1).

TABLE 1. EXCHANGE INSTRUCTION DIFFERENCES

INSTRUCTION	CONDITIONAL/ UNCONDITIONAL	OPERATIONAL Effect on Monitor Flag Bit	DIFFERENCES Location of Starting Address for Exchange
261 (Peripheral Processor Monitor Exchange Jump)	Conditional (occurs only if monitor flag is clear; passes is flag is set)	Sets Flag	Peripheral Processor A register.
013 (Central Exchange Jump) with monitor flag bit set.	Unconditional	Sets Flag	Central Processor Monitor Address Register
013 (Central Exchange Jump) with monitor flag bit set.	Unconditional	Clears Flag	Address formed by $K + (B_j)$

CONDITIONS AFFECTING MONITOR FLAG

Monitor Flag set by: Monitor Control FF set - T85
 cleared by: Monitor Control FF clear - T85


Monitor Control FF set by: Monitor Flag Clear - $(T_{10} - CEJ 2) + (MEJ)$
 cleared by: Monitor Flag set - $(MC) + (T_{10} - CEJ 2)$
 (Note that MEJ cannot clear Monitor Flag)

CEJ INSTRUCTION SEQUENCE

- 1) A CEJ instruction is issued from Chassis 5.
- 2) $B_j + K$ computed by Incremented 1, results are sent to Coupler's B register (enter B, T05, P, 5)
- 3) Select starting address, (MA) or (B) depending on the status of the Monitor Flag. (See Table 1).
- 4) Send starting address at T08 (P, 5) via adder to N and then to chassis 5.

MEJ INSTRUCTION SEQUENCE

- 1) If the Monitor Flag is clear enable (MA) at T08 (P, 5) via adder to N and than to chassis 5.
- 2) If the Monitor Flag is set, MEJ passes.



NOTES:
 ① CLEAR FLAG FCN FF, 636-22, P12

CONTROL DATA
 CORPORATION
 DEVELOPMENT
 DIVISION

TITLE
 CENTRAL / MONITOR EXCHANGE
 JUMP
 EXCHANGE RESUME

PRODUCT		ECS COUPLER AND CEJ/MEJ	
SIZE	DRAWING NO	REV	
C	60246600	Y	
SHEET	296	PAGE	4-35

8

7

6

5

4

3


2

1

REVISION RECORD				
REV	ECC	DESCRIPTION	DRAFT	DATE

D
C
B
A

D
C
B
A



- NOTES
- 1. ALL LOCATIONS ON CHASSIS 5.
 - 2. ((ISSUE)SKIP T) = (50 + 51 + 52 + 60 + 61 + 62 + 70 + 71 + 72).
 - 3. TO SCOREBOARD ISSUE FANOUT, F34-18, P.21, C.P. RESULT REG RESERVED.
 - 4. SKIP T
 - 5. IF ECS IS INSTALLED F21-21 GOES TO D22-14 AND F21-10 GOES TO D23-14
 - 6. W/O CEJ/MEJ (ST OPT. 10104-C/D) F21-8 COMES FROM D23-5 AND F21-13 COMES FROM D22-5.

CONTROL DATA CORPORATION ARDEN HILLS OPERATIONS	CHASSIS 5, CONTROL 1	CODE IDENT	DWG NO	REV
		34010	D 60246600	W
		SHEET	1 37	

8

7

6


5

4

3

2

1




- NOTES:**
- 1. ALL LOCATIONS ON CHASSIS 5.
 - ② ECS READ+WRITE.
 - ③ ADV ETK + GO BRANCH.
 - ④ ALSO SHOWN ON P.37.
 - ⑤ SEE FUNCTIONAL UNIT DRAWING ON P.9 FOR DETAIL.
 - ⑥ CLEAR ECS INSTRUCTION TRANSLATION F21-17, P.37.

CONTROL DATA CORPORATION		EQUIPMENT ECS COUPLER/CEJ/MEJ	
DEVELOPMENT DIVISION		CHASSIS 5, CONTROL 2	
SIZE C 60246600	DRAWING NO C 60246600	REV Y	SHEET 4 39

6600 ECS TIMING

Duration (NSEC)	Assuming no PPU Conflicts:	Duration (NSEC)	Assuming no Controller Channel or Bank Conflicts:
400	(Read/Write) From Issue setting ECS Read until accept is received at Chassis 5.	400	(Read/Write) From Sending Request to ECS until an ECS Accept is received at the Coupler.
500	(Read/Write) From Accept received at Chassis 5 until Go Read is received at the Coupler.	2100	(Read only) From ECS Accept received at the Coupler until an End of Operation is received at Chassis 5 (+100 nsec for each word).
1600	(Read/Write) From Go Read received at Coupler until Request is sent to ECS.	180	(Write only) From ECS Accept received at Coupler until End of Operation is received at Chassis 5 (+100 nsec for each word)
	100	(Read/Write) From End of Operation received at Chassis 5 until ECS Proceed.	
	300	(Read/Write) From ECS Proceed until SCBD issue for next instruction.	



CONTROL DATA
CORPORATION
DEVELOPMENT
DIVISION

TIMING DIAGRAM


EQUIPMENT	
6600-D ECS	
SIZE	REV
C 60246600	C
SHEET	PAGE
	4 - 41

PART 5


POWER WIRING


PART 5
POWER WIRING
CONTENTS

Page	
5-1	Typical Power Supply Configurations
5-2	Typical Memory Module Power and Control Wiring
5-3	Power Wiring, Maintenance Panel, Bay 1
5-5	Power Wiring, Maintenance Panel, Bays 2, 3, 4
5-7	Power Wiring, Condenser Unit and Cabinet
5-9	Power Wiring, Chassis 1
5-13	Power Wiring, Even Logic Chassis
5-13	Power Wiring, Odd Logic Chassis
5-15	Power Wiring, Even Memory Chassis
5-17	Power Wiring, Odd Memory Chassis
5-19	Electrical Interference Grounding



TYPICAL 6 OR 15 VOLT
POWER SUPPLY






CONTROL DATA
CORPORATION
DEVELOPMENT DIVISION

CENTRAL COMPUTER
POWER WIRING
COMPUTER MAINTENANCE
PANEL, BAY 1

EQUIPMENT	
6613-D / 6614-D	
SIZE	DRAWING NO
C	60246600
SHEET	PAGE
	5-3



TO J1 COMPUTER MONITOR PANEL
SEE 6600 SITE PREPARATION AND INSTALLATION MANUAL
PUB. NO. 60276600

208V, 400Hz
3Ø FROM MOTOR GENERATOR
THRU A3TB1

E14
E15
FRAME GROUND

J1 A B C J K P R
Ø1 Ø2 Ø3
400Hz THERMOSTAT (HIGH TEMP.)
TO +6V BUS R GRD

J2 A B C J K P R
TO W38, CHASSIS 2, 6, 10, OR 14


J3 A B C J K P R
TO W38, CHASSIS 3, 7, 11 OR 15

J4 A B C J K P R
TO W38, CHASSIS 8, 12, OR 16


NOTE:
1. PINS D, E AND F ARE SPARE WIRES FOR J1, THRU J4.

CHASSIS POWER AND CONTROL TO W38 CHASSIS 5, 9, OR 13


CONTROL DATA CORPORATION DEVELOPMENT DIVISION	TITLE CENTRAL COMPUTER POWER WIRING COMPUTER MAINTENANCE PANEL, BAYS 2,3 AND 4	PRODUCT 6613-D, 6614-D
	SIZE C	DRAWING NO. 60246600
	REVISION 276	PAGE 5-5



CONTROL DATA CORPORATION DEVELOPMENT DIVISION	TITLE		PRODUCT	
	CONDENSER UNIT & CABINET POWER WIRING		6613-D, 6614D	
	SIZE	DRAWING NO.	REV.	
	C	60246600	4	
SHEET	277	PAGE	5-7	




6	CR38	TOI-1	45
7	CR39	TOI-1	46
8	CR40	TOI-2	47
9	CR41	TOI-3	48
10	CR42	BUS BAR K	49
11	CR43	CR37	44
6	CR44	TOI-1	51
7	CR45	TOI-2	52
8	CR46	TOI-3	53
9	CR47	BUS BAR M	54
10	CR48	CR43	55
11	CR49	CR43	56
6	CR50	TOI-1	57
7	CR51	TOI-2	58
8	CR52	TOI-3	59
9	CR53	BUS BAR N	60
10	CR54	CR49	61
11	CR55	CR55	62
6	CR56	TOI-1	63
7	CR57	TOI-2	64
8	CR58	TOI-3	65
9	CR59	BUS BAR P	66
10	CR60	CR55	67
11	CR61	CR55	68
6	CR62	TOI-1	69
7	CR63	TOI-2	70
8	CR64	TOI-3	71
9	CR65	BUS BAR Q	72
10	CR66	CR61	73
11	CR67	CR67	74
6	CR68	TOI-1	75
7	CR69	TOI-2	76
8	CR70	TOI-3	77
9	CR71	BUS BAR R	78
10	CR72	CR67	79
11	CR73	CR67	80



NOTES:
 1. FOR POSITIONS S1 THRU S5 AND S6 THRU S10 USE THE APPLICABLE CIRCUIT BREAKER ASSEMBLY CALLED OUT IN THE CIRCUIT BREAKER ASSEMBLY WIRE LIST 18288500 AND WIRING DIAGRAM 18288600.
 2. TRANSFORMER T6 IS 1811900 (HSV). TRANSFORMER TO1 THRU TO5 AND TO7 THRU T12 ARE 9701000 (HSV).
 3. REFERENCE DOCUMENTS:
 A. 18288900 - WIRE LIST
 B. 8044900, 8018300 - ELECTRICAL SCHEMATIC
 C. MECHANICAL ASSEMBLIES:
 SYSTEM CHASSIS NO. DRAWING NO.
 6414/6415/6416 18312400
 6613/6614 18346200

PERIPH & CONTROL PROCESSOR 6613-D, 6614-D
 POWER WIRING DIAGRAM 60246600 A
 CHASSIS 1 5-9




NOTE

1. REFERENCE DOCUMENTS:	C. MECHANICAL ASSEMBLIES:		
A. WIRE LIST - 18289200	SYSTEM	CHASSIS NO.	DRAWING NO.
B. ELECTRICAL SCHEMATIC - 6044100, 6019300	6414/6415	2	18312300
2. AS SHOWN THIS DIAGRAM INDICATES A FULL CHASSIS.	6414/6415	8	18320700
FOR CERTAIN APPLICATIONS THE BUGGE CONNECTORS	6416	2	18320800
IN ROWS G, H, I, J, K, L, M, N, O, P, Q, & R, IN DIFFERENT	6613/6614	2	18344400
COMBINATIONS, ARE NOT USED. THE RED AND BLACK	6613/6614	6	18347200
POWER JUMPERS AND THE CAPACITORS ATTACHED	6613/6614	8	18347600
TO THESE ROWS ARE NOT NEEDED UNDER THESE	6613/6614	12	18348200
APPLICATIONS.			

POWER WIRING DIAGRAM
EVEN LOGIC CHASSIS

6613-D, 6614-D

60246600 A



NOTE:


I. REFERENCE DRAWINGS:
 A. WIRE LIST - 18289100
 B. ELECTRICAL SCHEMATIC - 60146100, 60193000
 C. MECHANICAL ASSEMBLIES:

SYSTEM	CHASSIS NO.	DRAWING NO.
6613	5	18347000
6613/6614	7	18347400
6614	5	18350000

POWER WIRING DIAGRAM
ODD LOGIC CHASSIS

6613-D, 6614-D

60246600 A



NOTES:


- FOR POSITION S1 THRU S5, S6 THRU S10, S11 THRU S15, AND S16 THRU S20 USE THE APPLICABLE CIRCUIT BREAKER ASSEMBLY CALLED OUT IN THE CIRCUIT BREAKER ASSEMBLY WIRE LIST 18289500 AND THE WIRING DIAGRAM 18288600.
- TRANSFORMER T01 AND T07 ARE 18119900 (+5V)
TRANSFORMER T02 THRU T06 AND T08 THRU T12 ARE 97010100 (+6V)
- REFERENCE DOCUMENTS:
A18289500 - WIRELIST
B60146100, 6019300 - ELECTRICAL SCHEMATIC
- AS SHOWN THIS DIAGRAM INDICATES A FULL CHASSIS. FOR CERTAIN APPLICATIONS THE BUGGIE CONNECTORS IN ROWS J, K, & L ARE NOT USED. THE RED AND BLACK POWER JUMPERS AND THE CAPACITORS ATTACHED TO THESE ROWS ARE NOT NEEDED UNDER THESE APPLICATIONS.

MECHANICAL SYSTEM	ASSEMBLY CHASSIS NO.	DRAWING NO.
6414/6415	4	18321000
6613	4	18346800
6613	10	18348000
6613	14	18348600
6613	16	18349000
6614	4	18349400
6614	10	18349800

POWER WIRING DIAGRAM
EVEN MEMORY CHASSIS

6613-D, 6614-D

60246600 A



NOTES:

- FOR POSITIONS S1 THRU S5, S6 THRU S10, S11 THRU S15, S16 THRU S20 USE THE APPLICABLE CIRCUIT BREAKER ASSEMBLY CALLED OUT IN THE CIRCUIT BREAKER ASSEMBLY WIRE LIST 18288500 AND WIRE DIAGRAM 18288600.
- TRANSFORMERS TO6 AND T12 ARE 1819900 (+15V)
TRANSFORMERS TO1, TO5 AND TO7-T11 ARE 97010100 (+6V)
- REFERENCE DOCUMENTS
A WIRE LIST-18288900
B ELECTRICAL SCHEMATIC-60146100, 60193500
- AS SHOWN THIS DIAGRAM INDICATES A FULL CHASSIS. FOR CERTAIN APPLICATIONS THE BUGGIE CONNECTORS IN ROWS J, K, S & L ARE NOT USED. THE RED AND BLACK POWER JUMPERS AND THE CAPACITORS ATTACHED TO THESE ROWS ARE NOT NEEDED UNDER THESE APPLICATIONS.

C. MECHANICAL ASSEMBLIES:

SYSTEM	CHASSIS NO.	DRAWING NO.
6414/6415	3	18320900
6414	5	18321100
6414	7	18321100
6416	3	18321200
6613	5	18346800
6613	15	18346800
6614	3	18349200

POWER WIRING DIAGRAM
GDD MEMORY CHASSIS

6613-D, 6614-D
60246600 A
5-17




Figure 5-1. Electrical Interference Grounding; Cabinet and Chassis.




Figure 5-2. Electrical Interference Grounding; Dead Start Panel.




Figure 5-3. Electrical Interference Grounding, Maintenance Panel.




Figure 5-4. Electrical Interference Grounding; Cabinet Doors.

COMMENT SHEET

MANUAL TITLE CDC 6613-D, 6614-D Memory Clock ECS Coupler

Hardware Maintenance Manual

PUBLICATION NO. 60246600 REVISION Y

FROM: NAME: _____

BUSINESS ADDRESS: _____

CUT ALONG LINE

PRINTED IN U.S.A.

A3419 REV. 7/75

NO POSTAGE STAMP NECESSARY IF MAILED IN U. S. A.

FOLD ON DOTTED LINES AND STAPLE

STAPLE

STAPLE

FOLD

FOLD

FIRST CLASS
PERMIT NO. 8441

MINNEAPOLIS, MINN.

BUSINESS REPLY MAIL

NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A.

POSTAGE WILL BE PAID BY
CONTROL DATA CORPORATION
Publications and Graphics Division
ARH219
4201 North Lexington Avenue
Saint Paul, Minnesota 55112



CUT ALONG LINE

FOLD

FOLD

CORPORATE HEADQUARTERS, P.O. BOX 0, MINNEAPOLIS, MINN. 55440
SALES OFFICES AND SERVICE CENTERS IN MAJOR CITIES THROUGHOUT THE WORLD

LITHO IN U.S.A.



CONTROL DATA CORPORATION