LIMITED DISTRIBUTION MANUAL

This manual is for customers who receive preliminary versions of this product. It may contain material subject to change.
BiiN™ MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MANUAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

BiiN™ assumes no responsibility for any errors that may appear in this document. BiiN™ makes no commitment to update nor to keep current the information contained in this document.

No part of this document may be copied or reproduced in any form or by any means without written consent of BiiN™.

BiiN™ retains the right to make changes to these specifications at any time, without notice.

The following are trademarks of BiiN™: BiiN, BiiN/OS, BiiN/UX, BiiN Series 20, BiiN Series 40, BiiN Series 60, BiiN Series 80.

Apple, Macintosh, and MacTerminal are trademarks of Apple Computer, Inc. UNIX is a trademark of AT&T Bell Laboratories. Torx is a trademark of Camcar Screw and Mfg. Ada is a certification mark of the Department of Defense, Ada Joint Program Office. DEC, VT102, and VAX are trademarks of Digital Equipment Corporation. Smartmodem is a trademark of Hayes Corporation. IBM is a trademark of International Business Machines, Inc. MULTIBUS is a registered trademark of Intel Corporation. Microsoft is a registered trademark of Microsoft Corporation. Mirror is a registered trademark of SoftKlone Distributing Corporation. WYSE is a registered trademark of Wyse Technology. WY-60 and WY-30 are trademarks of Wyse Technology.

Additional copies of this or any other BiiN™ manuals are available from:

BiiN™ Corporate Literature Dept.
2111 NE 25th Ave.
Hillsboro, OR 97124
Chapter 1. Guide to This Manual

1.1 Manual Structure .................................................. 1-1
1.2 Chapter Overview .............................................. 1-1
1.3 Notation and Terminology .................................... 1-2
  1.3.1 Reserved and Reserved ..................................... 1-2
  1.3.2 Set and Clear ............................................. 1-3

Chapter 2. Architecture Overview

2.1 General Comments .............................................. 2-1
2.2 High Performance Program Execution .......................... 2-2
  2.2.1 Large Register File ....................................... 2-2
  2.2.2 On-Chip Caching of Code and Data ....................... 2-2
  2.2.3 Overlapped Instruction Execution......................... 2-2
  2.2.4 Single-Clock Instructions ................................. 2-3
  2.2.5 Efficient Interrupt Model ................................ 2-3
2.3 Simplified Programming Environment ......................... 2-3
  2.3.1 Highly Efficient Procedure Call Mechanism ............... 2-4
  2.3.2 Versatile Instruction Set and Addressing ............... 2-4
  2.3.3 Extensive Fault Handling Capability ..................... 2-4
  2.3.4 Debugging and Monitoring ............................... 2-4
2.4 System-Support Extensions ................................... 2-4
  2.4.1 On-Chip Floating Point .................................. 2-4
  2.4.2 String and Decimal Operations ........................... 2-5
  2.4.3 Virtual Memory Support .................................. 2-5
  2.4.4 Multitasking ............................................ 2-5
  2.4.5 Multiprocessing ......................................... 2-6
  2.4.6 Fault Tolerance ........................................ 2-6
  2.4.7 Support for Reliable and Secure System Software ....... 2-7
2.5 Addressing and Protection .................................... 2-7
  2.5.1 How are Objects Referenced? ............................ 2-7
  2.5.2 Address Spaces Within a Program ....................... 2-8
  2.5.3 Three-Fold Protection .................................... 2-10

Chapter 3. Data Types and Addressing Modes

3.1 Data Types ...................................................... 3-1
  3.1.1 Integers ................................................ 3-1
  3.1.2 Ordinals ................................................. 3-2
Chapter 4. Instruction Set Summary

4.1 Instruction Groups .................................................. 4-1
4.2 Data Movement ....................................................... 4-1
  4.2.1 Load ............................................................... 4-2
    4.2.1.1 Load (Linear) ............................................. 4-2
    4.2.1.2 Load Virtual ............................................. 4-2
    4.2.1.3 Load Mixed .............................................. 4-3
    4.2.1.4 Load Virtual Mixed .................................... 4-3
  4.2.2 Store ............................................................. 4-3
    4.2.2.1 Store (linear) ............................................ 4-3
    4.2.2.2 Store Virtual ............................................ 4-3
    4.2.2.3 Store Mixed ............................................. 4-4
    4.2.2.4 Store Virtual Mixed ................................... 4-4
  4.2.3 Move ............................................................. 4-4
  4.2.4 Address Computation ......................................... 4-4
4.3 Arithmetic ........................................................... 4-5
  4.3.1 Add, Subtract, Multiply, and Divide ......................... 4-6
  4.3.2 Extended Arithmetic ......................................... 4-6
  4.3.3 Remainder and Modulo ....................................... 4-6
  4.3.4 Shift and Rotate ............................................. 4-6
4.4 Decimal ............................................................... 4-7
4.5 Logical ............................................................... 4-7
4.6 Bit and Bit Field .................................................. 4-8
  4.6.1 Bit Operations ................................................ 4-8
  4.6.2 Bit Field Operations ........................................ 4-8
4.7 Comparison .......................................................... 4-8
  4.7.1 Compare and Conditional Compare ........................... 4-8
  4.7.2 Compare and Increment or Decrement ....................... 4-9
  4.7.3 Compare Mixed ............................................... 4-9
4.8 String ............................................................... 4-9
4.9 Conversion .......................................................... 4-10
4.10 Branch .............................................................. 4-10
  4.10.1 Unconditional Branch ...................................... 4-10
  4.10.2 Conditional Branch ...................................... 4-11
  4.10.3 Compare and Branch ....................................... 4-11
  4.10.4 Conditional Faults ........................................ 4-12
  4.10.5 Conditional Tests ......................................... 4-12
4.11 Call and Return .................................................... 4-12
4.12 Execution Environment Management ............................. 4-13
Chapter 5. Floating-Point Operation

| 5.1 Introducing the Floating-Point Architecture | 5-1 |
| 5.2 Real Numbers and Floating-Point Format | 5-1 |
| 5.2.1 Real Number System | 5-2 |
| 5.2.2 Floating-Point Format | 5-3 |
| 5.2.2.1 Normalized Numbers | 5-3 |
| 5.2.2.2 Biased Exponent | 5-3 |
| 5.2.3 Real Number and Non-Number Encodings | 5-4 |
| 5.2.3.1 Signed Zeros | 5-4 |
| 5.2.3.2 Signed, Nonzero, Finite Values | 5-4 |
| 5.2.3.3 Denormalized Numbers | 5-4 |
| 5.2.4 Signed Infinities | 5-6 |
| 5.2.5 NaNs | 5-6 |
| 5.3 Real Data Types | 5-6 |
| 5.4 Execution Environment for Floating-Point Operations | 5-9 |
| 5.4.1 Registers | 5-9 |
| 5.4.2 Loading and Storing Floating-Point Values | 5-10 |
| 5.4.3 Moving Floating-Point Values | 5-11 |
| 5.4.4 Arithmetic Controls | 5-11 |
| 5.4.5 Normalizing Mode | 5-12 |
| 5.4.6 Rounding Control | 5-13 |
| 5.4.7 Rounding Precision | 5-14 |
| 5.5 Instruction Format | 5-14 |
| 5.6 Instruction Operands | 5-14 |
| 5.7 Mixed-Precision Arithmetic | 5-15 |
| 5.8 Summary of Floating-Point Instructions | 5-15 |
| 5.8.1 Data Movement | 5-16 |
| 5.8.2 Data Type Conversion | 5-16 |
| 5.8.3 Basic Arithmetic | 5-17 |
| 5.8.4 Comparison, Branching, and Classification | 5-17 |
| 5.8.5 Trigonometric | 5-18 |
| 5.8.6 Pi | 5-18 |
| 5.8.7 Logarithmic, Exponential, and Scale | 5-19 |
| 5.8.8 Arithmetic Versus Nonarithmetic Instructions | 5-20 |
| 5.9 Operations on NaNs | 5-20 |
| 5.10 Exceptions and Fault Handling | 5-21 |
| 5.10.1 Fault Handler | 5-22 |
| 5.10.2 Floating Reserved-Encoding Exception | 5-22 |
| 5.10.3 Floating Invalid-Operation Exception | 5-22 |
| 5.10.4 Floating Zero-Divide Exception | 5-23 |
Chapter 6. Execution Environment

6.1 Overview of the Execution Environment ........................................ 6-1
6.2 Register Model .............................................................................. 6-2
  6.2.1 Global Registers .................................................................... 6-2
  6.2.2 Floating Point Registers ....................................................... 6-2
  6.2.3 Local (or Frame) Registers ................................................... 6-2
  6.2.4 Register Alignment for Multiple Word Operands ....................... 6-3
6.3 Instruction Pointer ........................................................................ 6-3
6.4 Arithmetic Controls ....................................................................... 6-3
6.5 Stack Frame .................................................................................. 6-5
6.6 Linear Address Space .................................................................... 6-7
  6.6.1 Region Objects ..................................................................... 6-8
  6.6.2 Instruction Protection ............................................................ 6-8
  6.6.3 Instruction Caching ............................................................... 6-8
6.7 Local Procedure Mechanism .......................................................... 6-8
6.8 Instructions .................................................................................. 6-10
  6.8.1 Local Call and Return ........................................................... 6-10
  6.8.2 Miscellaneous Instructions .................................................... 6-10

Chapter 7. Protection Model

7.1 Introduction .................................................................................. 7-1
7.2 Supervisor Protection Model .......................................................... 7-1
7.3 Subsystem Based Protection ................................................................ 7-2
  7.3.1 Target Address Spaces ......................................................... 7-3
  7.3.2 Subsystem ID and Subsystem Table ....................................... 7-4
  7.3.3 Control Stack ....................................................................... 7-4
  7.3.4 Extended Subsystem Environment ....................................... 7-5
  7.3.5 Interrupt Environment .......................................................... 7-5
7.4 Domain Objects ............................................................................ 7-5
7.5 Environment Table Object ............................................................. 7-7
  7.5.1 Subsystem Table ................................................................... 7-8
  7.5.2 Subsystem ID to Subsystem Entry Mapping ............................. 7-9
  7.5.3 Subsystem Entries ................................................................ 7-9
  7.5.4 Control Stack ...................................................................... 7-10
  7.5.5 Control Stack Entries ............................................................ 7-10
7.6 Domain CALL/RETURN ................................................................. 7-11
Chapter 8. Object Addressing

8.1 Address Spaces .............................................. 8-1
  8.1.1 Physical Address Space .......................... 8-1
  8.1.2 Virtual Address Space ......................... 8-1
  8.1.3 Instantaneous Address Space .................... 8-2
8.2 Objects and Object Addressing ....................... 8-2
  8.2.1 Access Descriptors and their Rights .......... 8-2
  8.2.2 AD to Object Mapping ........................... 8-3
  8.2.3 Storage Blocks and Pages ....................... 8-3
  8.2.4 Tagging ............................................ 8-4
  8.2.5 Typed Objects ................................... 8-4
  8.2.6 Object Offset ................................... 8-4
  8.2.7 Object Size ..................................... 8-4
8.3 Object Representation .................................. 8-5
  8.3.1 Simple Objects .................................. 8-5
  8.3.2 Paged Objects .................................. 8-5
  8.3.3 Bipaged Objects ................................ 8-6
8.4 Object Lifetime .......................................... 8-6
  8.4.1 Local Bits ....................................... 8-7
  8.4.2 Lifetime Checking ................................ 8-7
8.5 Garbage Collection ........................................ 8-7
8.6 Mapping Tables .......................................... 8-8
  8.6.1 Object Table Objects ............................ 8-8
    8.6.1.1 Predefined Object Indices ................... 8-8
  8.6.2 Page Tables or Page Table Directories ....... 8-8
  8.6.3 Gray Table Area ................................ 8-9
8.7 Descriptor Formats ...................................... 8-9
  8.7.1 Data Words ....................................... 8-9
  8.7.2 Access Descriptors ............................... 8-10
  8.7.3 Mixed Words ..................................... 8-10
  8.7.4 Virtual Addresses ................................. 8-11
8.7.5 Object Table Entries ............................... 8-11
  8.7.5.1 Storage Descriptors ......................... 8-11
  8.7.5.2 Access Status ................................ 8-13
  8.7.5.3 Embedded Descriptors (Semaphores) ......... 8-13
  8.7.5.4 Invalid Object Table Entry .................. 8-14
  8.7.6 Page Table Entries ............................... 8-15
8.8 Instructions .............................................. 8-16
  8.8.1 Access Descriptor Manipulation ............... 8-16
  8.8.2 Object Reference Testing ....................... 8-17
  8.8.3 Access Descriptor Creation ..................... 8-17
  8.8.4 Object Addressing Instructions ............... 8-17
8.9 Object Characteristics ................................. 8-17
  8.9.1 Frozen ........................................... 8-17
8.10 Virtual Address Translation ......................... 8-18
  8.10.1 Object Offset Translation ..................... 8-18
  8.10.2 Caching of Address Translation Information ... 8-20
  8.10.3 Spanning Page Boundaries ....................... 8-20
Chapter 11. Debugging and Tracing Support

11.1 Overview of the Trace-Control Facilities .................................................. 11-1
11.2 Required Software Support for Tracing ..................................................... 11-1
11.3 Trace Controls ......................................................................................... 11-1
    11.3.1 Trace-Controls Word ........................................................................ 11-2
    11.3.2 Trace-Enable and Trace-Fault-Pending Flags ................................. 11-3
    11.3.3 Trace Control on Subsystem and Supervisor Calls ........................... 11-3
11.4 Trace Modes ............................................................................................ 11-3
    11.4.1 Instruction Trace ............................................................................. 11-4
    11.4.2 Branch Trace .................................................................................. 11-4
    11.4.3 Call Trace ...................................................................................... 11-4
    11.4.4 Return Trace .................................................................................. 11-4
    11.4.5 Prereturn Trace ............................................................................ 11-4
    11.4.6 Subsystem/Supervisor Trace ............................................................ 11-4
    11.4.7 Breakpoint Trace ............................................................................ 11-5
11.5 Trace-Fault Handler .................................................................................. 11-5
11.6 Signaling a Trace Event .......................................................................... 11-5
11.7 Handling Multiple Trace Events .............................................................. 11-6
11.8 Trace Handling Action ............................................................................ 11-6
    11.8.1 Normal Handling of Trace Events ................................................... 11-6
    11.8.2 Prereturn Trace Handling ............................................................... 11-6
    11.8.3 Tracing and Interrupt Handlers ....................................................... 11-6
    11.8.4 Tracing and Fault Handlers ............................................................. 11-7

Chapter 12. Interrupts

12.1 Overview of the Interrupt Facilities ......................................................... 12-1
12.2 Software Requirements for Interrupt Handling ...................................... 12-1
12.3 Vectors and Priority .............................................................................. 12-2
12.4 Interrupt Table ....................................................................................... 12-2
12.5 Interrupt Table Sharing .......................................................................... 12-4
12.6 Interrupt Handler Procedures .................................................................. 12-4
    12.6.1 Location of Interrupt Handler ......................................................... 12-4
    12.6.2 Interrupt Handler Restrictions ....................................................... 12-4
12.7 Interrupt Stack ........................................................................................ 12-4
12.8 Signaling Interrupts ................................................................................ 12-5
Chapter 13. Introduction to Processes, Processors & Synchronization

Chapter 14. Interprocess Communication and Synchronization

Chapter 15. Process Management
Chapter 16. Processor Management and Interrupts

16.1 Processor Object ............................................. 16-1
16.2 Addressing Modes ........................................... 16-4
16.3 Tag Control ............................................. 16-4
16.4 Idle Timing .................................................. 16-5

Chapter 17. Instruction Formats and Operand Addressing

17.1 Instruction Formats ........................................... 17-1
17.2 REG-Format Instructions ...................................... 17-4
   17.2.1 Floating-Point Registers and Literals .............. 17-4
17.3 COBR-Format Instructions ..................................... 17-4
17.4 CTRL-Format Instructions .................................... 17-4
17.5 MEM-Format Instructions ..................................... 17-4
   17.5.1 MEMA Format ........................................... 17-5
17.6 MEMB Format ............................................. 17-5

Chapter 18. Instruction Reference

18.1 Introduction .................................................. 18-1
18.2 Notation ..................................................... 18-1
   18.2.1 Alphabetic Reference .................................. 18-2
   18.2.2 Mnemonic ............................................... 18-2
   18.2.3 Format .................................................. 18-2
   18.2.4 Description ............................................ 18-3
   18.2.5 Action .................................................. 18-3
   18.2.6 Faults ................................................... 18-3
   18.2.7 Example ................................................ 18-5
   18.2.8 Opcode and Instruction Format ...................... 18-5
   18.2.9 See Also ............................................... 18-6
18.3 Instructions .................................................. 18-6
Appendix A. Instruction and Data Structure Quick Reference

A.1 Instruction Quick Reference ............................................. A-1
   A.1.1 Instruction List by Assembler Mnemonic ......................... A-2
   A.1.2 Instruction List by Opcode ....................................... A-8
A.2 Summary of System Data Structures ................................... A-14
   A.2.1 Execution Environment ........................................... A-14
   A.2.2 Memory Management .............................................. A-16
   A.2.3 Processor Management .......................................... A-17
   A.2.4 Interrupt Handling ............................................... A-21
   A.2.5 IACs .............................................................. A-23
   A.2.6 Fault Handling ................................................... A-23
   A.2.7 Process Management ............................................ A-25
   A.2.8 Trace Control .................................................... A-28

Appendix B. Considerations for Writing Portable Software

B.1 Architecture Restrictions ............................................... B-1
B.2 Boundary Alignment .................................................... B-2
B.3 Faults ..................................................................... B-2
B.4 Physical Memory ......................................................... B-2
B.5 IACs .................................................................... B-2
B.6 Timing ................................................................... B-2
B.7 Interrupts ................................................................ B-3
B.8 Initialization ............................................................. B-3
B.9 Multiprocessor Preemption .............................................. B-3
B.10 Breakpoints ............................................................... B-3
B.11 Implementation Dependent Instructions ......................... B-3
B.12 Lock Pin .................................................................. B-3
### List of Figures

<table>
<thead>
<tr>
<th>Figure</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2-1</td>
<td>AD and Object</td>
<td>2-8</td>
</tr>
<tr>
<td>2-2</td>
<td>Linear Address Space and Domain</td>
<td>2-9</td>
</tr>
<tr>
<td>2-3</td>
<td>Three-Fold Object Protection</td>
<td>2-10</td>
</tr>
<tr>
<td>3-1</td>
<td>Integer Format and Range</td>
<td>3-2</td>
</tr>
<tr>
<td>3-2</td>
<td>Ordinal Format and Range</td>
<td>3-3</td>
</tr>
<tr>
<td>3-3</td>
<td>Decimal Format</td>
<td>3-4</td>
</tr>
<tr>
<td>3-4</td>
<td>Bits and Bit Fields</td>
<td>3-4</td>
</tr>
<tr>
<td>5-1</td>
<td>Binary Number System</td>
<td>5-2</td>
</tr>
<tr>
<td>5-2</td>
<td>Binary Floating-Point Format</td>
<td>5-3</td>
</tr>
<tr>
<td>5-3</td>
<td>Real Numbers and NaNs</td>
<td>5-5</td>
</tr>
<tr>
<td>5-4</td>
<td>Real Number Formats</td>
<td>5-7</td>
</tr>
<tr>
<td>5-5</td>
<td>Storage of Real Values in Global and Local Registers</td>
<td>5-10</td>
</tr>
<tr>
<td>5-6</td>
<td>Interaction of Floating Underflow and Inexact Exceptions</td>
<td>5-26</td>
</tr>
<tr>
<td>6-1</td>
<td>Execution Environment</td>
<td>6-1</td>
</tr>
<tr>
<td>6-2</td>
<td>Arithmetic Controls</td>
<td>6-4</td>
</tr>
<tr>
<td>6-3</td>
<td>Stack Frame Structure</td>
<td>6-6</td>
</tr>
<tr>
<td>6-4</td>
<td>Linear Address Space</td>
<td>6-7</td>
</tr>
<tr>
<td>6-5</td>
<td>Call Stack in Execution Environment</td>
<td>6-9</td>
</tr>
<tr>
<td>7-1</td>
<td>Subsystem Transfer</td>
<td>7-3</td>
</tr>
<tr>
<td>7-2</td>
<td>Domain Object</td>
<td>7-6</td>
</tr>
<tr>
<td>7-3</td>
<td>Environment Table Object</td>
<td>7-8</td>
</tr>
<tr>
<td>7-4</td>
<td>Subsystem Entry</td>
<td>7-9</td>
</tr>
<tr>
<td>7-5</td>
<td>Control Stack Entry</td>
<td>7-10</td>
</tr>
<tr>
<td>8-1</td>
<td>AD to Object Table to Object Mapping</td>
<td>8-3</td>
</tr>
<tr>
<td>8-2</td>
<td>Object Offset</td>
<td>8-4</td>
</tr>
<tr>
<td>8-3</td>
<td>Data Word</td>
<td>8-9</td>
</tr>
<tr>
<td>8-4</td>
<td>Access Descriptor Format</td>
<td>8-10</td>
</tr>
<tr>
<td>8-5</td>
<td>Virtual Address Format</td>
<td>8-11</td>
</tr>
<tr>
<td>8-6</td>
<td>Storage Descriptors</td>
<td>8-12</td>
</tr>
<tr>
<td>8-7</td>
<td>Access Status</td>
<td>8-13</td>
</tr>
<tr>
<td>8-8</td>
<td>Embedded Descriptor</td>
<td>8-14</td>
</tr>
<tr>
<td>8-9</td>
<td>Invalid Object Table Entry</td>
<td>8-14</td>
</tr>
<tr>
<td>8-10</td>
<td>Page Table Directory Entry</td>
<td>8-15</td>
</tr>
<tr>
<td>8-11</td>
<td>Page Table Entry</td>
<td>8-15</td>
</tr>
<tr>
<td>8-12</td>
<td>Invalid Page Table [Directory] Entry</td>
<td>8-16</td>
</tr>
<tr>
<td>9-1</td>
<td>Object Typing</td>
<td>9-2</td>
</tr>
<tr>
<td>9-2</td>
<td>Effective Rights</td>
<td>9-4</td>
</tr>
<tr>
<td>9-3</td>
<td>Type Definition Object</td>
<td>9-5</td>
</tr>
<tr>
<td>10-1</td>
<td>Fault Record</td>
<td>10-4</td>
</tr>
<tr>
<td>10-2</td>
<td>Fault Table and Fault-Table Entries</td>
<td>10-6</td>
</tr>
<tr>
<td>11-1</td>
<td>Trace-Controls Word</td>
<td>11-2</td>
</tr>
<tr>
<td>12-1</td>
<td>Interrupt Table</td>
<td>12-3</td>
</tr>
<tr>
<td>12-2</td>
<td>Interrupt-Control Register</td>
<td>12-6</td>
</tr>
<tr>
<td>12-3</td>
<td>Storing of an Interrupt Record on the Stack</td>
<td>12-10</td>
</tr>
<tr>
<td>14-1</td>
<td>Ports</td>
<td>14-2</td>
</tr>
<tr>
<td>14-2</td>
<td>Port Status Field</td>
<td>14-3</td>
</tr>
<tr>
<td>14-3</td>
<td>Queue Record</td>
<td>14-4</td>
</tr>
</tbody>
</table>
PRELIMINARY

14-4. Semaphore ............................................... 14-6
15-2. Process Control Block ........................... 15-6
15-3. Process Controls ............................. 15-7
15-4. Process Notice ........................................ 15-8
16-1. Processor Control Block ..................... 16-2
16-2. Trace Controls ................................. 16-3
17-1. Instruction Formats ............................ 17-2
A-1. Arithmetic Controls (Chapter 6) ............... A-14
A-2. Registers Available to a Single Procedure (Chapter 6) A-15
A-3. Procedure Stack Structure (Chapter 18.3) .... A-16
A-4. Object Descriptor Structure (Chapter 8) ...... A-17
A-5. PRCB (Chapter 16) .................................. A-18
A-6. Processor Controls (Chapter 16) .............. A-19
A-7. Initial Memory Image (Chapter 16) .......... A-20
A-8. Interrupt Table (Chapter 12) .................. A-21
A-9. Interrupt Record on Stack (Chapter 12) ...... A-22
A-10. IAC Message Format (Chapter 10) .......... A-23
A-11. Fault Record (Chapter 10) .................... A-23
A-12. Fault Table and Fault-Table Entries (Chapter 10) A-24
A-13. PCB (Chapter 15) ................................ A-25
A-14. Process Controls (Chapter 15) ................ A-26
A-15. Ports (Chapter 14) ............................ A-27
A-16. Trace Controls (Chapter 11) .................... A-28
## List of Tables

4-1. Arithmetic Operations ...................................................... 4-5
5-1. Real Number Notation ....................................................... 5-3
5-2. Denormalization Process .................................................... 5-5
5-3. Real Numbers and NaN Encodings ...................................... 5-8
5-4. Arithmetic Controls Used in Floating-Point Operations .......... 5-12
5-5. Rounding Methods ............................................................... 5-13
5-6. Rounding of Positive Numbers ........................................... 5-13
5-7. Rounding of Negative Numbers .......................................... 5-14
5-8. Format of QNaN Results ..................................................... 5-20
10-1. Fault Types and Subtypes ................................................ 10-2
10-2. Fault Flags or Masks ....................................................... 10-3
GUIDE TO THIS MANUAL

This chapter describes this manual. It explains the organization of the manual, describes the contents of each chapter, and discusses terminology used in the manual. It also shows the chapters of the manual that should be of most interest to applications programmers, compiler designers, and operating-system designers.

1.1 Manual Structure

This manual is a reference manual for the BiiN™ processor. It gives programmers and system designers detailed information about the processor's programming environment and operating-system support facilities.

1.2 Chapter Overview

The following is a brief overview of the contents of each chapter:

Chapter 1 — Guide to This Manual. Overview of this manual.

Chapter 2 — Architecture Overview. Overview of the architecture implemented by this processor.

Chapter 3 — Data Types and Addressing Modes. Description of the non-floating-point data types and of how bit and byte strings are addressed. The addressing modes provided for addressing data in memory are also described in this chapter.

Chapter 4 — Instruction Set Summary. Overview of all the non-floating-point instructions in the instruction set, arranged by functional groups.

Chapter 5 — Floating-Point Operation. Description of the processor's floating-point processing facilities. This chapter includes an overview of floating-point numbers and a description of the floating-point data types and their relationship to the IEEE floating-point standard. Descriptions of the floating-point instructions, exceptions, and faults are also included.

Chapter 6 — Execution Environment. Describes the basic execution environment, how the processor executes instructions, and how the processor manipulates data.

Chapter 7 — Protection Model. Describes the subsystem call and protection mechanisms.

Chapter 8 — Object Addressing. Describes objects, and how they are addressed.

Chapter 9 — Type Management and Access Control. Describes object typing and access control.
Chapter 10 — Faults. Describes the fault handling facilities.

Chapter 11 — Debugging and Tracing Support. Describes the tracing facilities.

Chapter 12 — Interrupts. Describes the interrupt handling facilities.

Chapter 13 — Introduction to Processes, Processors, and Synchronization. An overview of the mechanisms to control processes and processors.

Chapter 14 — Interprocess Communication and Synchronization. Describes the methods by which processes may communicate and synchronize.


Chapter 16 — Processor Management and Interrupts. Describes the management of processors.

Chapter 17 — Instruction Formats and Operand Addressing. Describes the instruction format, and the mechanism for specifying the addresses of memory operands.

Chapter 18 — Instruction Reference. A detailed reference about each of the instructions for the processor.

Appendix A — Instruction and Data Structure Quick Reference. A quick reference for the instructions and data structures.

Appendix B — Considerations for Writing Portable Software. Describes the parts of the processor implementation that may change between implementations of other processors in the same family.

1.3 Notation and Terminology

The following paragraphs describe the notation and terminology used in this manual that have special meaning.

1.3.1 Reserved and Preserved

Certain fields in the processor's system data structures are described as being either reserved fields or preserved fields. A reserved field is one that may be used by other implementations of the processor architecture. To help insure that a current software design is compatible with future processors based on the BitN™ CPU architecture, the bits in reserved fields should be set to 0 when the data structure is initially created. Thereafter, software should not access these fields.

Some fields in system data structures are shown as being required to be set to either 1 or 0. These fields should be treated as if they were reserved fields. They should be set to the specified value when the data structure is created and not accessed by software thereafter.

A preserved field is one that the processor does not use. Software may use preserved fields for any function.
1.3.2 Set and Clear

The terms *set* and *clear* are used in this manual to refer to the value of a bit field in a system data structure. If a bit is set, its value is 1; if the bit is clear, its value is 0. Likewise, setting a bit means giving it a value of 1 and clearing a bit means giving it a value of 0.
ARCHITECTURE OVERVIEW

This chapter provides an overview of the architecture on which the processor described in this manual is based.

2.1 General Comments

This architecture has been designed to provide reliable, high-speed data processing and computational support for the BiilN™ family of computer systems.

The architecture can best be characterized as a high-performance computing engine to which many extensions have been added to support system functions. The computing engine features high-speed instruction execution and ease of programming. Some of its more important attributes include:

- full 32-bit registers
- high-speed, pipelined instruction execution
- a convenient program execution environment with 32 general-purpose registers
- a highly optimized procedure call mechanism that features on-chip caching of local variables and parameters
- extensive facilities for handling interrupts and faults
- extensive tracing facilities to support efficient program debugging and monitoring
- register scoreboard and write buffering so that memory operations can be overlapped with computations.

The architectural extensions added to the processor’s core computing engine are aimed at improving overall system performance and at enhancing the reliability and robustness of the system. Those extensions designed to improve system performance include on-chip support for floating-point arithmetic, virtual memory management, multitasking, and multiprocessing. Those extensions designed to enhance reliability include support for fault tolerant system design through the use of redundant processors and facilities for fine-grained protection so that each process can consist of many distinct address spaces. This latter feature allows each software service needed by an application to have its own address space and yet still execute in the same process as the application. The BiilN™ Operating System, which uses this feature, is not monolith, as are other operating systems, but rather a collection of services.

The following sections describe those features of the core computing engine that are provided to streamline code execution and simplify programming. An overview of the extensions added to this computing engine is provided at the end of the chapter.
2.2 High Performance Program Execution

Much of the design of the architecture has been aimed at maximizing the processor's performance through the implementation of a high-speed computational unit and through minimizing the amount of and effect of memory accesses. The following paragraphs describe several of the mechanisms and techniques used to accomplish this design, including:

- a large register file
- caching of code and procedural data
- overlapped execution of instructions
- many single-clock instructions

2.2.1 Large Register File

A large register file contributes to performance by allowing variables to be held in registers and thus reducing the number of memory accesses required to execute a program. A generous supply of general-purpose registers is provided.

For each procedure, 32 registers are available (28 of which are available for general use). These registers are divided into two types: "global" and "local". Both these types of registers can be used for general storage of operands. The only difference is that global registers retain their contents across procedure boundaries, whereas the processor allocates a new set of local registers each time a new procedure is called.

2.2.2 On-Chip Caching of Code and Data

To further reduce memory accesses, the architecture offers two mechanisms for caching code and data on chip: an instruction cache and multiple sets of local registers. The instruction cache allows prefetching of blocks of instruction from memory, which helps insure that the instruction execution pipeline is supplied with a steady stream of instructions. It also reduces the number of memory accesses required when performing iterative operations such as loops. (The size of the instruction cache can vary. With the processor described in this manual, it is 512 bytes.)

To optimize the architecture's procedure call mechanism, the processor provides multiple sets of local registers. This allows the processor to perform most procedure calls without having to write the local registers out to the stack in memory. The global registers can be used for parameter passing, and the local registers to hold local variables of a procedures.

(The number of local-register sets provided depends on the processor implementation. The processor described in this manual provides four sets of local registers.)

2.2.3 Overlapped Instruction Execution

Another technique that the architecture employs to enhance program execution speed is overlapping memory accesses with computational operations. Separate instruction classes allow this overlapping to occur. For example, all the arithmetic, logic, comparison, branching, and bit operations are performed with just registers and literals. A set of fast, versatile load and store instructions are also provided. These instructions allow burst transfers of 1, 2, 4, 8, 12, or 16 bytes of information between memory and the registers.
Overlapping of memory accesses with computation is accomplished through two mechanisms: write buffering and register scoreboard. Write buffering allows a store instruction to complete execution as soon as the operand of the store is transferred to an on-chip write-buffer. The transfer of the operand to memory can then occur in parallel with the execution of the instructions following the store.

Register scoreboard permits instruction execution to continue while data is being fetched from memory. When a load instruction is executed, the processor sets one or more scoreboard bits to indicate the target registers to be loaded. After the target registers are loaded, the scoreboard bits are cleared. While the target registers are being loaded, the processor is allowed to execute other instructions that do not use these registers. The processor uses the scoreboard bits to insure that target registers are not used until the loads are complete. (The checking of scoreboard bits is carried out transparently to software.)

2.2.4 Single-Clock Instructions

It is the intent of the architecture that a processor be able to execute commonly-used instructions such as moves, adds, subtracts, logical operations, and branches in a minimum number of clock cycles. Thus, over 50 instructions can be executed in a single clock cycle.

To maintain a high-execution rate, it must be possible to decode instructions quickly. All the instructions in the architecture are 32 bits long and aligned on 32-bit boundaries. This feature allows instructions to be decoded in one clock cycle. While one instruction is being executed, the next instruction is being decoded.

2.2.5 Efficient Interrupt Model

The architecture provides an efficient mechanism for servicing interrupts from external sources. To handle interrupts, the processor maintains an interrupt table of 248 interrupt vectors (240 of which are available for general use). When an interrupt is signaled, the processor uses a pointer from the interrupt table to perform an implicit call to an interrupt handler procedure. In performing this call, the processor automatically saves the state of the processor prior to receiving the interrupt; performs the interrupt routine; and then restores the state of the processor. A separate interrupt stack is also provided to segregate interrupt handling from application programs.

The interrupt handling facilities also feature a method of evaluating interrupts by priority. The processor is then able to store interrupt vectors that are lower in priority than the task that the processor is currently working on in a pending interrupt section of the interrupt table. When the priority of the processor is lowered, the processor checks the pending interrupts and services the highest priority pending interrupt that is above the processor’s priority level.

2.3 Simplified Programming Environment

Partly as a side benefit of its streamlined execution environment and partly by design, processors based on the architecture are particularly easy to program. For example, the large number of general-purpose registers allows relatively complex algorithms to be executed with a minimum number of memory accesses. The following paragraphs describe some of the other features for the architecture that simplify programming.
2.3.1 Highly Efficient Procedure Call Mechanism

The procedure call mechanism makes procedure calls and parameter passing between procedures simple and compact. Each time a call instruction is issued, the processor automatically saves the current set of local registers and allocates a new set of local registers for the called procedure. Likewise, on a return from a procedure, the current set of local registers is deallocated and the local registers for the procedure being returned to are restored. On a procedure call, the program thus never has to explicitly save and restore those local variables and parameters that are stored in local registers.

2.3.2 Versatile Instruction Set and Addressing

The selection of instructions and addressing modes also simplifies programming. The architecture offers a full set of load, store, move, arithmetic, comparison, and branch instructions, with operations on both integer and ordinal data types. It also provides a complete set of Boolean and bit-field instructions, to simplify operations on bits and bit strings.

The addressing modes are efficient and straightforward, while at the same time providing the necessary indexing and scaling modes required to address complex arrays and record structures.

The large 4-gigabyte address space provides ample room for programs and data.

2.3.3 Extensive Fault Handling Capability

To aid in program development, the architecture defines a wide selection of faults that the processor detects, including arithmetic faults, invalid operands, invalid operations, and machine faults. When a fault is detected, the processor makes an implicit call to a fault handler routine, using a mechanism similar to that described above for interrupts. The information collected for each fault allows program developers to quickly correct faulting code. It also allows automatic fault recovery from some faults.

2.3.4 Debugging and Monitoring

To support debugging systems, the architecture provides a mechanism for monitoring processor activity by means of trace events. The processor can be configured to detect as many as seven different trace events, including the instruction execution, branch events, calls, subsystem calls, returns, prereturns, and breakpoints. When the processor detects a trace event, it signals a trace fault and calls a fault handler.

2.4 System-Support Extensions

The system-support extensions in the architecture are built on top of the processor’s core computing engine. These extensions are summarized in the following paragraphs.

2.4.1 On-Chip Floating Point

The architecture provides a complete implementation of the IEEE standard for binary floating-point arithmetic (IEEE 754-185). This implementation includes a full set of floating-point operations, including add, subtract, multiply, divide, trigonometric functions, and logarithmic functions. These operations are performed on single precision (32-bit), double precision (64-bit), and extended precision (80-bit) real numbers.
One of the benefits of this implementation is that the floating-point handling facilities are completely integrated into the normal instruction execution environment. Single- and double-precision floating-point values are stored in the same registers as non-floating-point values. In addition, to the 32 (global and local) registers, the four floating-point registers are provided to hold extended-precision values.

2.4.2 String and Decimal Operations

The architecture provides some instructions for moving, filling, and comparing byte strings in memory. These instructions speed up string operations and reduce the amount of code required to handle strings.

The decimal instructions perform move, add with carry, and subtract with carry operations on BCD coded decimals.

2.4.3 Virtual Memory Support

Another of the architecture's important features is support for virtual memory management. The processor's virtual memory mechanism provides each process (or task) with an immediate address space of up to $2^{32}$ bytes, an extended address space of up to $2^{58}$ bytes. An address space is paged into physical memory in 4K-byte pages. On-chip memory management facilities handle virtual-to-physical address translation. A on-chip "translation look-aside buffer" (TLB) speeds address translation by storing virtual-to-physical address translations for frequently accessed parts of memory, such as the location of the page tables and the location of often used system data structures.

2.4.4 Multitasking

The architecture offers a variety of process management facilities to support concurrent execution of multiple processes (also known as tasks in some systems). These facilities can be divided into two groups: process scheduling and interprocess communication/synchronization.

The processor provides a unique process handling feature called self-dispatching. Here, an operating system schedules processes by queuing them to a dispatch port. Thereafter, the processor handles the dispatching, preemting, and rescheduling of the tasks automatically, independent of the operating system. When using this mechanism, processes can be scheduled by priority, with up to 32 priority levels to choose from. Scheduling within a priority-level is handled on a round-robin basis, based on a time-slice associated with each process.

The processor's interprocess synchronization/communication facilities include support for semaphores and communication ports. Semaphores allow processes that are sharing a resource (e.g. a shared data structure) to synchronize their accesses so that only process is accessing the resource at a time. Semaphores can also be used to signal a process that some event has occurred. Ports allow processes to pass information. One process can send messages to a port while another process can receive messages from the port. The port handles the enqueuing of messages when there isn't a process waiting to receive a message, and the enqueuing of processes when there aren't messages to be received.

The Dispatching facility and the interprocess synchronization/communication facilities are fully integrated. For example, suppose a process executes a Receive instruction on an empty port. The execution of the process is suspended, the process is enqueued on the port, the processor goes to its dispatch port to dequeue the highest priority process, loads the state of this process on-chip, and then executes it. This entire sequence of operations is handled without any operating system intervention.
The BiN™ Operating System uses these same facilities for its own synchronization. Unlike operating systems on other computers, there is no need for the BiN™ Operating System to mask-out interrupts for synchronization purposes. In effect, the operating system can stay out of the way of processes and interrupt routines that need very fast real-time responsiveness.

2.4.5 Multiprocessing

The architecture provides several mechanisms designed to simplify the design of multiple processor systems, allowing several processors to run in parallel, using shared memory resources. One of these mechanisms is described above.

All the processors in a system can share the same dispatch port so that the processing load is automatically load-balanced across all processors. The communication/synchronization mechanisms were designed to work in a multiple-processor environment. Because these mechanisms are implemented directly in the silicon, multiprocessing is more efficient on BiN™ systems than on other computer systems.

The processor also provides an "interagent communication" (IAC) mechanism that allows processors to exchange messages among themselves on the bus. This mechanism operates similarly to the interrupt mechanism, except that IAC messages are passed through dedicated memory-mapped registers on the system bus. The IAC mechanism can be used to preempt processes running on another processor, to manage interrupt handling, or to control (start, stop, resume) another processor.

A set of atomic instructions are also provided to perform atomic modifications to a memory location. For example, the atmod instruction can be used to set one or more bits in a memory word. The value of the memory location before the modification is a result operand.

2.4.6 Fault Tolerance

The architecture supports fault-tolerant system design through the use of a BiN™ system architecture component called the Bus Extension Unit (BXU). In a BiN™ system, a processor module consists a processor, a BXU, and an external cache (consisting of SRAM chips). The directory for this cache is on the BXU, which also takes care of cache coherency in a multiprocessor configuration. The BXU connects to the system bus so that processor data flows through the BXU to the system bus and then to main memory.

Two processor modules can be configured to work independently or as a "fault-checking module". In the latter case, one module is refered to as the "master" and the other as the "checker". The master and checker operate in lock-step executing the identical instruction sequence. The principal difference between master and checker occurs in putting data onto the system bus. The BXU in the master module puts data onto the system bus, but the checker does not; instead, the checker compares the data output by the master with the data it would have put out (if it was the master). If the data does not match, an error is signalled in time for the memory unit to suppress the memory write. The role of master/checker are switched on every clock cycle so that a checker failure does not go undetected.

This fault detection mechanism supports several fault detection and recovery techniques, including self-healing, and continuous-operation systems. For a more in depth overview, see the BiN™ Systems Overview.
2.4.7 Support for Reliable and Secure System Software

Most computer architectures employ a supervisor/user protection scheme. In this scheme, a process has two address spaces, one for the user/application, and one for the operating system. Each process can have a different user address space. Some other architectures have generalized this scheme to provide more than 2 address spaces per process; for example, the Intel 286 and 386 architectures support 4 address spaces per process, labelled 0 through 3. Address space 0 typically contains the operating system kernel and address space 3 the user application. The other 2 address spaces are can be used by higher-level operating system services or other system services (e.g. a DBMS). These address spaces are hierarchal, with respect to accessibility. For example, a procedure executing in address space 1 has complete access to address spaces 1, 2, and 3.

The BiïN™ processor provides a more fine-grained protection scheme. The number of address spaces per process is effectively unlimited. Furthermore, each address space is independent of the others so that execution in one address space does not imply implicit access to another. The processor provides efficient call/return instructions for switching address spaces. A program can also pass selective access to part of its address space to a procedure in a different address space.

This protection scheme is used in BiïN™ systems to provide reliable and secure system software. For example, the BiïN™ Operating System is a collection of protected services, compared with the monolithic nature of other commercial operating systems. This scheme also allows new services to be easily added without compromising the reliability and security of established services, because the new service would execute in its own address space and would not be able to corrupt any other services.

2.5 Addressing and Protection

The "virtual address space" of a BiïN™ system is made up of objects. An "object" is a typed, protected segment of memory. The size of an object can be a small as 64 bytes and as large as 2^32 bytes (over 4 Gigabytes). Objects that are bigger than 4,096 bytes are paged so that only the actively referenced parts of an object need be in physical memory. The virtual address space of a BiïN™ system can contain up to 2^26 (more than 64 million) objects. Thus, the processor can address up to 2^58 bytes of virtual memory.

2.5.1 How are Objects Referenced?

An "access descriptor" (AD) is a protected pointer to an object. The only way to reference an object is via an AD.

In most computer systems, a pointer is simply an arbitrary bit pattern used as an address. Such pointers can be corrupted without detection by the hardware or OS. ADs are specially tagged memory words that can only be created or modified in carefully controlled ways. A memory word in a BiïN™ computer system is actually 33 bits, the 33rd bit being the tag bit that distinguishes ADs from data. Changing an AD in an unauthorized way invalidates the AD (by turning off the tag bit).

An AD contains both addressing information, used to find the object in memory, and also access rights, that indicate what operations are possible with the AD (Figure 2-1).
There are five access rights stored in each AD:

- **Read rep rights**: Required to read an object’s representation. This right is checked and enforced by the processor on every read access.

- **Write rep rights**: Required to write an object’s representation. This right is checked and enforced by the processor on every write access.

- **Three type rights**: Required for type-specific operations. These rights can be defined differently and renamed for each type of object. These rights are checked and enforced by the processor on instructions that manipulate a hardware-recognized type (e.g., port, semaphore, process). In all other cases, these rights are checked and enforced by software.

Different users or programs may have ADs with different rights to the same object. Mary may have an AD with both read and write rights to an object and John may have an AD with only read rights.

To reference a particular field within an object, a program can use a two-part virtual address: a 32-bit offset to a byte within the object plus an AD to the object.

### 2.5.2 Address Spaces Within a Program

A BiIN™ program can be partitioned into multiple protected modules (referred to as "subsystems"), each with its own "linear address space" or "domain". See Figure 2-2. A linear address space contains up to $2^{32}$ bytes mapped onto four objects by the processor: static data, instructions, stack, and a special object used only by the OS. Each domain provides access to a particular collection of objects that can be reached from the objects mapped by its linear address space. Only those program modules with a "need to know" about a particular object have access to it, and then only have the access rights that they need. For example, each software service can be placed in its own domain.
The memory access instructions (e.g. Load, Store) of the processor support both virtual addressing and linear addressing. A virtual address is 2 words and consists of an AD and a 32-bit offset. A linear address is 1 word (32 bits). The high-order 2 bits select one of the four objects that make-up the current linear address space. The low-order 30 bits specify a byte displacement into the selected object.

When one domain calls a routine in another domain, switching address spaces is done by the processor, as part of a inter-subsystem call.

BiiN™ programmers can choose either a one-domain (linear) or multiple-domain (structured) organization for their programs:

- A program that does not use object-based protection can be compiled entirely into one domain. Because there is a single linear address space for the entire program, linear addresses can be used for pointers. This is the typical approach used in porting programs from other computer systems over to BiiN™ systems.

- A program that uses object-based protection can be compiled into multiple domains. Because linear addresses are only valid within a particular domain, ADs or virtual addresses are normally used for pointers.

The organization of modules into domains can be varied to trade greater protection for greater execution speed. For example, inter-related software services can be grouped into the same domain.
2.5.3 Three-Fold Protection

Each object in a Biin™ system is protected in three ways, as shown in Figure 2-3:

- Limited access: Only those modules with a "need-to-know" can reference the object.
- Type checking: If an object's type is not the proper type required by an operation, then the operation fails.
- Right checking: If the AD used does not have rights that allow the operation, then the operation fails.

Figure 2-3. Three-Fold Object Protection
This chapter describes the available data types and addressing modes.

3.1 Data Types

The following data types are recognized:

- Integer (8, 16, 32, and 64 bits)
- Ordinal (8, 16, 32, and 64 bits)
- Real (32, 64, and 80 bits)
- Decimal (ASCII digits)
- Bit Field
- Byte String
- Triple-Word (96 bits)
- Quad-Word (128 bits)
- Access Descriptor

The integer, ordinal, real, and decimal data types can be thought of as numeric data types because some operations on these data types produce numeric results (for example, add and subtract).

The bit field, byte string, triple-word and quad-word data types represent groupings of bits, bytes, or words that can be operated on as a whole, regardless of the nature of the data contained in the group. These data types facilitate the moving of blocks of bits or bytes.

The access descriptor (AD) data type is a special data type that is used in conjunction with objects. The AD data type is described in Chapter 8.

3.1.1 Integers

Integers are signed whole numbers, which are stored and operated on in two’s-complement format. Four sizes of integers are available: 8 bit (byte integers), 16 bit (short integers), 32 bit (integers), and 64 bit (long integers). Figure 3-1 shows the formats for the four integer sizes and the ranges of values allowed for each size.
3.1.2 Ordinals

Four sizes of ordinals are available: 8 bit (byte ordinals), 16 bit (short ordinals), 32 bit (ordinals), and 64 bit (long ordinals). Figure 3-2 shows the formats for the four ordinal sizes and the ranges of values allowed for each size.

Figure 3-1. Integer Format and Range

<table>
<thead>
<tr>
<th>DATA TYPE</th>
<th>RANGE</th>
<th>DECIMAL EQUIVALENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>BYTE INTEGER</td>
<td>$-2^7$ to $2^7 - 1$</td>
<td>$-128$ to $127$</td>
</tr>
<tr>
<td>SHORT INTEGER</td>
<td>$-2^{15}$ to $2^{15} - 1$</td>
<td>$-32,768$ to $32,767$</td>
</tr>
<tr>
<td>INTEGER</td>
<td>$-2^{31}$ to $2^{31} - 1$</td>
<td>$-2.14 \times 10^9$ to $2.14 \times 10^9$</td>
</tr>
<tr>
<td>LONG INTEGER</td>
<td>$-2^{63}$ to $2^{63} - 1$</td>
<td>$-9.22 \times 10^{18}$ to $9.22 \times 10^{18}$</td>
</tr>
</tbody>
</table>
Ordinals can be used for both numeric and non-numeric operations. For numeric operations, ordinals are treated as unsigned whole numbers. Some arithmetic instructions operate on ordinals. For non-numeric operations, ordinals contain bit fields, byte strings, and Boolean values.

When ordinals are used to represent Boolean values, a 1 represents a TRUE and a 0 represents a FALSE.

### 3.1.3 Reals

Reals (also known as floating-point numbers) are one of three sizes: 32 bit (reals), 64 bit (long reals), and 80 bit (extended reals). The real-number format conforms to ANSI/IEEE Std. 754-1985, the IEEE Standard For Binary Floating-Point Arithmetic. Real numbers are discussed in Chapter 5.

### 3.1.4 Decimals

Three instructions perform operations on decimal values when the values are presented in ASCII format. Figure 3-3 shows the ASCII format for decimal digits. Each decimal digit is contained in the least-significant byte of an ordinal (32 bits). The decimal digit must be of the form 0011dddd2, where dddd2 is a binary-coded decimal value from 0 to 9. For decimal operations, bits 8 through 31 of the ordinal containing the decimal digit are ignored.
3.1.5 Bits and Bit Fields

Several instructions perform operations on individual bits or fields of bits within an ordinal (32 bit) operand. Figure 3-4 shows these data types.

An individual bit is specified for a bit operation by giving its bit number in the ordinal in which it resides. The least-significant bit of a 32-bit ordinal is bit 0; the most-significant bit is bit 31.

A bit field is a contiguous sequence of bits of from 0 to 32 bits in length within a 32-bit ordinal. A bit field is defined by giving its length in bits and the bit number of its lowest-numbered bit.

3.1.6 Byte String

A byte string is a contiguous sequence of byte ordinals. The length of a byte string is the number of bytes in the string; a length of zero specifies an empty string. The maximum length of a byte string is $2^{32} - 1$ bytes.

Byte-string operations are performed on byte strings in memory. The address of a byte string is the address of the first byte in the string. Consecutive bytes of the string are stored in increasing byte addresses.

3.1.7 Triple and Quad Words

Triple and quad words refer to consecutive bytes in memory or in registers: a triple word is 12 bytes and a quad word is 16 bytes. These data types facilitate the moving of blocks of bytes. The triple-word data type is useful for moving extended-real numbers (80 bits).

The quad-word instructions (ldq, stq, and movq) offer the most efficient way to move large blocks of data.
3.2 Byte, Word, and Bit Addressing

Some instructions move blocks of data from memory to registers (load) and from registers to memory (store). The allowable sizes for blocks are bytes, half-words (2 bytes), words (4 bytes), double words, triple words, and quad words. For example, the stl (store long) instruction stores an 8-byte (double word) block of data in memory.

When a block of data is stored in memory, the least-significant byte of the block is stored at a base memory address and the following bytes are stored at successively higher addresses.

When loading a byte, half-word, or word from memory to a register, the least-significant bit of the block is always loaded in bit 0 of the register. When loading double words, triple words, and quad words, the least-significant word is stored in the base register. The following words are then stored at successively higher-numbered registers. Double words, triple words, and quad words must also be aligned in registers to natural boundaries as described in Section 6.2.4.

Bits can only be addressed in data that resides in a register. Bit 0 in a register is the least-significant bit and bit 31 is the most-significant bit.

This numbering of bits within bytes, bytes within words, and words within multiwords is sometimes referred to as "little-endian".

3.3 Addressing Modes

This section provides a summary of the addressing modes available for operands of instructions. Detailed information (including memory representation) may be found in Chapter 17.

3.3.1 Literals and Registers

The majority of the instructions are register-to-register operations (denoted as a "REG"-format instruction). These instructions usually take three operands (two sources and a destination), although some instructions use fewer operands. Registers are described in Chapter 6.

The REG-format instructions may also use small literal values in place of a register designation. Literal values are restricted to integer or unsigned values that can be represented in five bits (-16 through 15 for signed integers, 0 through 31 for unsigned), or the floating-point constants +0.0 and +1.0.

3.3.2 Memory Access

Some of the remaining instructions transfer values between registers and memory (denoted as "MEM"-format instructions). These instructions may use any of the following addressing modes:

- **register indirect**: a register contains the target address.
- **register indirect with displacement**: a constant is added to a register to compute the target address.
- **register indirect with index**: two registers are added (after an optional scaling of the second "index" register) to compute the target address.
- **register indirect with index and displacement**: similar to register indirect with index, with an additional constant added to the result to compute the target address.
- **Absolute**: the instruction contains the target address.
- **Absolute with index**: similar to register indirect with index, but a literal constant provides the base address.
- **IP with displacement**: the target address is computed as an offset from the current instruction pointer (IP).

The first four addressing modes (those that are "register indirect" plus something) may be used with either a linear address or a virtual address. (The remaining addressing modes may be used with only linear addresses.) A linear address is a conventional address, viewing the address space immediately accessible to the process as a contiguous sequence of bytes. A virtual address is a pair of values: an access descriptor denoting an object, and an offset from the beginning of that object. See Chapter 8 for details.
This chapter provides an overview of the instruction set. Chapter 18 gives detailed descriptions of each instruction.

4.1 Instruction Groups

The instruction set is made up of the following groups of instructions:

- Data Movement
- Address Computation
- Arithmetic (Ordinal, Integer and Floating Point)
- Decimal
- Logical
- Bit and Bit Field
- Comparison
- String
- Conversion
- Branch
- Call/Return
- Execution Environment Management
- Debug
- Object Management
- Atomic
- Process Management

The following sections give a brief overview of the instructions in each of these groups. The floating-point instructions are described in Chapter 5.

4.2 Data Movement

The data-movement instructions include those instructions that move data from memory to the general registers; those move data from the general registers to memory; and that move data among the general registers.
4.2.1 Load

The four types of load instructions are load, load virtual, load mixed, and load virtual mixed. The load and load virtual instructions load general data (words that are not ADs) from memory to registers; the load mixed and load virtual mixed instructions move words that contain either ADs or general data.

4.2.1.1 Load (Linear)

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ldib</td>
<td>load byte integer</td>
</tr>
<tr>
<td>ldob</td>
<td>load byte ordinal</td>
</tr>
<tr>
<td>ldis</td>
<td>load short integer</td>
</tr>
<tr>
<td>ldos</td>
<td>load short ordinal</td>
</tr>
<tr>
<td>ld</td>
<td>load</td>
</tr>
<tr>
<td>ldl</td>
<td>load long</td>
</tr>
<tr>
<td>ldt</td>
<td>load triple</td>
</tr>
<tr>
<td>ldq</td>
<td>load quad</td>
</tr>
</tbody>
</table>

The load instructions copy the values from the linear address space to the destination general registers. For the ld, ldob, ldos, ldib, and ldis instructions, a linear address and a destination register are specified and the value at the given address in memory is copied into the register. Zero and sign extending is performed automatically for byte and short (half-word) operands; meaning that ordinals are zero-padded to the length of the destination operand, and integers are sign-extended to the length of the destination operand.

The ld, ldl, ldt, and ldq instructions copy 4, 8, 12, and 16 bytes from a linear address into successive registers.

NOTE

When using the load, store, and move instructions that move 8, 12, or 16 bytes at a time, the rules for register alignment must be followed. Refer to Section 6.2.4 for a discussion of these rules.

For the load instructions, the tag bits in the registers are always zeroed.

4.2.1.2 Load Virtual

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ldvib</td>
<td>load virtual byte integer</td>
</tr>
<tr>
<td>ldvob</td>
<td>load virtual byte ordinal</td>
</tr>
<tr>
<td>ldvis</td>
<td>load virtual short integer</td>
</tr>
<tr>
<td>ldvos</td>
<td>load virtual short ordinal</td>
</tr>
<tr>
<td>ldv</td>
<td>load virtual</td>
</tr>
<tr>
<td>ldvl</td>
<td>load virtual long</td>
</tr>
<tr>
<td>ldvt</td>
<td>load virtual triple</td>
</tr>
<tr>
<td>ldvq</td>
<td>load virtual quad</td>
</tr>
</tbody>
</table>

The load virtual instructions copy values from any accessible object, which may be outside the current linear address space, into the registers.

The source operand specifies a virtual address (AD for an object and an offset into the object) and the destination operand specifies the register (or first register of a group of registers) to receive the values. The load virtual instructions are essentially the same as the load instructions, except that they allow values to be loaded from any object specified with a valid AD.
For the load virtual instructions, the tag bits in the registers are always zero.

Object addressing is described in Chapter 8. The virtual addressing modes are described in Chapter 17.

4.2.1.3 Load Mixed

\[
\begin{align*}
\text{ldm} & \quad \text{load mixed} \\
\text{ldml} & \quad \text{load mixed long} \\
\text{ldmq} & \quad \text{load mixed quad}
\end{align*}
\]

The load mixed instructions perform the same functions as the load instructions, except that the tag bits are also copied.

4.2.1.4 Load Virtual Mixed

\[
\begin{align*}
\text{ldvm} & \quad \text{load virtual mixed} \\
\text{ldvml} & \quad \text{load virtual mixed long} \\
\text{ldvmq} & \quad \text{load virtual mixed quad}
\end{align*}
\]

The load virtual mixed instructions perform the same functions as the load virtual instructions, except that the tag bits are also copied.

4.2.2 Store

For each load instruction there is a corresponding store instruction, which copies a value from the source registers to memory.

4.2.2.1 Store (linear)

\[
\begin{align*}
\text{stib} & \quad \text{store byte integer} \\
\text{stob} & \quad \text{store byte ordinal} \\
\text{stis} & \quad \text{store short integer} \\
\text{stos} & \quad \text{store short ordinal} \\
\text{st} & \quad \text{store} \\
\text{stl} & \quad \text{store long} \\
\text{stt} & \quad \text{store triple} \\
\text{stq} & \quad \text{store quad}
\end{align*}
\]

The store instructions copy the source registers (with the tag bits set to zero) into the linear address space. For the st, stob, stos, stib, and stis instructions, a register and linear address are specified and the value in the register is copied into memory. For the byte and short instructions, the value in the register is truncated for the shorter memory location. For the stib and stis instructions, the truncation can lead to integer overflow if the register value is too large to be represented in the shorter memory location.

The st, stl, stt, and stq instructions copy 4, 8, 12, and 16 bytes from successive registers into memory.

4.2.2.2 Store Virtual

\[
\begin{align*}
\text{stvib} & \quad \text{store virtual byte integer} \\
\text{stvob} & \quad \text{store virtual byte ordinal} \\
\text{stvls} & \quad \text{store virtual short integer} \\
\text{stvos} & \quad \text{store virtual short ordinal} \\
\text{stv} & \quad \text{store virtual} \\
\text{stvl} & \quad \text{store virtual long}
\end{align*}
\]
store virtual triple
store virtual quad

The store virtual instructions copy the source registers (with the tag bits set to zero) to any object with a valid AD.

4.2.2.3 Store Mixed

store mixed
store mixed long
store mixed quad

The store mixed instructions copy ADs, general data, or a mixture of the two from registers to the current linear address space. The destination tag bits are copied from the source tag bits; meaning that ADs are copied as ADs, and data values are copied as data values.

4.2.2.4 Store Virtual Mixed

store mixed
store mixed long
store mixed quad
store virtual mixed
store virtual mixed long
store virtual mixed quad

The store virtual mixed instructions copy ADs, general data, or a mixture of the two from registers to any object.

4.2.3 Move

The move instructions copy values from a register or group of registers (or small literals) to another register or group of registers.

move word
move long word
move triple word
move quad word

The move (data) instructions zero the tag bit in the destination register or registers.

move mixed word
move mixed long word
move mixed quad word

The move mixed instructions copy the tag bit during the move, meaning that ADs remain ADs, and data values remain data values.

4.2.4 Address Computation

load address
convert address

The lda instruction computes an effective address using one of the addressing modes. A frequent use of this instruction is to load a constant into a register, or to add a large constant to a register.
The cvtadr instructions translates a linear address into a virtual address. The resulting address consists of the AD for the region that contains the linear address and the offset into that region.

### 4.3 Arithmetic

Table 4-1 lists the arithmetic instructions and the data types on which those instructions operate. An "X" in this table indicates that an instruction is provided for the specified operation and data type. An "*" indicates that the specified operation can be performed on the specified data type, but that a unique instruction for this operation is not provided. For example, a specific instruction is not provided that allows two extended-real values to be added together. However, this operation can be carried out with either the add real (addr) or the add long real (addrl) instruction. A "N/A" in this table indicates that the operation is not appropriate for the data type.

<table>
<thead>
<tr>
<th>Arithmetic Operations</th>
<th>Integer</th>
<th>Ordinal</th>
<th>Real</th>
<th>Long Real</th>
<th>Extended Real</th>
</tr>
</thead>
<tbody>
<tr>
<td>Add</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>*</td>
</tr>
<tr>
<td>Subtract</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>*</td>
</tr>
<tr>
<td>Multiply</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>*</td>
</tr>
<tr>
<td>Divide</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>*</td>
</tr>
<tr>
<td>Remainder</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>*</td>
</tr>
<tr>
<td>Modulo</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Shift Left</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Shift Right</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Shift Right Dividing</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Scale</td>
<td>N/A</td>
<td>N/A</td>
<td>X</td>
<td>X</td>
<td>*</td>
</tr>
<tr>
<td>Round</td>
<td>N/A</td>
<td>N/A</td>
<td>X</td>
<td>X</td>
<td>*</td>
</tr>
<tr>
<td>Square Root</td>
<td>N/A</td>
<td>N/A</td>
<td>X</td>
<td>X</td>
<td>*</td>
</tr>
<tr>
<td>Sine</td>
<td>N/A</td>
<td>N/A</td>
<td>X</td>
<td>X</td>
<td>*</td>
</tr>
<tr>
<td>Cosine</td>
<td>N/A</td>
<td>N/A</td>
<td>X</td>
<td>X</td>
<td>*</td>
</tr>
<tr>
<td>Tangent</td>
<td>N/A</td>
<td>N/A</td>
<td>X</td>
<td>X</td>
<td>*</td>
</tr>
<tr>
<td>Arctangent</td>
<td>N/A</td>
<td>N/A</td>
<td>X</td>
<td>X</td>
<td>*</td>
</tr>
<tr>
<td>Exponent</td>
<td>N/A</td>
<td>N/A</td>
<td>X</td>
<td>X</td>
<td>*</td>
</tr>
<tr>
<td>Log</td>
<td>N/A</td>
<td>N/A</td>
<td>X</td>
<td>X</td>
<td>*</td>
</tr>
<tr>
<td>Log Binary</td>
<td>N/A</td>
<td>N/A</td>
<td>X</td>
<td>X</td>
<td>*</td>
</tr>
<tr>
<td>Log Epsilon</td>
<td>N/A</td>
<td>N/A</td>
<td>X</td>
<td>X</td>
<td>*</td>
</tr>
<tr>
<td>Classify</td>
<td>N/A</td>
<td>N/A</td>
<td>X</td>
<td>X</td>
<td>*</td>
</tr>
<tr>
<td>Copy Sign</td>
<td>N/A</td>
<td>N/A</td>
<td>*</td>
<td>*</td>
<td>X</td>
</tr>
<tr>
<td>Copy Reversed Sign</td>
<td>N/A</td>
<td>N/A</td>
<td>*</td>
<td>*</td>
<td>X</td>
</tr>
</tbody>
</table>

A summary of the arithmetic instructions for real (floating-point) data types is provided in Chapter 5. The following sections describe the arithmetic instructions for ordinal and integer data types.
Arithmetic instructions are generally "three-operand" instructions, specifying two source operands and a destination operand. Exceptions are noted in Chapter 17.

### 4.3.1 Add, Subtract, Multiply, and Divide

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>addi</td>
<td>add integer</td>
</tr>
<tr>
<td>addo</td>
<td>add ordinal</td>
</tr>
<tr>
<td>subi</td>
<td>subtract integer</td>
</tr>
<tr>
<td>subo</td>
<td>subtract ordinal</td>
</tr>
<tr>
<td>muli</td>
<td>multiply integer</td>
</tr>
<tr>
<td>mulo</td>
<td>multiply ordinal</td>
</tr>
<tr>
<td>divi</td>
<td>divide integer</td>
</tr>
<tr>
<td>divo</td>
<td>divide ordinal</td>
</tr>
</tbody>
</table>

These instructions operate on 32-bit integer or ordinal operands in registers (or small literals) and store the results in a register. The integer versions generate an integer overflow if the result is outside the range of the destination.

### 4.3.2 Extended Arithmetic

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>addc</td>
<td>add ordinal with carry</td>
</tr>
<tr>
<td>subc</td>
<td>subtract ordinal with carry</td>
</tr>
<tr>
<td>emul</td>
<td>extended multiply</td>
</tr>
<tr>
<td>ediv</td>
<td>extended divide</td>
</tr>
</tbody>
</table>

The `addc` and `subc` instructions add or subtract two operands and a carry bit (in the condition code). If the result generates a carry, the carry bit in the condition code is set. Also, a second condition code bit is set if the operation would have resulted in an integer overflow condition.

These instructions treat the operands as ordinals; however, the indication of overflow in the condition code facilitates a software implementation of extended-integer arithmetic.

The `emul` instruction multiplies two ordinals (each contained in a register), producing a long ordinal result (stored in two registers). The `ediv` instruction divides a long ordinal by an ordinal, producing an ordinal quotient and an ordinal remainder.

### 4.3.3 Remainder and Modulo

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>remi</td>
<td>remainder integer</td>
</tr>
<tr>
<td>remo</td>
<td>remainder ordinal</td>
</tr>
<tr>
<td>modi</td>
<td>modulo integer</td>
</tr>
</tbody>
</table>

The difference between the remainder and modulo instructions lies in the sign of the result. For the `remi` and `remo` instructions, the non-zero remainder has the same sign as the dividend; for the `modi` instruction, the non-zero modulo has the same sign as the divisor.

### 4.3.4 Shift and Rotate

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>shlo</td>
<td>shift left ordinal</td>
</tr>
<tr>
<td>shro</td>
<td>shift right ordinal</td>
</tr>
<tr>
<td>shli</td>
<td>shift left integer</td>
</tr>
<tr>
<td>shri</td>
<td>shift right integer</td>
</tr>
<tr>
<td>shrdi</td>
<td>shift right dividing integer</td>
</tr>
<tr>
<td>rotate</td>
<td>rotate left ordinal</td>
</tr>
</tbody>
</table>
In shlo and shli, zeroes are shifted in from the least significant bit. If the bits shifted out in shli are not the same as the sign bit, an integer overflow exception is generated. In shro, zeroes are shifted in from the most significant bit. In shrli and shrdl, the value of the sign bit is shifted in from the most significant bit. The shrli instruction discards the bits shifted out which has the effect of rounding the result toward negative. Hence, the shrli may generate different result than divi by 2 when the operand is negative. The shrli corrects the result, by adding 1 to the result, if the bits shifted out are non-zero and the operand is negative.

Shli and shrli instructions are equivalent to mull and divi by two.

The rotate instruction rotates the bits of the operand to the left (toward the most-significant bit) by a specified number of bits. Bits shifted beyond the left boundary of the register (bit 31) appear at the right boundary (bit 0).

### 4.4 Decimal

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>dmovt</td>
<td>move and test decimal</td>
</tr>
<tr>
<td>daddc</td>
<td>decimal add with carry</td>
</tr>
<tr>
<td>dsublic</td>
<td>decimal subtract with carry</td>
</tr>
</tbody>
</table>

These instructions operate on 32-bit decimal operands that contain an 8-bit, ASCII-coded decimal in the least-significant byte of the word (as shown in Figure 3-3).

The dmovt instruction moves a decimal operand from one register to another and tests the least significant byte of the operand to determine if it is a decimal digit (0 to 9). It sets the condition code according to the results of the test: 010₂ if the operand contains a decimal digit and 000₂ otherwise.

The daddc and dsublic instructions operate similarly to the addc and subc instructions. They add or subtract two decimal digits plus bit 1 of the condition code (used as a carry-in bit). If the operation produces a decimal carry, the condition code is set accordingly. The subtraction operation is carried out in ten’s-complement arithmetic.

### 4.5 Logical

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>and</td>
<td>A and B</td>
</tr>
<tr>
<td>notand</td>
<td>(not A) and B</td>
</tr>
<tr>
<td>andnot</td>
<td>A and (not B)</td>
</tr>
<tr>
<td>xor</td>
<td>not (A = B)</td>
</tr>
<tr>
<td>or</td>
<td>A or B</td>
</tr>
<tr>
<td>nor</td>
<td>(not A) and (not B), not (A or B)</td>
</tr>
<tr>
<td>xnor</td>
<td>A = B</td>
</tr>
<tr>
<td>not</td>
<td>not A</td>
</tr>
<tr>
<td>notor</td>
<td>(not A) or B</td>
</tr>
<tr>
<td>ornot</td>
<td>A or (not B)</td>
</tr>
<tr>
<td>nand</td>
<td>(not A) or (not B), not (A and B)</td>
</tr>
</tbody>
</table>

These instructions provide logical bit-by-bit operations on the values contained in the registers (or small literals).
4.6 Bit and Bit Field

The bit instructions perform operations on a specific bit in an ordinal operand or on a bit field.

4.6.1 Bit Operations

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>setbit</td>
<td>set bit</td>
</tr>
<tr>
<td>clrbit</td>
<td>clear bit</td>
</tr>
<tr>
<td>notbit</td>
<td>not bit</td>
</tr>
<tr>
<td>chkbit</td>
<td>check bit</td>
</tr>
<tr>
<td>alterbit</td>
<td>alter bit</td>
</tr>
<tr>
<td>scanbit</td>
<td>scan for bit</td>
</tr>
<tr>
<td>spanbit</td>
<td>span over bit</td>
</tr>
</tbody>
</table>

The setbit, clrbit, and notbit instructions set, clear, or complement (toggle) a specified bit in an ordinal.

The chkbit instruction causes the condition code to be set according to the state of a specified bit in a register. The condition code is set to 010\(_2\) if the bit is set and 000\(_2\) otherwise.

The alterbit instruction alters the state of a specified bit in an ordinal according to the condition code. If the condition code is \(x1x_2\), the bit is set; if the condition code is \(x0x_2\), the bit is cleared.

The scanbit and spanbit instructions find the most significant set bit and clear bit, respectively, in an ordinal.

4.6.2 Bit Field Operations

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>extract</td>
<td>Extract bit field</td>
</tr>
<tr>
<td>modify</td>
<td>Modify bit field</td>
</tr>
</tbody>
</table>

The extract instruction converts a specified bit field, taken from an ordinal value, into an ordinal value. In essence, this instruction shifts a bit field in a register to the right and fills in the bits to the left of the bit field with zeros.

The modify instruction copies bits from one register, under control of a mask, into another register. Only the masked bits in the destination register are modified.

4.7 Comparison

Several types of instructions may be used to compare two operands. The following sections describe the compare instructions for ordinal, integer, and AD data types. The compare instructions for real data types are discussed in Chapter 5.

4.7.1 Compare and Conditional Compare

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>cmpi</td>
<td>compare integer</td>
</tr>
<tr>
<td>cmpo</td>
<td>compare ordinal</td>
</tr>
<tr>
<td>concmpi</td>
<td>conditional compare integer</td>
</tr>
<tr>
<td>concmopo</td>
<td>conditional compare ordinal</td>
</tr>
</tbody>
</table>

The compare instructions compare two operands, then set the condition code according to the result. The condition code is set to indicate whether one operand is less than, equal to, or greater than the other operand.
The `cmpi` and `cmipo` instructions simply compare the two operands and set the condition code accordingly.

The `concmpi` and `concmipo` instructions first check the status of bit 2 of the condition code. If it is not set, the operands are compared as with the `cmpi` and `cmipo` instructions. If bit 2 is set, no comparison is performed and the condition code is not changed.

The conditional compare instructions are provided specifically to optimize two-sided range comparisons to check if A is between B and C (that is, $B \leq A \leq C$). Here, a compare instruction (`cmpi` or `cmipo`) is used to check one side of the range (for example, $A \geq B$) and a conditional compare instruction (`concmpi` or `concmipo`) is used to check the other side (for example, $A \leq C$) according to the result of the first comparison.

### 4.7.2 Compare and Increment or Decrement

- `cmpinci`: compare and increment integer
- `cmpinco`: compare and increment ordinal
- `cmpdeci`: compare and decrement integer
- `cmpdeco`: compare and decrement ordinal

These instructions compare two operands, set the condition code according to the results, then increment or decrement one of the operands. These instructions are intended for loop end comparisons.

### 4.7.3 Compare Mixed

- `cmpm`: compare mixed
- `chktag`: check tag

The compare instructions described above do not check the tag bits of the operands: they are assumed to be 0. When the state of the tag bit is important in a comparison, the compare mixed instruction (`cmpm`) is used. This compares two words for either access equality (if the words are both ADs) or data equality (if the words are both general data words).

For example, if the two words are ADs (their tag bits are set to 1), the processor compares the object index field for each word. If the ADs point to the same object, the condition code bits are set to $010_2$. Likewise, if the two words are data words (their tag bits are set to 0), the processor performs a bit-by-bit comparison of the two words, and if the words are equivalent, the condition code bits are set to $010_2$.

If the tag bits of the two words are different, or if the object indices or word values are different, the condition code is set to $000_2$.

The `chktag` instruction checks the tag bit of an operand and set the condition code bits to $010_2$ if the tag bit is 1 and $000_2$ if the tag bit is 0.

### 4.8 String

- `movstr`: move string
- `movqstr`: move quick string
- `fill`: fill string
- `cmpstr`: compare string
- `scanbyte`: scan byte equal
The `movstr` and `movqstr` instructions move a byte string from one location in memory to another. These instructions operate identically except that the `movstr` instruction guarantees that if the strings overlap, no byte in the source string is overwritten until it is copied to the destination string.

The `fill` instruction copies an ordinal operand repeatedly into a byte string in memory.

The `cmpeq` instruction compares two byte strings of equal length, and then sets the condition code to show whether or not the strings are identical.

The `scanbyte` instruction performs a byte-by-byte comparison of two ordinals to determine if any two corresponding bytes are equal. The condition code is set according to the results of the comparison.

### 4.9 Conversion

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>cvtri</td>
<td>convert real to integer</td>
</tr>
<tr>
<td>cvtril</td>
<td>convert real to integer long</td>
</tr>
<tr>
<td>cvtzri</td>
<td>convert truncated real to integer</td>
</tr>
<tr>
<td>cvtzril</td>
<td>convert truncated real to integer long</td>
</tr>
<tr>
<td>cvtir</td>
<td>convert integer to real</td>
</tr>
<tr>
<td>cvtirl</td>
<td>convert integer long to real</td>
</tr>
</tbody>
</table>

These instructions convert data between integers and floating-point numbers (reals). They are discussed in detail in Chapter 5.

### 4.10 Branch

The branch instructions allow the program flow to be altered by explicitly modifying the IP. The processor provides three types of branch instructions:

- unconditional branch
- conditional branch
- compare and branch

Most of the branch instructions specify the target IP with a signed displacement to be added to the current IP. Extended branch instructions specify the memory address of the target IP using one of the addressing modes.

#### 4.10.1 Unconditional Branch

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>b</td>
<td>Branch</td>
</tr>
<tr>
<td>bx</td>
<td>Branch Extended</td>
</tr>
<tr>
<td>bal</td>
<td>Branch and Link</td>
</tr>
<tr>
<td>balx</td>
<td>Branch and Link Extended</td>
</tr>
</tbody>
</table>

The `b` and `bx` instructions cause program execution to jump to the specified target IP.

The `bal` and `balx` instructions store the address of the next instruction in a register, then jump to the target IP. For the `bal` instruction, the RIP is automatically stored in register G14. For the `balx` instruction, the RIP is stored in the destination register of the instruction. As described in Chapter 7, the branch and link instructions provide an alternate method of performing proce-
dure calls that do not use the processor's call/return mechanism. The saved instruction address is used as a return IP.

The bx and balx instructions can be made IP-relative by using the IP with displacement addressing mode.

### 4.10.2 Conditional Branch

With the conditional branch (branch if) instructions, the processor checks the condition code. If the condition code "matches" the mask value specified in the instruction, the processor jumps to the target IP. These instructions use the displacement plus IP method of specifying the target IP:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>be</td>
<td>branch if equal</td>
</tr>
<tr>
<td>bne</td>
<td>branch if not equal</td>
</tr>
<tr>
<td>bl</td>
<td>branch if less</td>
</tr>
<tr>
<td>ble</td>
<td>branch if less or equal</td>
</tr>
<tr>
<td>bg</td>
<td>branch if greater</td>
</tr>
<tr>
<td>bge</td>
<td>branch if greater or equal</td>
</tr>
<tr>
<td>bo</td>
<td>branch if ordered</td>
</tr>
<tr>
<td>bno</td>
<td>branch if unordered</td>
</tr>
</tbody>
</table>

Refer to Section 6.4 for an explanation of the condition-code bits.

The bo and bno instructions refer to comparisons of real numbers. Ordered and unordered real numbers are described in Chapter 5.

### 4.10.3 Compare and Branch

The compare and branch instructions compare two operands, then branch according to the results. There are three subtypes of instructions in this group: compare integer, compare ordinal, and check bit.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>cmpibe</td>
<td>compare integer and branch if equal</td>
</tr>
<tr>
<td>cmpibne</td>
<td>compare integer and branch if not equal</td>
</tr>
<tr>
<td>cmpibl</td>
<td>compare integer and branch if less</td>
</tr>
<tr>
<td>cmpible</td>
<td>compare integer and branch if less or equal</td>
</tr>
<tr>
<td>cmpibge</td>
<td>compare integer and branch if greater</td>
</tr>
<tr>
<td>cmpibdge</td>
<td>compare integer and branch if greater or equal</td>
</tr>
<tr>
<td>cmpibbo</td>
<td>compare integer and branch if ordered</td>
</tr>
<tr>
<td>cmpibbno</td>
<td>compare integer and branch if unordered</td>
</tr>
<tr>
<td>cmpobe</td>
<td>compare ordinal and branch if equal</td>
</tr>
<tr>
<td>cmpobne</td>
<td>compare ordinal and branch if not equal</td>
</tr>
<tr>
<td>cmpobl</td>
<td>compare ordinal and branch if less</td>
</tr>
<tr>
<td>cmpoble</td>
<td>compare ordinal and branch if less or equal</td>
</tr>
<tr>
<td>cmpobge</td>
<td>compare ordinal and branch if greater</td>
</tr>
<tr>
<td>cmpobdge</td>
<td>compare ordinal and branch if greater or equal</td>
</tr>
<tr>
<td>bbs</td>
<td>check bit and branch if set</td>
</tr>
<tr>
<td>bbc</td>
<td>check bit and branch if clear</td>
</tr>
</tbody>
</table>

With the compare-ordinal-and-branch and compare-integer-and-branch instructions, two operands are compared and the condition code is set, as with the compare instructions described earlier in this chapter. A conditional branch is then executed as with the conditional branch (branch if) instructions.
With the check-bit-and-branch instructions, one operand specifies a bit to be checked in the other operand. The condition code is set according to the state of the specified bit (that is, \(010_2\) if the bit is set and \(000_2\) if the bit is clear). A conditional branch is then executed according to the setting of the condition code.

### 4.10.4 Conditional Faults

<table>
<thead>
<tr>
<th>Fault Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>faulte</td>
<td>fault if equal</td>
</tr>
<tr>
<td>faultne</td>
<td>fault if not equal</td>
</tr>
<tr>
<td>faultl</td>
<td>fault if less</td>
</tr>
<tr>
<td>faultle</td>
<td>fault if less or equal</td>
</tr>
<tr>
<td>faultg</td>
<td>fault if greater</td>
</tr>
<tr>
<td>faultge</td>
<td>fault if greater or equal</td>
</tr>
<tr>
<td>faulto</td>
<td>fault if ordered</td>
</tr>
<tr>
<td>faultno</td>
<td>fault if unordered</td>
</tr>
</tbody>
</table>

The conditional fault instructions generate a fault according to the state of the condition code.

For further information about faults and fault-related instructions, see Chapter 10.

### 4.10.5 Conditional Tests

<table>
<thead>
<tr>
<th>Test Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>teste</td>
<td>test if equal</td>
</tr>
<tr>
<td>testne</td>
<td>test if not equal</td>
</tr>
<tr>
<td>testl</td>
<td>test if less</td>
</tr>
<tr>
<td>testle</td>
<td>test if less or equal</td>
</tr>
<tr>
<td>testg</td>
<td>test if greater</td>
</tr>
<tr>
<td>testge</td>
<td>test if greater or equal</td>
</tr>
<tr>
<td>testo</td>
<td>test if ordered</td>
</tr>
<tr>
<td>testno</td>
<td>test if unordered</td>
</tr>
</tbody>
</table>

These instructions cause a TRUE (value 1) to be stored in a destination register if the condition code matches the mask specified in the instruction. Otherwise, a FALSE (value 0) is stored in the register.

### 4.11 Call and Return

The call/return mechanism makes calls to procedures; these procedures may be located in the current linear address space (a "local" call), or in another linear address space (a "subsystem" call). The local call/return mechanism is described in detail in Chapter 6, while the subsystem call/return mechanism is described in detail in Chapter 7.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>call</td>
<td>call</td>
</tr>
<tr>
<td>callx</td>
<td>call extended</td>
</tr>
<tr>
<td>calld</td>
<td>call domain</td>
</tr>
<tr>
<td>calls</td>
<td>call system</td>
</tr>
<tr>
<td>ret</td>
<td>return</td>
</tr>
</tbody>
</table>

The call and callx instructions call local procedures (procedures in the current linear address space). The call instruction specifies the target procedure by adding a signed displacement to the IP. The callx instruction uses an address mode to specify the target procedure. For these instructions, a new set of local registers and a new stack frame are allocated for the called procedure.
The `call`d instruction calls a procedure in another subsystem. This instruction switches to another linear address space. One of the operands for this instruction specifies a special data structure called a domain object. The domain object specifies the ADs for regions 0, 1, and 2 of the target linear address space (Region 2 is selected indirectly by means of a subsystem ID.) The domain object also provides a procedure table, which contains pointers to procedures in the selected subsystem. Another operand in the `call`d instruction selects a procedure entry from the procedure table.

The `call`s instruction operates similarly to the `call`d instruction, except that the system domain is used instead. The system domain is a special domain that is shared by all processes.

The `ret` instruction performs a return from a called procedure to the calling procedure (the procedure that made the call). This instruction obtains its target IP (return IP) from linkage information that was saved for the calling procedure. The `ret` instruction is used to return from local, subsystem, supervisor, and from implicit calls to interrupt and fault handlers.

### 4.12 Execution Environment Management

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>modac</code></td>
<td>modify arithmetic controls</td>
</tr>
<tr>
<td><code>flushreg</code></td>
<td>flush local registers</td>
</tr>
<tr>
<td><code>ldesp</code></td>
<td>load control-stack pointer</td>
</tr>
</tbody>
</table>

The `modac` instruction modifies the arithmetic controls register under the control of a mask. See Section 6.4 for details.

The `flushreg` instruction stores the contents of all the local register sets, except the current set, in the register save area of their associated stack frames, and forces these register sets to be restored from memory upon return. This is necessary in order to access or modify the value of a local register in a previous frame. If this instruction is not executed, accessing a previous stack frame may not necessarily access the corresponding local register value, since some stack frames are cached. See Appendix B for details.

The subsystem procedure mechanism maintains extra linkage information in a special stack called the "control stack". (The control stack is contained in a per-process environment table and is described in Section 7.3.3.) An on-chip control stack pointer is maintained for the control stack of the current process. The `ldesp` instruction returns the current control stack pointer independent of whether the value is on-chip or not.

### 4.13 Debug

Debugging and monitoring of program activity is supported through the use of trace events. The following instructions support these debugging and monitoring tools:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>modtc</code></td>
<td>modify trace controls</td>
</tr>
<tr>
<td><code>mark</code></td>
<td>mark</td>
</tr>
<tr>
<td><code>fmark</code></td>
<td>force mark</td>
</tr>
</tbody>
</table>

The trace functions are controlled through the process trace controls for the current process. Some of the trace-control bits allow various types of tracing to be enabled or disabled. Other bits act as flags to indicate when an enabled trace event has been detected. Trace controls are described in Chapter 11.
The **modtc** instruction modifies the bits in the process trace controls.

The **mark** instruction generates a breakpoint trace event if the breakpoint trace mode is enabled. The **fmark** instruction generates a breakpoint trace event independent of the state of the breakpoint trace mode flag. These two instructions allow a breakpoint to be placed anywhere in a program.

### 4.14 Object Management

- **cread** create AD
- **restrict** restrict rights
- **amplify** amplify rights
- **inspace** inspect access
- **ldtto** load type definition object

The **cread** instruction allows a privileged operating system module to create an AD. Here, the procedure presents a general data word to the processor that contains an object index. The instruction then sets the tag bit to 1 and the rights bits set to read only.

The **restrict** and **amplify** instructions allow a software module to restrict or amplify, respectively, the access rights of an AD that it possesses.

The **inspace** returns the respective page rights of a specified page of an object. This instruction is used in system software to check the accessibility of a location.

When a software module creates an object and AD, it has the option of including typing information for the object in the form of a type definition object (TDO) and its associated AD. The **ldtto** instruction loads the AD of the TDO associated with a particular object into a destination register.

### 4.15 Atomic Instructions

- **atadd** atomic add
- **atmod** atomic modify
- **atrep** atomic replace mixed

The atomic instructions perform read-modify-write operations on operands in memory. These instructions provide primitive operations for synchronization among multiple processors in a shared-memory system.

There are three atomic instructions: atomic add (**atadd**), atomic modify (**atmod**), and atomic replace mixed (**atrep**). The **atadd** instruction causes an operand to be added to the value in the specified memory location. The **atmod** causes bits in the specified memory location to be modified under control of a mask.

The **atadd** and **atmod** instructions assume that the target word in memory is a general data word and always clears the tag bit. The **atrep** instruction replaces a word in memory (including its tag bit) with a source operand. This instruction atomically inserts an AD directly into a memory location.
4.16 Process Management

Several instructions are available for process management. These instructions do not dictate a particular process management scheme. Instead they provide support for a wide variety of process management mechanisms. These instructions can be divided into two groups:

- process control
- interprocess communication

Process management instructions must have access to the correct valid address descriptors. Address descriptors are available only in supervisor mode on systems with "tag mode" disabled, or to any process under defined conditions if "tag mode" is enabled. See Section 16.3 for details.

Process management is described in detail in Chapters 15 and 16.

4.16.1 Process Control

The following instructions provide process control services:

- `saveprs` save process
- `resumprs` resume process
- `schedprs` schedule process
- `sendserv` send service
- `ldtime` load process time
- `modpc` modify process controls
- `ldglobals` load from process globals

Three data structures are used for process control: a process object, a process global object, and a dispatching port. The process object maintains information about the process, such as the status of the execution environment when the process was last suspended, and system resources allocated to the process. The process global object provides storage global information associated with the process. The dispatching port is used for queuing processes that are waiting for execution.

The `resumprs` instruction switches to the specified process. The `saveprs` instruction causes the current state of the currently running process to be saved in the process object.

These two instructions perform roughly the same functions as the RESUME and SAVE functions of most UNIX™ kernels. A dispatching port is not needed with these instructions.

The `schedprs` instruction causes a process to be enqueued at a dispatching port.

The `sendserv` instruction suspends the current process and sends a message to the specified communication port.

The `ldtime` instruction accesses the execution time of a process.

The `modpc` instruction reads and optionally modifies the contents of the process controls for the currently running process.

The `ldglobals` instruction reads a word from the process globals object of the current process.
4.16.2 Interprocess Communication

Two techniques are available for communication among processes: semaphores and communication ports.

4.16.2.1 Semaphores

<table>
<thead>
<tr>
<th>wait</th>
<th>wait</th>
</tr>
</thead>
<tbody>
<tr>
<td>condwait</td>
<td>conditional wait</td>
</tr>
<tr>
<td>signal</td>
<td>signal</td>
</tr>
</tbody>
</table>

Counting semaphores are supported for synchronization among processes. A semaphore contains a queue for waiting processes.

The `wait` instruction attempts to decrement the semaphore count. If the semaphore count is non-zero, the count is decremented, and the process continues execution. If the count is zero, the current process suspends and is queued to the semaphore. The process is then said to be blocked.

The `condwait` instruction performs the same function as the `wait` instruction, except that the process never blocks. Instead, the condition code is set to indicate whether or not operation is successful or not.

The `signal` instruction releases a semaphore by incrementing the semaphore count if there is no waiting process. Otherwise, the highest priority process is unblocked and rescheduled.

4.16.2.2 Ports

A port is similar to a semaphore except that a port also provides a message-passing mechanism. A port can be used both for synchronizing processes and as a means of passing messages among processes. Messages are objects and contain their own queuing space.

<table>
<thead>
<tr>
<th>receive</th>
<th>receive</th>
</tr>
</thead>
<tbody>
<tr>
<td>condrec</td>
<td>conditional receive</td>
</tr>
<tr>
<td>send</td>
<td>send</td>
</tr>
<tr>
<td>sendserv</td>
<td>send service</td>
</tr>
</tbody>
</table>

With the `receive` instruction, the specified port is checked for a message. If a message is queued at the port, the message is loaded into a specified register and the current process continues execution. If the message queue is empty, the current process is suspended, and queued at the communication port, thus blocking the process.

The `condrec` instruction is similar to the `receive` instruction except that the process is not blocked if the message queue is empty. Instead the condition code is set to indicate whether or not a message has been received.

The `send` instruction sends a message to a specified communication port. If there are no processes at the port waiting for messages, the message is queued at the port and the current process continues. If there are queued processes at the port, the first process in the queue is unblocked, given the message, and rescheduled at the dispatching port. The current process is then resumed.
This chapter describes the floating-point processing capabilities. The subjects discussed include the real number data types, the execution environment for floating-point operations, the floating-point instructions, and fault and exception handling.

5.1 Introducing the Floating-Point Architecture

The floating-point architecture is designed to allow a convenient implementation of the IEEE Standard for Binary Floating-Point Arithmetic (ANSI/IEEE Standard 754-1985). This hardware architecture, along with a small amount of software support, conforms to the IEEE standard and provides support for the following data structures and operations:

- Real (32-bit), long real (64-bit), and extended real (80-bit) floating-point number formats
- Add, subtract, multiply, divide, square root, remainder, and compare operations
- Conversion between integer and floating-point formats
- Conversion between different floating-point formats
- Handling of floating-point exceptions, including non-numbers (NaNs)

The software to support the floating-point architecture is needed primarily to handle conversions between real numbers and decimal strings.

In addition, the floating-point architecture supports several functions that go beyond the IEEE standard. These functions fall into two categories:

- functions recommended in the appendix to the IEEE standard, such as copy sign and classify, and
- commonly used transcendental functions, including trigonometric, logarithmic, and exponential functions.

5.2 Real Numbers and Floating-Point Format

This section provides an introduction to real numbers and how they are represented in floating-point format. Readers who are already familiar with numeric processing techniques and the IEEE standard may wish to skip this section.

5.2.1 Real Number System

As shown at the top of Figure 5-1, the real-number system comprises the continuum of real numbers from minus infinity (−∞) to plus infinity (+∞).
Because the size and number of registers that any computer can have is limited, only a subset of the real-number continuum can be used in real-number calculations. As shown at the bottom of Figure 5-1, the subset of real numbers represents an approximation of the real number system. The range and precision of this real-number subset is determined by the format used to represent real numbers.

5.2.2 Floating-Point Format

To increase the speed and efficiency of real number computations, real numbers are typically represented in a binary floating-point format. In this format, a real number has three parts: a sign, a significand, and an exponent. Figure 5-2 shows the binary floating-point format. This format conforms to the IEEE standard.

\[ \text{real value} = (-1)^{\text{sign}} \times \text{significand} \times 2^{\text{exponent}} \]

The sign is a binary value that indicates whether the number is positive (0) or negative (1). The significand has two parts: a one-bit binary integer (also referred to as the j-bit) and a binary fraction. The j-bit is often not represented, but instead is an implied value. The exponent is a binary integer that represents the base-2 power to which the significand is raised.
Table 5-1 shows how the real number 201.187 (in ordinary decimal format) is stored in floating-point format. The table lists a progression of real number notations that leads to the storage format. In this format, the binary real number is normalized and the exponent is biased.

![Figure 5-2. Binary Floating-Point Format](image)

<table>
<thead>
<tr>
<th>NOTATION</th>
<th>VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>ORDINARY DECIMAL</td>
<td>201.187</td>
</tr>
<tr>
<td>SCIENTIFIC DECIMAL</td>
<td>2.01187E+2</td>
</tr>
<tr>
<td>SCIENTIFIC BINARY</td>
<td>1.100100010111111E+11</td>
</tr>
<tr>
<td>SCIENTIFIC BINARY (BIASED EXPONENT)</td>
<td>1.100100010111111E+10</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SIGN</th>
<th>BIASED EXPONENT</th>
<th>SIGNIFICAND</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>10000110</td>
<td>100100100111111</td>
</tr>
</tbody>
</table>

5.2.2.1 Normalized Numbers

In most cases, real numbers are represented in normalized form. This means that except for zero, the significand is always made up of an integer of 1 and a fraction as follows:

1.fff...ff

For values less than 1, leading zeros are eliminated. (For each leading zero eliminated, the exponent is decremented by one.)

Representing numbers in normalized form maximizes the number of significant digits that can be accommodated in a significand of a given width. To summarize, a normalized real number consists of a normalized significand that represents a real number between 1 (inclusive) and 2 (exclusive) and an exponent that gives the number's binary point.

5.2.2.2 Biased Exponent

Exponents are represented in a biased form. This means that a constant is added to the actual exponent so that the biased exponent is always a positive number. This allows two real numbers (of the same format and sign) to be compared as if they are unsigned binary integers. The value of the biasing constant depends on the number of bits available for representing exponents in the floating-point format being used. The biasing constant is chosen so that the smallest normalized number can be reciprocated without overflow.
5.2.3 Real Number and Non-Number Encodings

The real numbers that are encoded in the floating-point format described above are generally divided into three classes: ±0, ± nonzero-finite numbers, and ±∞. Encodings for non-numbers (NaNs) are also defined. The term NaN stands for "Not a Number."

Figure 5-3 shows how the encodings for these numbers and non-numbers fit into the real number continuum. The encodings shown here are for the IEEE single-precision (32-bit) format, where the term "s" indicates the sign bit, "e" the biased exponent, and "f" the fraction. (The exponent values are given in decimal.)

5.2.3.1 Signed Zeros

Zero can be represented as a +0 or a -0 depending on the sign bit. Both encodings are equal in value, but may produce different results depending on the operation. The sign of a zero result depends on the operation being performed and the rounding mode being used. The sign of a zero may indicate the direction from which underflow occurred, or it may indicate the sign of an ∞ that has been reciprocated.

5.2.3.2 Signed, Nonzero, Finite Values

The class of signed, nonzero, finite values is divided into two groups: normalized and denormalized. The normalized finite numbers comprise all the nonzero finite values that can be encoded in a normalized real number format. In the 32-bit form shown in Figure 5-3, this group of numbers includes all the numbers with biased exponents ranging from 1 to 254 (unbiased, the exponent range is from -126 to +127).

5.2.3.3 Denormalized Numbers

When real numbers become very close to zero, the normalized-number format can no longer be used to represent the numbers. This is because the range of the exponent is not large enough to compensate for shifting the binary point to the right to eliminate leading zeros. Denormalized numbers are used to represent values between 0 and the smallest normalized number.
Figure 5-3. Real Numbers and NaNs

When the biased exponent is zero, smaller numbers can only be represented by making the integer bit (and perhaps other leading bits) of the significand zero. The numbers in this range are called denormalized numbers. The use of leading zeros with denormalized numbers allows smaller numbers to be represented. However, this denormalization causes a loss of precision (the number of significant bits in the fraction is reduced by the leading zeros).

When performing normalized floating-point computations, operations are normally performed on normalized numbers and produce normalized numbers as results. Denormalized numbers represent an underflow condition.

A denormalized number is computed through a technique called gradual underflow. Table 5-2 gives an example of gradual underflow in the denormalization process. Here the 32-bit format is being used, so the minimum exponent (unbiased) is \(-126_{10}\). The true result in this example requires an exponent of \(-129_{10}\) in order to have a normalized number. Since \(-129_{10}\) is beyond the allowable exponent range, the result is denormalized by inserting leading zeros until the minimum exponent of \(-126\) is reached.

Table 5-2. Denormalization Process

<table>
<thead>
<tr>
<th>Operation</th>
<th>Sign</th>
<th>Exponent*</th>
<th>Significand</th>
</tr>
</thead>
<tbody>
<tr>
<td>True Result</td>
<td>0</td>
<td>-129</td>
<td>1.01011100...00</td>
</tr>
<tr>
<td>Denormalize</td>
<td>0</td>
<td>-128</td>
<td>0.101011100...00</td>
</tr>
<tr>
<td>Denormalize</td>
<td>0</td>
<td>-127</td>
<td>0.0101011100...00</td>
</tr>
<tr>
<td>Denormalize</td>
<td>0</td>
<td>-126</td>
<td>0.00101011100...00</td>
</tr>
<tr>
<td>Denormalize Result</td>
<td>0</td>
<td>-126</td>
<td>0.00101011100...00</td>
</tr>
</tbody>
</table>
5.2.4 Signed Infinities

Arithmetic on infinities is defined as the limiting case of real arithmetic with operands of arbitrarily large magnitude. Negative infinity is less than every finite number. Positive infinity is greater than every finite number. Arithmetic on infinity is always exact and generates no exceptions except the cases noted in Section 5.10.3. Infinity is always represented by a zero fraction and the maximum biased exponent allowed in the specified format (e.g., 255 \text{ for the 32-bit format}).

Whereas denormalized numbers represent an underflow condition, the two infinity numbers represent the result of an overflow condition. Here, the normalized result of a computation has a biased exponent greater than the largest allowable exponent for the selected result format.

5.2.5 NaNs

Since NaNs are non-numbers, they are not part of the real number line. In Figure 5-3, the encoding space for NaNs in the floating-point formats is shown above the ends of the real number line. This space includes any value with the maximum allowable biased exponent and a non-zero fraction. (The sign bit is ignored for NaNs.)

The IEEE standard defines two specific NaN values: a quiet NaN (QNaN) and a signaling NaN (SNaN). A QNaN is a NaN with the most significant fraction bit set; a SNaN is a NaN with the most significant fraction bit clear. QNaNs are allowed to propagate through most arithmetic operations without signaling an exception. SN NaNs signal an invalid-operation exception whenever they appear as operands in arithmetic operations. Exceptions are discussed in Section 5.10.

Section 5.9 provides detailed information on how the NaNs are handled.

5.3 Real Data Types

Three real-number data formats are supported: real, long real, and extended real. These formats correspond directly to the single-precision, double-precision, and double-extended precision formats in the IEEE standard. Figure 5-4 shows these data formats and gives the resolution that each provides.
For the real and long-real formats, only the fraction is given for the significand. The integer is assumed to be 1 for all numbers except 0 and denormalized finite numbers.

For the extended-real format, the integer is contained in bit 63, and the most-significant fraction bit is bit 62. Here, the integer is explicitly set to 1 for normalized numbers, infinities, and NaNs, and to 0 for zero and denormalized numbers.

Table 5-3 shows the encodings for all the classes of real numbers (that is, zero, denormalized finite, normalized finite, and $\infty$) and NaNs, for each of the three real data-types.
### Table 5-3. Real Numbers and NaN Encodings

<table>
<thead>
<tr>
<th>CLASS</th>
<th>SIGN</th>
<th>BIASED EXPONENT</th>
<th>INTEGER</th>
<th>FRACTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>+ ∞</td>
<td>0</td>
<td>11...11</td>
<td>1</td>
<td>11...11</td>
</tr>
<tr>
<td>+ NORMALS</td>
<td>.</td>
<td>.</td>
<td>.</td>
<td>.</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>00...01</td>
<td>1</td>
<td>00...00</td>
</tr>
<tr>
<td>+ DENORMALS</td>
<td>.</td>
<td>.</td>
<td>.</td>
<td>.</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>00...00</td>
<td>0</td>
<td>11...11</td>
</tr>
<tr>
<td>+ ZERO</td>
<td>0</td>
<td>00...00</td>
<td>0</td>
<td>00...00</td>
</tr>
<tr>
<td>- ZERO</td>
<td>1</td>
<td>00...00</td>
<td>0</td>
<td>00...00</td>
</tr>
<tr>
<td>- DENORMALS</td>
<td>1</td>
<td>00...00</td>
<td>0</td>
<td>00...01</td>
</tr>
<tr>
<td></td>
<td>.</td>
<td>.</td>
<td>.</td>
<td>.</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>00...00</td>
<td>0</td>
<td>11...11</td>
</tr>
<tr>
<td>- NORMALS</td>
<td>.</td>
<td>.</td>
<td>.</td>
<td>.</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>11...10</td>
<td>1</td>
<td>11...11</td>
</tr>
<tr>
<td>- ∞</td>
<td>1</td>
<td>11...11</td>
<td>1</td>
<td>00...00</td>
</tr>
<tr>
<td>NaN</td>
<td>SNaN</td>
<td>11...11</td>
<td>1</td>
<td>0X...XX²</td>
</tr>
<tr>
<td></td>
<td>QNaN</td>
<td>11...11</td>
<td>1</td>
<td>1X...XX</td>
</tr>
</tbody>
</table>

#### Notes:
1. Integer is implied for real and long real formats and is not stored.
2. Fraction for SNaN must be non-zero.

Where the value is listed as signed, s=0 represents positive, s=1 represents negative.

A real is a 32-bit binary floating-point number. Bit 31 is the sign (s), bits 23-30 are a biased exponent (e), and bits 0-22 are the fraction (f). The value of an occurrence of a real is as follows:

- If e=255 and f is nonzero, value is NaN, regardless of the sign.
- If e=255 and f = 0, value is signed infinity.
- If 0<e<255, value is signed (1.f*2**(e-127)).

---

REAL: [8 BITS] [23 BITS]
LONG REAL: [11 BITS] [52 BITS]
EXTENDED REAL: [15 BITS] [63 BITS]
• If e=0 and f is nonzero, value is signed (0.f*2**(−126)). This is called a denormalized number.
• If e=0 and f=0, value is signed zero.

A long_real is a 64-bit binary floating-point number. Bit 63 is the sign (s), bits 52-62 are the biased exponent (e), and bits 0-51 are the fraction (f). The value of an occurrence of a long_real data type is as follows:

• If e=2047 and f is nonzero, value is NaN, regardless of the sign.
• If e=2047 and f = 0, value is signed infinity.
• If 0<=e<2047, value is signed (1.f*2**(e-1023)).
• If e=0 and f is nonzero, value is signed (0.f*2**(−1022)). This is called a denormalized number.
• If e=0 and f=0, value is signed zero.

An extended_real is an 80-bit binary floating-point number satisfying the requirement for the implementation-dependent "double-extended" type specified in the IEEE standard. Bit 79 is the sign (s), bits 64-78 are the biased exponent (e), bit 63 is the integer part (j), and bits 0-62 are the fraction (f). The value of an occurrence of an extended_real data type is as follows:

• If e=32767 and j=1 and f is nonzero, value is NaN, regardless of the sign.
• If e=32767 and j=1 and f=0, value is signed infinity.
• If 0<=e<32767 and j=1, value is signed (j.f*2**(e-16383)).
• If e=0 and j or f is nonzero, value is signed (j.f * 2**(−16382)). This is called a denormalized number.
• If e=0 and j=0 and f=0, value is signed zero.
• If e is nonzero and j=0, value is a reserved encoding.

5.4 Execution Environment for Floating-Point Operations

The floating-point processing capabilities are completely integrated into the execution environment. Operations on floating-point numbers are carried out using the same registers that are used for ordinals and integers. In addition, four floating-point registers have been provided for extended-precision floating-point arithmetic.

The following sections describe the handling of floating-point operations.

5.4.1 Registers

All of the global, local, and floating-point registers can be used for floating-point operations. When using global or local registers, real values (32 bits) are contained in one register, long-real values (64 bits) are contained in two successive registers, and extended-real values (80 bits) are contained in three successive registers.

Figure 5-5 shows how the three forms of the real data type are encoded when stored in global and local registers. Note that long-real values must be aligned on even-numbered register boundaries (g0, g2, ...). Extended-real values must be aligned on register boundaries that are an integral multiple of four (g0, g4, ...).
Real values in the floating-point registers are always in the extended-real format. When a real or long-real value is moved from global or local registers to a floating-point register, the value is automatically reformatted for the extended-real format.

5.4.2 Loading and Storing Floating-Point Values

Floating-point values are loaded from memory into global or local registers using the load (ld), load long (ldl), and load triple (ldt) instructions. Likewise, floating-point values in global or local registers are stored in memory using the store (st), store long (srl), and store triple (stt) instructions.

Loading an extended-real floating-point value into a floating-point register requires two steps (two instructions). First, the extended-real value must be loaded from memory into global or local registers. Then, the value must be moved to the floating-point register using a move extended-real (movre) instruction.

A similar two-step procedure is required to store an extended-real value from a floating-point register into memory. The value must first be moved into global or local registers (using a movre instruction), then stored in memory.

This two-step method for moving values from memory into floating-point registers and vice versa may seem a little cumbersome; however, in practice it generally is not. Floating-point registers are most often used to store and accumulate intermediate results of computations. The contents of these registers are not normally stored in memory.
This chapter describes the basic execution environment, how the processor executes instructions, and how the processor manipulates data. This chapter discusses the linear address space, the register model, the instruction pointer, and the arithmetic controls.

6.1 Overview of the Execution Environment

The environment when executing an instruction is shown in Figure 6-1. An execution environment consists of a $2^{32}$-byte linear address space, a set of global and floating-point registers, an instruction pointer, and an arithmetic controls register.

An execution environment corresponds to a process-wide address space in other architectures. Multiple address spaces may be available to a process, but only one address space can be active at a time. Transfers from one address space to another address space are described in Chapter 7.
6.2 Register Model

The register model consists of 16 global registers and 4 floating-point registers that are accessible across procedure boundaries, and 16 local (or frame) registers that created newly for each procedure.

At any instant, an instruction can address 36 of these registers as follows.

<table>
<thead>
<tr>
<th>Register Type</th>
<th>Register Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>Global Register</td>
<td>G0 .. G15</td>
</tr>
<tr>
<td>Floating Point Register</td>
<td>FP0 .. FP3</td>
</tr>
<tr>
<td>(floating-point operand)</td>
<td></td>
</tr>
<tr>
<td>Local Register</td>
<td>L0 .. L15</td>
</tr>
</tbody>
</table>

The global registers and local registers are collectively referred to as the "general registers". Some addressing modes refer to general registers, to distinguish them from the floating-point registers.

6.2.1 Global Registers

Each process has 16 associated global registers; they are saved in the process object (Chapter 15) when the process is not executing.

Of the 16 32-bit registers, g15 contains the current frame pointer (FP) and g0 through g14 are general-purpose registers. The FP contains the linear address of the current (topmost) stack frame. Since stack frames are aligned to 64-byte boundaries, the low-order 6 bits of FP are ignored and always interpreted to be zero. (The alignment of the FP and the number of ignored FP bits may change in future releases.) The FP is adjusted automatically upon each call and return, and should not otherwise be modified.

6.2.2 Floating Point Registers

Each process has four associated floating-point registers; they are saved in the process object (as described in Chapter 15) when the process is not executing.

Floating point numbers are stored in "extended real" format in the floating-point registers. Floating point registers are accessible as operands in floating-point instructions, but such instructions may also use the general registers.

6.2.3 Local (or Frame) Registers

Registers l0 through l15 (the local registers) are allocated on procedure calls and deallocated on returns.

Multiple banks of local registers are provided (four in this release, but future releases may provide a different number). When necessary, these registers are saved to and restored from the first 16 words of the stack frame, where register l0 is mapped into linear address FP+0 to FP+3, register l1 is mapped into linear address FP+4l to FP+4l+3, and so on.

For most programs, the existence of the multiple register sets and the saving/restoring of them in the stack frames should be transparent. However, in some cases it may not be transparent. For example:

- When a stack frame is allocated as a result of a procedure call, the local registers are not necessarily cleared nor initialized from the memory values. Thus, the initial contents of a local register (other than those altered by the call operation) are unpredictable.
The local registers are not associatively mapped into the frames; loading (or storing) a value from (or into) the first 16 words of a frame is not guaranteed to access (or modify) the associated register.

A deallocated stack frame does not necessarily contain the local registers from the called procedure. Local registers are not necessarily flushed before a ret call.

To access or modify the local registers of a previous frame, first precede the access or modification with a flushreg instruction. The flushreg instruction writes all register sets to their associated stack frames in memory. However, the current frame cannot be accessed in this way. Use register references instead.

To modify the previous FP (in register 10), follow the modification with a flushreg instruction, or else the behavior of the ret instruction is not predictable.

The current FP (in register g15) cannot be modified by writing into the register. Instead, a routine must be called that modifies its previous FP (in register 10), and then returns.

6.2.4 Register Alignment for Multiple Word Operands

An operand in an instruction ranges from 1 to 4 words. When multiple registers are needed for an operand, the lowest-numbered register is specified in the instruction, and additional consecutively higher registers are used as needed. The lowest-numbered register must be an even-numbered register (10, 12, 14, and so on, or g0, g2, g4, and so on) if two registers are needed. Similarly, the lowest-numbered register must be a multiple of four register (10, 14, 18, and so on, or g0, g4, g8, and so on) if three or four registers are needed. Failure to properly align either a source or destination will produce unpredictable results (including possibly a fault).

6.3 Instruction Pointer

The IP is the linear address (using the current linear address map) of the current instruction. Since instructions must begin on word (4-byte) boundaries, the two low-order bits of IP are presumed to be zero, and ignored.

6.4 Arithmetic Controls

The Arithmetic Controls (AC) controls the arithmetic and faulting properties of the numeric instructions, and retains the current condition codes. No faults are generated when the bits of the arithmetic controls are explicitly modified. When a process is suspended, the AC is saved in the process object.
The AC contains the following information. All unused bits are reserved and should be set to zero.

- **Condition Code** (bits 0-2). A set of flags set by comparison (and other) instructions and examined by conditional-branch (and other) instructions.

- **Arithmetic Status** (bits 3-6). This field is altered as an indicator by certain floating-point instructions.

- **Integer Overflow Flag** (bit 8). This flag is set whenever an integer overflow occurs and the mask is set. The flag is cleared only by explicit instructions.

- **Integer Overflow Mask** (bit 12). If set, an integer overflow does not generate an *Arithmetic* fault. If S is the destination size, the S least-significant bits of the result are stored in the destination unless otherwise noted.

- **No parallel faults** (bit 15). If set, faults are required to be synchronized. If clear, certain faults can be parallel. See Section 10.10.4.

- **Floating-point Overflow Flag** (bit 16). This flag is set whenever a floating-point overflow occurs and the mask is set. The flag is cleared only by explicit instructions.

- **Floating-point Underflow Flag** (bit 17). This flag is set whenever a floating-point underflow occurs and the mask is set. The flag is cleared only by explicit instructions.

- **Floating-point Invalid-op Flag** (bit 18). This flag is set whenever a floating-point invalid operation occurs and the mask is set. The flag is cleared only by explicit instructions.

- **Floating-point Zero-divide Flag** (bit 19). This flag is set whenever a floating-point division by zero occurs and the mask is set. The flag is cleared only by explicit instructions.

- **Floating-point Inexact Flag** (bit 20). This flag is set whenever a floating-point inexact result occurs and the mask is set. The flag is cleared only by explicit instructions.

- **Floating-point Overflow Mask** (bit 24). If set, a floating-point overflow does not generate a *floating-point* fault.

- **Floating-point Underflow Mask** (bit 25). If set, a floating-point underflow does not generate a *floating-point* fault.
• Floating-point Invalid-op Mask (bit 26). If set, a floating-point invalid operation does not generate a floating-point fault.

• Floating-point Zero-divide Mask (bit 27). If set, a floating-point division by zero does not generate a floating-point fault.

• Floating-point Inexact Mask (bit 28). If set, a floating-point inexact result does not generate a floating-point fault.

• Floating-point Normalizing Mode (bit 29). If set, denormalized numbers in reals, long reals or extended reals are first normalized before arithmetic is performed. If clear, denormalized numbers generate a floating-point fault.

• Floating-point Rounding Control (bits 31-30). This field indicates the rounding mode for floating-point computations:

  00  round to nearest
  01  round down (toward negative infinity)
  10  round up (toward positive infinity)
  11  truncate (round toward zero)

Chapter 5 contains further information about floating-point rounding.

6.5 Stack Frame

The stack frame is a contiguous portion of the current linear address space, containing data in a stack-like fashion. The stack grows from low addresses to high addresses. Each activated procedure has one stack frame. The stack frame contains local variables, parameters, and linkage information. A call operation acquires a new stack frame; a return operation releases it. When a new frame is acquired, it is aligned on a 64-byte boundary.

The page or the simple object into which the first 64 bytes of a frame are mapped must be of local lifetime. The lifetime of the page or the simple object is checked during a call. This restriction is also necessary to ensure efficient manipulation of ADs in the local registers. (See Chapter 8).

In addition to the requirement that a frame is mapped onto a local page or local simple object, the mixed bit of the page or the object descriptor is set even though no tag bit may be written to the frame. (Descriptors are discussed in Chapter 8.) This restriction is necessary to ensure efficient manipulation of ADs in the local registers.

The structure of a stack frame is shown in Figure 6-3.
The fields in the stack frame are defined as follows:

- **Padding Area.** This area is used to align the FP to the next 64-byte boundary. The size of this area varies from 0 to 63 bytes. When a call operation is performed, a padding area is added to round the caller's SP to the next boundary to form the FP for this frame. If the caller's SP is already aligned, the padding area is absent.

- **Frame Status (L0).** The frame status records the information associated with the frame, after a call, to be used on a return from the frame. The fields of a frame status are defined as follows:
  - **Return Status, RRR (bits 0-2).** This 3-bit field records the call mechanism used in the creation of this frame and is used to select the return mechanism to be used on return. The encodings of this field are as follows:
    
    | Code | Description                                      |
    |------|--------------------------------------------------|
    | 000  | Local                                            |
    | 001  | Fault                                           |
    | 010  | Supervisor, trace was disabled before call      |
    | 011  | Supervisor, trace was enabled before call       |
    | 100  | Subsystem (intrasubsystem)                      |
    | 101  | Subsystem (intersubsystem)                      |
    | 110  | Idle interrupt                                  |
    | 111  | Interrupt                                       |

  - **Prereturn Trace, P (bit 3).** On a return from a frame when the prereturn trace bit is 1, a prereturn trace event (if enabled) occurs before any actions associated with the return operation is performed. This bit is initialized to 1 on a call if a call-trace event occurred; otherwise it is initialized to 0.

  - **Previous Frame Pointer, PFP (bits 4-31).** The most-significant 28 bits of the linear address of the first byte of the previous frame. Since frames are aligned to boundaries of 64 bytes or more, the lower two bits of this field (bits 4 and 5) are always zero.

On all returns, the PRRR bits are interpreted as follows:
1xxx Generate a prereturn trace
0000 Perform a local return
0001 Perform a fault return (see Chapter 10).
001T In supervisor mode, perform a supervisor return (see Chapter 7). The T bit is
assigned to the trace enable bit in the process controls, and the execution mode
bit is set to user. Otherwise, perform a local return.
010x Perform a subsystem return (see Chapter 7).
011x Perform an interrupt return (see Chapter 16).

- **Stack Pointer, SP (L1).** A linear address to the first free byte of the stack, that is, the
  address of the last byte in the stack plus one. SP is initialized by the call operation to point
to FP plus 64.

- **Return Instruction Pointer, RIP (L2).** When a call operation is performed to a new frame
  (via an instruction, interrupt, or fault), the return IP is saved here. When the process is
  suspended, the instruction pointer of the next instruction is stored here. The RIP contains a
  32-bit linear address to which control is returned after a return to this frame. Since the RIP
can be modified by implicit calls and by certain instructions implicitly, programs should
  never use this register for other purposes.

### 6.6 Linear Address Space

The linear address space is partitioned into four regions as shown in Figure 6-4. Each region is
defined by an object. The first three regions of an address space are specific to the current
process (defined by the process object). The composition of the process-specific regions can
be changed by a subsystem call/return (see Chapter 7). The fourth region of an execution
environment is specific to the processor (defined by the processor object), and thus is shared
by all processes. Instructions, stack frames, or data may be located anywhere in the linear
address space. However, the operating system may require a particular partitioning. A recom-
mended partitioning (as used in BiiN™) is described in Section 7.3.1.

<table>
<thead>
<tr>
<th>MAXIMUM ADDRESS RANGE OF EACH OBJECT</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000 0000</td>
</tr>
<tr>
<td>3FFF FFFF</td>
</tr>
<tr>
<td>4000 0000</td>
</tr>
<tr>
<td>7FFF FFFF</td>
</tr>
<tr>
<td>8000 0000</td>
</tr>
<tr>
<td>8FFF FFFF</td>
</tr>
<tr>
<td>C000 0000</td>
</tr>
<tr>
<td>FFFF FFFF</td>
</tr>
</tbody>
</table>

**OBJECT 0**

**OBJECT 1**

**OBJECT 2**

**OBJECT 3**

**PROCESS SPECIFIC**

**SHARED BY ALL PROCESSES**

**Figure 6-4. Linear Address Space**
6.6.1 Region Objects

The ADs to the four regions are always interpreted to have read-write rep rights. It is not possible to protect each region differently using AD rep rights. Page-level protection can be used to achieve finer grain protection.

When an operand spans across region boundaries, the behavior is unpredictable.

Each region can be changed independently. If the region object is less than 1G bytes, a gap occurs at the end of the region. A simple object may be used to define a region if the object is 4K bytes and page aligned.

When a process is executing, all four regions must be unique. The AD for each region must have a different object index. Thus, linear address aliases are not allowed nor supported.

If the fault handler for virtual-memory faults (Chapter 10) is not a subsystem fault handler, the OTEs of the current regions must be valid for any process in the executing, ready, or blocked state (see Chapter 15). If the fault handler for virtual-memory faults is a subsystem fault handler, the OTEs of the regions in that subsystem must be valid.

6.6.2 Instruction Protection

Only read rights are necessary to fetch and execute instructions. Instruction pages should be write-protected to prevent accidental damage to the instructions.

6.6.3 Instruction Caching

The instruction stream may be non-transparently cached. Instruction caching is independent of the cacheable bit (see Chapter 8) in the page where instructions are located. Self-modifying programs may not necessarily work unless the instruction cache is purged. An IAC message (as described in Chapter 16) may be used to purge the contents of an instruction cache.

6.7 Local Procedure Mechanism

A procedure may begin at any arbitrary word address in a linear address space. Since instructions are fetched in blocks, it may be more efficient if the first instruction is aligned to a quad-word boundary. Procedure calls use a stack in the linear address space, as shown in Figure 6-5.
Two parameter passing mechanisms are suggested:

1. **Global Registers.** Parameters are copied to the global registers by the caller and copied out (if necessary) of the global registers by the callee after the call. Return or result parameters are copied to the global registers by the callee and copied out of the global registers by the caller after a return. This is optimized for procedures with a small number of parameters.

2. **Argument List.** An argument pointer to an argument list on the stack is used. This is an escape mechanism when there are more parameters than can be passed using global registers.
6.8 Instructions

6.8.1 Local Call and Return

    call
    callx
    ret

The call and callx instructions invoke the procedure at the specified address. call specifies the procedure as the current IP plus a 24-bit signed displacement. callx specifies the procedure using a general address.

A new stack frame is allocated during the call operation and the control flow is transferred to the specified procedure.

The ret instruction transfers control back to the calling procedure and releases the called procedure’s stack frame. Instruction execution is continued at the instruction pointed to by the RIP in the calling procedure’s frame.

6.8.2 Miscellaneous Instructions

    modac
    flushreg
    cvtadr

The modac instruction reads or modifies the current arithmetic controls. The flushreg instruction writes all local register sets except for the current one into their associated frames in memory. The cvtadr instruction converts a current linear address into its corresponding virtual address.
For example, the following instruction
\[
divr 13, 14, fp2 
addr 15, fp2, 16
\]
causes the real value in local register 14 to be divided by the value in 13, with the extended-real result stored in floating-point register fp2. Here, a move operation from the local registers to the floating-point registers is not required, since it is implicit in the divide operation. Similarly, a move operation from the fp2 to local register is not required because it is implicit in the add operation.

5.4.3 Moving Floating-Point Values

Either the move instructions (mov, movl, or movt) or the move-real instructions (movr, movrl, or movre) can be used to move real values among global and local registers. The move real instructions are generally used to convert a real value from one format to another or for moving real values between the global or local registers and floating-point registers. The move instructions are used to move real values while keeping them in the same format.

When using the movr and movrl instructions to move floating-point numbers between the global or local registers and the floating-point registers, the values are converted automatically from real and long-real format, respectively, into the extended-real format and vice versa.

For example, the following instruction
\[
movr g3, fp1
\]
causes a 32-bit, real value in global register g3 to be converted to 80-bit, extended-real format and placed in floating-point register fp1.

Going the opposite direction, the instruction
\[
movrl fp0, 14
\]
causes an extended-real value in floating-point register fp0 to be converted to 64-bit, long-real format and placed in local registers 14 and 15.

The movre instruction moves 80-bit, extended-real values between registers, without format conversion. When this instruction is used to move a value from three global or local registers to a floating-point register, the 80-bit value is extracted from the three word extended-real format. When moving a value from a floating-point register to global or local registers, the 80-bit value is inserted into the three registers in the three-word format.

5.4.4 Arithmetic Controls

The arithmetic controls are used extensively to control the arithmetic and faulting properties of floating-point operations. Table 5-4 shows the bits in the arithmetic controls that are used in floating-point operations. See Section 6.4 for the encodings of these fields.
Table 5-4. Arithmetic Controls Used in Floating-Point Operations

<table>
<thead>
<tr>
<th>Arithmetic Control Bits</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 - 2</td>
<td>Condition Code</td>
</tr>
<tr>
<td>3 - 6</td>
<td>Arithmetic status field</td>
</tr>
<tr>
<td>8</td>
<td>Integer overflow flag</td>
</tr>
<tr>
<td>12</td>
<td>Integer overflow mask</td>
</tr>
<tr>
<td>16</td>
<td>Floating overflow flag</td>
</tr>
<tr>
<td>17</td>
<td>Floating underflow flag</td>
</tr>
<tr>
<td>18</td>
<td>Floating invalid-operation flag</td>
</tr>
<tr>
<td>19</td>
<td>Floating zero-divide flag</td>
</tr>
<tr>
<td>20</td>
<td>Floating inexact flag</td>
</tr>
<tr>
<td>24</td>
<td>Floating overflow mask</td>
</tr>
<tr>
<td>25</td>
<td>Floating underflow mask</td>
</tr>
<tr>
<td>26</td>
<td>Floating invalid-operation mask</td>
</tr>
<tr>
<td>27</td>
<td>Floating zero-divide mask</td>
</tr>
<tr>
<td>28</td>
<td>Floating inexact mask</td>
</tr>
<tr>
<td>29</td>
<td>Normalizing mode flag</td>
</tr>
<tr>
<td>30 - 31</td>
<td>Rounding control</td>
</tr>
</tbody>
</table>

The condition code flags are used to indicate the results of comparisons of real numbers, just as they are for integers and ordinals.

The arithmetic status field is used to record results from the classify real (clasr and clasr1) and remainder real (remr and remr1) instructions. These instructions are discussed later in this chapter.

The floating-point flags indicate exceptions to floating-point operations. Here, the term exception refers to a potentially undesirable operation (such as dividing a number by zero) or an undesirable result (such as underflow). The flags provide a means of recording the occurrence of specific exceptions.

The floating-point masks provide a method of inhibiting the invocation of a fault handler when an exception is detected.

Use of the floating-point flag and mask bits are discussed in Section 5.10.

5.4.5 Normalizing Mode

The normalizing-mode flag specifies whether floating instructions operate in normalizing mode (set) or not (clear).

Normalizing mode is the most common mode of operation. Here, the operations are performed on valid floating-point operands, regardless of whether they are normalized or denormalized values.

When not operating in normalizing mode, a reserved-encoding exception is signaled whenever denormalized floating-point value is encountered as a source operand. In either mode, denormalized numbers are be produced if the underflow exception is masked.
There are no flag or mask bits in the arithmetic controls for this exception. When a reserved-encoding exception is detected, a floating reserved-encoding fault is generated and the destination operand is left unchanged.

The unnormalized mode of operation is provided to allow unnormalized arithmetic to be simulated with software. Here, a fault handler routine can be used to perform unnormalized arithmetic whenever a reserved-encoding exception is signaled.

5.4.6 Rounding Control

Often the infinitely precise result of an arithmetic operation cannot be encoded exactly in the format of the destination operand. For example, the following value has a 24-bit fraction. The least-significant bit of this fraction (the underlined bit) cannot be encoded exactly in the real (32-bit) format:

\[ 1.0001 0000 1000 0011 1001 0111E_2 \ 101 \]

This result must then be rounded to one of the following two values:

\[ 1.0001 0000 1000 0011 1001 011E_2 \ 101 \]

\[ 1.0001 0000 1000 0011 1001 100E_2 \ 101 \]

A rounded result is called an inexact result. When an inexact result is produced, the floating-point inexact flag bit in the arithmetic controls is set.

Results are rounded according to the destination format (real, long real, or extended real) and the setting of the rounding-mode flags of the arithmetic controls. Four types of rounding are allowed, as described in Table 5-5.

<table>
<thead>
<tr>
<th>Rounding Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Round up (toward (\infty))</td>
<td>Rounded result is close to but no less than the infinitely precise result.</td>
</tr>
<tr>
<td>Round down (toward (-\infty))</td>
<td>Rounded result is close to but no greater than the infinitely precise result.</td>
</tr>
<tr>
<td>Round toward zero (Truncate)</td>
<td>Rounded result is close to but no greater in absolute value than the infinitely precise result.</td>
</tr>
<tr>
<td>Round to nearest (even)</td>
<td>Rounded result is close to the infinitely precise result. If two values are equally close, the result is the even value (that is, the one with the least-significant bit of zero).</td>
</tr>
</tbody>
</table>

When the infinitely precise result is between the largest positive finite value allowed in a particular format and \(\infty\), the result is rounded as shown in Table 5-6.

<table>
<thead>
<tr>
<th>Rounding Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Round up (toward (\infty))</td>
<td>(\infty)</td>
</tr>
<tr>
<td>Round down (toward (-\infty))</td>
<td>Maximum, positive finite value.</td>
</tr>
<tr>
<td>Round toward zero (Truncate)</td>
<td>Maximum, positive finite value.</td>
</tr>
<tr>
<td>Round to nearest (even)</td>
<td>(\infty)</td>
</tr>
</tbody>
</table>
When the infinitely precise result is between the largest negative finite value allowed in a particular format and $-\infty$, the result is rounded as shown in Table 5-7.

<table>
<thead>
<tr>
<th>Rounding Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Round up (toward $+\infty$)</td>
<td>Minimum, negative finite value.</td>
</tr>
<tr>
<td>Round down (toward $-\infty$)</td>
<td>$-\infty$</td>
</tr>
<tr>
<td>Round toward zero (Truncate)</td>
<td>Minimum, negative finite value.</td>
</tr>
<tr>
<td>Round to nearest (even)</td>
<td>$+\infty$</td>
</tr>
</tbody>
</table>

The rounding modes have no effect on comparison operations, operations that produce exact results, or operations that produce NaN results.

5.4.7 Rounding Precision

Results are rounded according to the destination format (or precision). Since real, long real, and extended real destinations are allowed, no rounding precision mode is necessary. It is feasible to mimic all possible combinations of operand precision without suffering more than one rounding error.

The floating-point instructions allow a result to be stored in a shorter destination than the source operands. For example, the instruction

```
addr fp1, fp2, g5
```

produces a real (32-bit) result from two extended-real (80-bit) source operands. In all such operations, only one rounding error occurs: the error that occurs when rounding the infinitely precise result to the size of the destination format.

Technically, an operation which computes a narrow result from wide operands is in violation of the IEEE standard. However, systems that are designed to conform to the IEEE standard do not need to use this capability.

5.5 Instruction Format

The instruction format for floating-point instructions is the same as for the other instructions. When programming in assembly language, an assembly language statement begins with an instruction mnemonic and is followed by from one to three operands. For example, the multiply-real instruction `mulr` might be used as follows:

```
mulr 18, 19, fp3
```

Here, real operands in local registers 18 and 19 are multiplied together and the result is stored in floating-point register fp3.

From the machine level point of view, all floating-point instructions use the REG format. Refer to Chapter 17 for details on the REG format instructions.

5.6 Instruction Operands

Floating point operands for floating-point instructions can be either floating-point literals or registers. Two encodings are recognized for floating-point literals: $+0.0$ and $+1.0$. 

5-14

Floating-Point Operation
A number of floating-point instructions contain both floating-point operands and integer/ordinal operands.

All of the general purpose registers (global registers, local registers, and floating-point registers) can be used as operands in floating-point instructions.

When general purpose registers are specified as operands, the instruction mnemonic (or opcode) determines how the values in these registers are interpreted. For example, there are two floating-point divide instructions: divide real (divr) and divide long real (divrl). When using the divr instruction, global- or local-register operands contain real (32-bit) values. When using the divrl instruction, global- or local-register operands contain long-real (64-bit) values. Long real and extended real operands need to satisfy the register alignment requirement as defined in Section 6.2.4. With either instruction, floating-point registers (containing extended-real values) can also be used as operands.

5.7 Mixed-Precision Arithmetic

Using floating-point registers as operands allows mixed format or mixed precision arithmetic to be performed with either real and extended-real values or long-real and extended-real values. Mixed-format operations with real and long-real values are not supported, but can be implemented with a sequence of two instructions without introducing extra rounding error.

\[
\begin{align*}
\text{subr} & \quad g0, \quad g1, \quad g2 \\
\text{subr} & \quad g0, \quad fpl, \quad g2 \\
\text{subr} & \quad fp0, \quad g1, \quad g2 \\
\text{subr} & \quad fp0, \quad fpl, \quad g2 \\
\text{subr} & \quad g0, \quad g1, \quad fp2 \\
\text{subr} & \quad g0, \quad fpl, \quad fp2 \\
\text{subr} & \quad fp0, \quad g1, \quad fp2 \\
\text{subr} & \quad fp0, \quad fpl, \quad fp2
\end{align*}
\]

A single subr instruction can be viewed as eight different instructions. Seldomly is it necessary to explicitly convert from one floating-point format to another in expression evaluations.

5.8 Summary of Floating-Point Instructions

Floating-point instructions consist of all instructions for which at least one operand is a real data type.

These instructions can be divided into the following groups:

- Data Movement
- Data Type Conversion
- Basic Arithmetic
- Comparison and Classification
- Trigonometric
- Logarithmic and Exponential

The following sections give a brief overview of the instructions in each group. Detailed descriptions of the operations of these instructions are given in Chapter 18.
5.8.1 Data Movement

The non-floating-point load and store instructions are used to move real values between registers and memory. Once in registers, the non-floating-point move instructions (mov, movl, and movt) are used to move real values between global and local registers without format conversion; whereas, the floating-point move instructions (movr, movrl, and movre) are used to move real values between global and local registers and floating-point registers.

The copy-sign real extended (cpyrsre) and copy-reverse-sign real extended (cpyrsre) instructions provide a means of copying the sign of one extended-real value to another, if one of the values is in a floating-point register. This operation is best performed on real and long-real values using the bit instructions chkbit and alterbit.

All these instructions, with the exception of movr and movre, are non-arithmetic operations. It is possible for movr and movrl to generate a real arithmetic fault even if the source and destination operands are of the same format. Real arithmetic faults can be avoided if mov and movl are used instead.

5.8.2 Data Type Conversion

Two types of data type conversions are provided: conversion from one floating-point format to another (for example, real to extended real) and conversion between integer and real.

Conversion between floating-point formats is handled in either of two ways: explicitly by move real instructions or implicitly by using the floating-point registers as operands in floating-point instructions.

As described earlier in this chapter, the movr instruction implicitly converts values from real to extended real, and vice versa, when moving values between global or local registers and floating-point registers. Likewise, the movrl instruction implicitly converts values from long real to extended real, and vice versa.

Conversion between real and long-real formats requires the use of both instructions. For example, the following two instructions convert a real value in global register g6 to a long-real value contained in g6 and g7, using a floating-point register for intermediate storage of the value:

```
movr g6, fp1
movrl fp1, g6
```

Implicit format conversion is also provided through the arithmetic, trigonometric, logarithmic, and exponential instructions. For example, the instruction

```
addr 14, 15, fp2
```

adds two real values together and produces an extended-real result.

The following six instructions allow conversion between integers and reals:

```
cvtr  convert integer to real
cvtil  convert long integer to long real
cvtri  convert real to integer
cvtril convert real to long integer
cvtrzi convert truncated real to integer
cvtzrli convert truncated real to long integer
```
Both the `cvtr` and `cvtrl` instructions can be used to convert an integer to an extended-real value by specifying that the result be placed in a floating-point register.

The convert real-to-integer instructions round off the real value to the nearest integer or long-integer value. For the `cvtr` and `cvtrl` instructions, the rounding mode determines the direction the real number is rounded. For the convert truncated real-to-integer instructions (`cvtzr` and `cvtzrl`), rounding is always toward zero. The latter two instructions are provided to allow efficient implementation of FORTRAN-like truncation semantics.

Extended-real values can be converted to integers by using a floating-point register as a source operand in either of the convert real-to-integer instructions.

Converting long-real values to integers requires two instructions, as in the following example:

```plaintext
movr l 96, fp3
cvtzrl fp3, 96
```

The first instruction moves the long-real value to a floating-point register. The second instruction converts the extended-real value to an integer.

### 5.8.3 Basic Arithmetic

The following instructions perform the basic arithmetic operations specified in the IEEE standard:

- `addr`: add real
- `addr1`: add long real
- `subr`: subtract real
- `subrl`: subtract long real
- `mulr`: multiply real
- `mulrl`: multiply long real
- `divr`: divide real
- `divrl`: divide long real
- `remr`: remainder real
- `remrl`: remainder long real
- `roundr`: round real
- `roundrl`: round long real
- `sqrtr`: square root real
- `sqrtrl`: square root long real

The round instructions round the floating-point operand to its nearest integral value, based on the current rounding mode. These instructions perform a function similar to the convert real-to-integer instructions except that the result is in floating-point format. The remainder real instructions are not the same as defined by the IEEE standard. The IEEE remainder can be implemented easily using the provided instructions.

### 5.8.4 Comparison, Branching, and Classification

Comparison of floating-point values differs from comparison of integers or ordinals because with floating-point values there are four, rather than the usual three, mutually exclusive relationships: less than, equal to, greater than, and unordered.

The unordered relationship is true when at least one of the two values being compared is a NaN. This additional relationship is required because, by definition, NaNs are not numbers, so they cannot have greater than, equal, or less than relationships with other floating-point values.
The following instructions are provided for comparing floating-point values:

- **cmpr** compare real
- **cmprl** compare long real
- **cmpor** compare ordered real
- **cmporl** compare ordered long real

All of these instructions set the condition code flags in the arithmetic controls to indicate the results of the comparison. With the compare instructions (cmpr and cmprl), the condition code flags are set to \(000_2\) for the unordered condition. With the compare ordered instructions (cmpor and cmporl), the condition code flags are set to \(000_2\) and an invalid-operation exception is signaled for the unordered condition.

- **classr** classify real
- **classrl** classify real

Two branch instructions (bo and bno) allow conditional branching to be performed on an ordered or unordered condition, respectively.

The classify-real instructions (classr and classrl) provide a means of determining the class of a floating-point value (zero, denormalized finite, normalized finite, \(\infty\), SNaN, or QNaN). The result of this operation is stored in the arithmetic status field of the arithmetic controls.

### 5.8.5 Trigonometric

The following instructions provide four common trigonometric functions:

- **sin** sine real
- **sinnl** sine long real
- **cosr** cosine real
- **cosrl** cosine long real
- **tanr** tangent real
- **tanrl** tangent long real
- **atanr** arctangent real
- **atanrl** arctangent long real

The arctangent instructions facilitate conversion from rectangular to polar coordinates.

### 5.8.6 Pi

The following value for \(\pi\) is used in computations:

\[ \pi = f \times 2^2 \]

where:

\[ f = 0.C90FDAA2 \ 2168C234 \ C_{16} \]

(The spaces in the fraction above indicate 32-bit boundaries.)

This value has a 66-bit mantissa, which is 2 bits more than is allowed in the significand of an extended-real value.

The extra 2 bits of precision in the internal \(\pi\) avoids the singularities that occur in some trigonometric and complex functions. Since \(\pi/2\) or its multiples cannot be exactly represented in the input operand, the tangent instructions never have to handle the singularity case at those
points. Additionally, with the exception of sine of zero, the sine and cosine instructions never return zero.

If the results of computations that explicitly use $\pi$ are to be used in the sine, cosine, or tangent instructions, the full 66-bit fraction for $\pi$ should be used. This insures that the results are consistent with the argument-reduction algorithms that these instructions use. Using a rounded version of $\pi$ can cause inaccuracies in result values, which if propagated through several calculations, might produce meaningless results.

A common method of representing the full 66-bit fraction of $\pi$ is to separate the value into two numbers. For example, the following two long-real values (in long real format) added together give the value for $\pi$ shown above with the full 66-bit fraction:

$$\pi = \text{high}\pi + \text{low}\pi$$

where:

$$\text{high}\pi = 400921FB \quad 54400000_{16}$$

$$\text{low}\pi = 3D0B461 \quad 1A600000_{16}$$

Here $\text{high}\pi$ gives the most significant 33 bits of $\pi$ and $\text{low}\pi$ gives the least significant 33 bits. Similar versions of $\pi$ can also be written in the extended-real format.

When using this two-part $\pi$ value in an algorithm, parallel computations should be performed on each part, with the results kept separate. When all the computations are complete, the two results can be added together to form the final result.

### 5.8.7 Logarithmic, Exponential, and Scale

The following instructions provide three different logarithmic functions, an exponential function, and a scale function:

- logbnr log binary real
- logbnrl log binary long real
- logr  log real
- logrl  log long real
- logepr log epsilon real
- logeprl log epsilon long real
- expr  exponent real
- exprl  exponent long real
- scaler scale real
- scalerr scale long real

These instructions are described in detail in Chapter 18. The following is a brief description of their functions.

The log binary instructions compute the IEEE recommended function $\log b(X)$ which returns the unbiased exponent of $X$.

The log instructions compute the function $Y \times \log_2(X)$, where the log of $X$ is the base-2 logarithm.

The log epsilon instructions compute the function $Y \times \log_2(X + 1)$, where the log of $X + 1$ is a base-2 logarithm.
The exponent instructions compute the value $2^X - 1$.

The scale instructions perform a multiplication of a floating-point value by a power of 2.

### 5.8.8 Arithmetic Versus Nonarithmetic Instructions

The floating-point instructions can be divided into two groups: arithmetic and nonarithmetic. Nonarithmetic instructions are those which do not generate the invalid operation faults for signalling NaNs.

The five nonarithmetic instructions are move-real extended (movre), copy-sign real extended (cpysre), copy-reversed-sign real extended (cpyrse), and classify real (classr and classrl). These nonarithmetic instructions are insensitive to real values and cannot generate any floating-point faults, including the floating reserved encoding faults. The cmpr and cmprl instructions also do not generate the IEEE floating-point faults, but do generate floating reserved encoding faults. Hence, the IEEE recommended functions, finite(x) and isnan(x), can be implemented as nonarithmetic.

This distinction between arithmetic and nonarithmetic instructions is important because floating-point exceptions and faults can be signaled only during the execution of arithmetic instructions.

### 5.9 Operations on NaNs

The two types of NaNs are SNaN and QNaN. A SNaN is any NaN value with its most-significant fraction bit set to 0 and at least one other fraction bit set to 1. (If all the fraction bits are set to 0, the value is an \( \infty \).) A QNaN is any NaN value with the most-significant fraction bit set to 1. The sign bit of a NaN is not interpreted.

In general, when a QNaN is used in one or more arithmetic floating-point instructions, it is allowed to propagate through a computation. An SNaN on the other hand causes a floating invalid-operation exception to be signaled.

The floating invalid-operation exception has a flag and a mask bit associated with it in the arithmetic controls. The mask bit determines how an SNaN value is handled. If the floating invalid-operation mask bit is set, the SNaN is converted to a QNaN by setting the most significant fraction bit of the value to a 0. The result is then stored in the destination and the floating invalid-operation flag is set. If the invalid operation mask is clear, a floating invalid-operation fault is signaled and no result is stored in the destination.

When the result is a QNaN, the format of the result is as shown in Table 5-8, depending on the form of the source operands.

<table>
<thead>
<tr>
<th>Source Operands</th>
<th>QNaN Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>Only one operand is NaN, destination is same width</td>
<td>QNaN version of NaN source</td>
</tr>
<tr>
<td>Only one operand is NaN, destination is longer</td>
<td>QNaN version of NaN source, with fraction extended with zeros</td>
</tr>
<tr>
<td>Only one operand is NaN, destination is shorter</td>
<td>QNaN version of NaN source, with fraction truncated</td>
</tr>
</tbody>
</table>

5-20 Floating-Point Operation
Table 5-8: Format of QNaN Results (cont.)

<table>
<thead>
<tr>
<th>Source Operands</th>
<th>QNaN Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>Both operands are NaNs</td>
<td>QNaN version of source whose fraction field has greatest magnitude, with fraction extended or truncated as described above</td>
</tr>
</tbody>
</table>

In some cases, a QNaN result is returned when none of the source operands are NaNs. Here, a standard QNaN is returned. The significand for the standard QNaN is as follows:

1.1000...00

(For real and long-real destinations, the integer bit will be an implied 1.)

Other than the rules specified above, software is free to use the other bits of a NaN for any purpose.

5.10 Exceptions and Fault Handling

Occasionally, a floating-point instruction can result in one of the six following floating-point exceptions being signaled:

- Floating Reserved Encoding
- Floating Invalid Operation
- Floating Zero Divide
- Floating Overflow
- Floating Underflow
- Floating Inexact

These exceptions can be divided into two categories:

1. Situations in which one or more source operands are inappropriate for an operation and would cause an exception to be signaled.

2. Situations in which the result of an operation is exceptional.

The reserved encoding, invalid operation, and division-by-zero exceptions fall in the first category; the overflow, underflow, and inexact exceptions fall in the second category.

Except for the floating reserved-encoding exception, each of these exceptions has a flag and a mask bit associated with it in the arithmetic controls. When an exception condition occurs, the one of the following actions is taken:

- If the mask bit for the exception is set, the flag for the exception is set and instruction execution continues, substituting a default value in place of the result.

- If the mask bit for the exception is clear, the flag for the exception is not set and a floating-point arithmetic fault is raised, by saving diagnostic information in the fault information area and diverting instruction execution to a fault handler.

Since the floating reserved-encoding exception does not have a flag or mask bit, it always results in a fault.
NOTE

The floating-point exception flags are cleared only with explicit instructions. They are not cleared automatically at the next successful floating-point operation.

Under certain circumstances, multiple floating-point exceptions can occur at the same instruction. The two cases are inexact and underflow, and inexact and overflow. If either of these cases occurs, the masked exceptions get their exception flags set, while the unmasked exceptions report the fault without setting the corresponding exception flags.

5.10.1 Fault Handler

When a floating-point fault is signaled, a single fault handler is invoked. This fault handler determines how to handle the specific fault subtype by interpreting the floating-point exception flags and the information in the fault record. This process is described in detail in Chapter 10.

5.10.2 Floating Reserved-Encoding Exception

A reserved encoding exception occurs as a result of either of the following two conditions:

- When a reserved encoding is used as an operand in a floating-point instruction, or
- When a denormalized value is used as an operand in a floating-point instruction and the normalizing-mode bit in the arithmetic controls is clear.

The first condition is rare, and occurs only when an extended-real value has a zero j-bit (integer part) and a non-zero biased exponent.

The second condition was discussed in Section 5.4.5. This condition is also rare, since the normalizing mode is typically enabled.

There is neither a flag nor a mask bit for this exception. When a reserved-encoding exception occurs, floating reserved-encoding fault is raised, and the result is discarded (not stored).

5.10.3 Floating Invalid-Operation Exception

The invalid-operation exception indicates that one of the source operands is inappropriate for the type of operation being performed. The following conditions cause this exception to be signaled:

- Any arithmetic operation on an SNaN
- Addition of infinities of unlike sign
- Subtraction of infinities of like sign
- Multiplication of zero by \(\infty\)
- Division of zero by zero or \(\infty\) by \(\infty\)
- Remainder of \(x\) by \(y\), if \(y\) is zero or \(x\) is \(\infty\)
- Square root of a negative, nonzero value
- Conversion of a NaN from floating-point format to integer format
- Sine, cosine, or tangent of \(\infty\)
• $y \log(x)$, if:
  - $x$ is negative and nonzero,
  - $y$ is zero and $x$ is $\infty$,
  - $y$ and $x$ are zero, or
  - $y$ is $\infty$ and $x$ is 1
• Log epsilon of $(y, x)$, if $y$ is $\infty$ and $x$ is 0
• Compare ordered, if a source operand is a NaN

When a floating invalid-operation exception occurs and its mask is set, the following occurs:

• When the result is a floating-point value, the standard QNaN value is stored in the destination and the floating invalid-operation flag is set. (A discussion of how the NaNs are handled is provided in Section 5.9.)

• When the result is an integer, the maximum negative integer is stored in the destination and the floating invalid-operation flag is set.

When the mask is clear, no result is stored; the floating invalid-operation flag is not set; and the floating invalid-operation fault is signaled.

5.10.4 Floating Zero-Divide Exception

The floating zero-divide exception is signaled when an exact infinite result would be produced from finite operands. (Note that a different exception, overflow, is signaled when an infinite result is produced inexactly from finite operands.) The most common example of this exception is a division operation, where the divisor is zero and the dividend is a nonzero, finite value. The default result is an infinite with the sign equals to the exclusive-or of the sign of the two source operands. A zero-divide exception also occurs in log and log binary instructions.

When the floating zero-divide mask is set, a correctly signed $\infty$ is stored in the destination and the floating zero-divide flag is set. When the mask is clear, no result is stored, the floating zero-divide flag is not set, and a floating zero-divide fault is signaled.

5.10.5 Floating Overflow Exception

The overflow exception occurs when the infinitely precise result of a floating-point instruction exceeds the largest allowable finite value for the specified destination format. Overflow occurs when the infinitely precise result falls outside the range $-1.0 \times 2^{E_{\text{max}}+1}$ to $1.0 \times 2^{E_{\text{max}}+1}$ (exclusive), where $E_{\text{max}}$ is 127 for real, 1023 for long real and 16383 for extended real.

When the floating overflow mask is set, a rounded result is stored in the destination and the floating overflow flag is set. The current rounding mode determines the method used to round the result. The default result is described in Section 5.4.6.

When the mask is clear, no result is stored in the destination and the floating overflow flag is not set. Instead, the result is saved in extended-real format in the fault information area. The fraction of the extended-real value is rounded to the instruction's destination precision. For example, if the destination operand's format is real (32 bits), the extended-real fraction is rounded to 23 bits, with the 40 least-significant bits filled with zeros.
If the exponent exceeds the range of the extended-real format (16383 unbiased), then the exponent is divided by $2^{24576}$ and a flag is set in the fault information area to indicate that the exponent has been bias adjusted. After this fault information is stored, a floating overflow fault is signaled.

When using the scale instructions (scaler or scalerl), massive overflow can occur, where the infinitely precise result is too large to be represented, even with a bias-adjusted exponent. Here, a properly signed $\infty$ is stored in the fault record.

The floating overflow exception cannot occur on a conversion from floating-point format to integer format (although an integer overflow exception can occur).

5.10.6 Floating Underflow Exception

An underflow condition occurs when the infinitely precise result of a floating-point instruction is less than the smallest possible normalized, finite value for the specified destination format. Underflow occurs when an infinitely precise result falls in the range $-1.0 \times 2^{E_{\text{min}}}$ to $+1.0 \times 2^{E_{\text{min}}}$, where $E_{\text{min}}$ is -126 for real, -1022 for long real, and -16383 for extended real.

When a floating underflow condition occurs, the setting of the floating underflow mask determines how the condition is handled.

If the mask is set when an underflow condition occurs, the the result is denormalized. Then if the result is exact, it is stored in the destination and the floating underflow exception is not signaled, nor is the floating underflow flag set. If, on the other hand, the denormalized result is inexact, the floating underflow flag is set and the the inexact condition is handled (as described in Section 5.10.7).

If the floating underflow mask is clear when an underflow-condition occurs, no result is stored in the destination and the floating underflow flag is not set. Instead, the result is stored in extended-real format in the fault information area, with the fraction of the extended-real value rounded to the instruction's destination precision. For example, if the destination precision is real (23-bit fraction) the 40 least-significant bits of the fraction are set to 0.

If the exponent of the value stored is less than the minimum allowable value in the extended-real format (-16,382 unbiased), then the exponent is multiplied by $2^{24576}$ and a flag is set in the fault information area to indicate that the exponent has been bias adjusted. After this information is stored, a floating underflow fault is signaled.

The scale instructions can cause massive underflow to occur, where the infinitely precise result is too small to be represented, even with a bias-adjusted exponent. Here, a properly signed zero is stored in the fault record.

Refer to Section 5.10.8 for more information on the interaction of the floating underflow and inexact exceptions.

5.10.7 Floating Inexact Exception

The floating inexact exception occurs when an infinitely precise result cannot be encoded in the format specified for the destination operand. Either of the following two conditions can cause an inexact exception to be signaled:

- When a result is rounded and the result is not exact
• When overflow occurs and the floating overflow mask is set

If the floating inexact mask is set when an inexact condition occurs and an unmasked overflow or underflow condition does not occur, the rounded result is stored in the destination and the floating-point inexact flag is set. The current rounding mode determines the method used to round the result.

If the floating inexact mask is clear when an inexact condition occurs, the floating inexact flag is not set and one of the following operations is carried out:

• If only the inexact condition has occurred, the rounded result is stored in the specified destination and a floating-inexact fault is raised.

• If the inexact condition occurs along with overflow or underflow, no result is stored in the destination. Instead, the result is stored in extended-real format in the fault information area, as described for the floating overflow and underflow exceptions, then a floating inexact fault is raised.

Refer to the following section for more information on the interaction of the floating underflow and inexact exceptions.

5.10.8 Floating-Point Underflow Condition

Two aspects of underflow are important in numeric processings: the "tininess" of a number and "loss of accuracy." A result is tiny when it is nonzero and its exponent is between $\pm 2^{E_{\text{min}}}$, where $E_{\text{min}}$ is the smallest unbiased exponent allowed in the destination format. For example, if the destination format is long-real (64-bit format), a result is tiny if it is nonzero and in the range of $+1 \cdot 2^{-1022}$ to $-1 \cdot 2^{-1022}$. The ability to detect a tiny result is important because such a result may cause an exception to be signaled in a later operation (for example, overflow on a division).

Loss of accuracy occurs when a tiny result is approximated as part of the denormalization process so that it will fit into the destination format.

Tininess is detected after rounding as an underflow condition. Loss of accuracy is detected as an inexact condition.

The algorithm in Figure 5-6 shows how the these two conditions are handled when a floating-point operation produces a tiny result.

An important point to note in this algorithm is that if the underflow mask is set, an underflow exception is signaled only if the denormalized result is inexact. If the denormalized number is exact, no flags are set and no faults are signaled.

Underflow is different from all other exceptions in that the condition under which the exception occurs depends on whether the underflow mask is set. The only difference is in the case where a denormalized result is exact. When underflow is masked, neither underflow nor inexact flags are set. When underflow is not masked, an underflow fault is generated.
generate infinitely precise result; # exponent and significand;
if exponent < underflow threshold then
    if underflow fault mask clear then
        goto underflow fault handler;
        exit algorithm;
    else # underflow fault is masked
        generate denormalized number;
        if denormalized significand equals infinitely precise significand then
            store denormalized result in destination;
            # no underflow is signaled;
        else
            set underflow flag in AC;
            if inexact fault mask is clear then
                goto inexact fault handler;
                exit algorithm;
            else # inexact fault is masked
                set inexact flag in AC;
                store denormalized result in destination;
            end if;
        end if;
    end if;
else # no underflow, but result may be inexact
    if infinitely precise result is inexact then
        if inexact fault mask is clear then
            goto inexact fault handler;
            exit algorithm;
        else # inexact fault is masked
            set inexact flag in AC;
            store normalized result in destination;
        end if;
    else # result is exact
        store normalized result in destination;
    end if;
end if;
exit algorithm

Figure 5-6. Interaction of Floating Underflow and Inexact Exceptions
This chapter describes the subsystem call and protection mechanism. This chapter discusses the domain object, the environment table, the subsystem mechanism, and the supervisor call mechanism.

7.1 Introduction

The processor supports two protection models: the conventional "supervisor" model, and the "subsystem" model. (BiiN™ use the latter.) The supervisor model is principally described in this manual for completeness, and also because the BiiN™ Operating System internally uses the supervisor mode for operations such as interrupt handling.

In the supervisor protection model, a process consists of two address spaces, one for the user (application program), and one for the supervisor (the operating system). In supervisor mode, the operating system has complete access to both address spaces.

In the subsystem protection model, a process consists of any number of distinct address spaces. Unlike the supervisor model, no address space has implicit access to any other address space. Procedures may be invoked across address space boundaries in order for a process to gain access to those data structures and procedures that are otherwise inaccessible to an address space. A "domain" object represents the "public" interface of an address space. A domain object defines the address space and the "procedure table" of entry points into that address space.

The term "subsystem" transfer (call/return) describes the subsystem protection mechanism. The term "supervisor" transfer describes the supervisor protection mechanism.

7.2 Supervisor Protection Model

The two modes of execution, "User" mode and "Supervisor" mode, support the efficient emulation of conventional operating systems. (See Chapters 15 and 16 for additional details.) Note however that there are no "privileged instructions"; that is, all instructions can be executed in either mode. A program gains privilege by nature of its access rights and its execution mode. The page rep rights in the current linear address space are interpreted differently depending on the execution mode (see Chapter 9). Operating system storage generally has page rep rights which do not allow user access, but may be read-only or read/write in the Supervisor mode.

In systems where tagging is disabled (see Chapter 16), the tag bit is not available to distinguish between data and ADs. Since all operands have tag bits of zero, any attempt to execute instructions or operand specifiers which require an AD will fault in User mode. In the supervisor mode, the fault is disabled and the data is treated as an AD. Supervisor mode allows the execution of instructions which use ADs as operands (for example, the SEND instruction requires an AD to a port object).
In systems where tagging is enabled (as in the BiiN™ Operating System), the only difference between the user and supervisor modes is the page rep rights interpretation. The automatic interpretation of data as ADs in supervisor mode is not supported. Instructions that require ADs can be executed only if the specified operand is an AD.

In an untagged system, the calls instruction is the only way to change the execution mode to supervisor without faulting. The system domain contains a set of entry procedures for the operating system.

The supervisor procedure call (via the calls instruction) is similar to a local call. When a supervisor procedure is specified in the procedure table in a domain object (see Chapter 7), the domain object specifies the new supervisor stack pointer. If the process is in user mode, the supervisor stack pointer becomes the new frame pointer. If the process is already in supervisor mode, the stack pointer in the current frame is aligned to the next 64-byte boundary to form the new frame pointer. This allows calling supervisor procedures from a supervisor procedure. The supervisor stack is required to be frozen (that is, locked in memory). This is an intra-address-space transfer with the exception that the execution mode (and trace enable) of the process can be changed as part of the call. Typically, the data, instructions, and stack of the supervisor is located in the processor-specific object of the current address space.

The return status field signals a supervisor return on a return from the frame. A supervisor return is performed only if the process is in supervisor mode at the beginning of the instruction. Otherwise, a local return is performed. This prevents the modification of the trace control and the selection of either fault or interrupt return by a procedure in user mode.

The supervisor procedure mechanism is intended for a simple untagged operating system. This mechanism should be sufficient for an operating system that requires only two stacks (user stack and supervisor stack) sharing the same linear address space and two protection levels.

### 7.3 Subsystem Based Protection

The target address space in a subsystem call is defined by the contents of a "domain" object. The "procedure table" contains a list of valid entry points into the domain; that is, a procedure table entry is a pointer for the first instruction of a procedure.

Two or more domain objects can specify the same address space, but with different procedure table entries. With different entries, each domain object provides a different kind or level of service. By limiting which programs or users get which domains, different service levels can be granted to different users or programs.
Private information or objects associated with an address space are not directly accessible via a domain from other address spaces. As part of a subsystem call operation, objects that define the address space are made accessible inside the address space.

A calld instruction requires an AD for the domain object with read rep rights. Except for the domain object type manager, a domain object AD should not have write rights. Otherwise, protection can be bypassed by modifying a domain object.

7.3.1 Target Address Spaces

A domain object specifies the target address space of an subsystem call. A subsystem transfer may change one or more of the objects that define the current address space. With appropriate placement of static data, stack frames, and instructions, a subsystem transfer may not need to change all three objects at the same time. A typical (but not necessary) partitioning (such as the one used in the BiiN™ Operating System) might be:

- "Data" Object. Region 0 contains static data and private variables. A subsystem call/return changes at least region 0.
• "Instruction" Object. Region 1 contains instructions. This allows sharing the instruction part of a domain by copying a single AD without having to use page table sharing. This object may remain unchanged during a subsystem call/return.

• "Stack" Object. Region 2 contains stack frames. This object is process-specific and sharing among processes is not possible. This object may remain unchanged during a subsystem call/return if the subsystem caller and callee trust each other.

If the fault handler for virtual-memory faults is specified in the fault table (Chapter 10) as a subsystem, the OTEs for the objects of this subsystem must be marked as valid. Failing to do so will lead to a system error or to an incorrect frame or stack pointer when the fault handler is invoked.

7.3.2 Subsystem ID and Subsystem Table

A domain does not directly specify region 2 AD of the target address space, but indirectly with a subsystem ID. The "subsystem table" locates all the stack (region 2) objects and their corresponding topmost frame and stack pointers associated with a process. A subsystem ID can be mapped to different region 2 ADs, each associated with a different process. The subsystem ID selects a subsystem entry in the subsystem table in the environment table object associated with the current process. A subsystem entry, in turn, specifies the region 2 AD and the topmost stack frame in the object.

A subsystem ID can be can be either an AD or data. If the subsystem ID is an AD, the object index field of the AD provides a system-wide unique ID for the subsystem. Otherwise, software needs to assign unique IDs to each subsystem within a single process. The subsystem ID together with the subsystem table serves the following functions:

• Stack object sharing among domains. Domains for the same subsystem use the same subsystem ID to allow stack object sharing within the same process. This also allows subsystems that trust one another to share the same stack.

• Reentrancy of a stack object. When a subsystem is exited on a call to another subsystem, the linear address of the topmost frame is saved in the subsystem entry. This allows a call from subsystem A to subsystem B which in turn calls subsystem A without returning from subsystem B first.

• Trusted subsystems. A subsystem ID of 0 indicates the current stack object is unchanged. This allows two mutually suspicious subsystems to share the same trusted library module (for example, a run-time library).

• Guarantee stack resource. Since the stack resource associated with a subsystem need not be shared with other subsystems, it is possible under some situations for software to guarantee that stack resource exhaustion never occurs. This allows certain faults be handled synchronously.

• Domain object sharing among processes. The subsystem ID also allows the same domain for different processes, but the same domain is mapped to different region 2 ADs using different process-specific stacks.

7.3.3 Control Stack

The subsystem call/return mechanism maintains a "control stack" (in the environment table object associated with a process) for the subsystem linkage information. A control stack is an array of control stack entries. Each control stack entry contains the saved state of an address space (to be restored on a return).
7.3.4 Extended Subsystem Environment

The subsystem model requires the following objects:

- Environment Table Object. This includes both the subsystem table and the control stack.
- Current Subsystem ID. The process is associated with a subsystem ID which is saved in the process together with related information (like the current subsystem table offset for the current subsystem entry).

These fields are ignored when not operating with the subsystem model.

7.3.5 Interrupt Environment

When the process is in the interrupted state, subsystem calls consult an interrupt environment table object. All subsystem calls in the interrupted state are handled as intra-subsystem calls (where the region 2 and stack are not changed). Thus, the interrupt environment table does not need a subsystem table at the beginning. The control stack in the interrupt environment must start at a fixed offset.

7.4 Domain Objects

A domain object has object type 0011_2.

The type rights in a domain object AD are uninterpreted.

An AD to a domain object should have read rep rights.
The structure of a domain object is given in Figure 7-2. The fields of a domain object are defined as follows:

- **Region 0 AD (bytes 0-3).** This AD references the object which defines region 0 of the target address space for a subsystem call. If the tag bit is zero, an *invalid AD* fault is raised.

- **Region 1 AD (bytes 4-7).** This AD references the object which defines region 1 of the target address space for a subsystem call. If the tag bit is zero, an *invalid AD* fault is raised.

- **Subsystem ID (bytes 8-11).** This mixed value is the subsystem ID that selects an entry in the subsystem table in the environment table associated within the process object. A subsystem entry in the subsystem table specifies the object that defines region 2 of the target address space and the frame pointer of the topmost stack frame in the address space. If this field is a data word of zero, the current region 2 remains unchanged and the current frame is the topmost stack frame. Bits 6-31 of the subsystem ID produce a hash value into the subsystem table.

- **Trace Control, T (byte 12, bit 0).** This bit specifies the trace enable bit of the process controls after a subsystem or supervisor call via this object. This bit disables or enables tracing inside the new address space. This bit is ignored during an explicit call to a supervisor procedure in supervisor mode. This bit has the same encoding as that in the process controls (see Chapter 15).
• Supervisor Stack Pointer (bytes 12-15, bits 2-31). This is a linear address (word-aligned) for the supervisor stack. Supervisor calls locate the new frame with this field (in the user mode) instead of the stack pointer in the current frame.

The process distinguishes between a user stack (in user mode) and a supervisor stack (in supervisor mode). If the supervisor stack pointers in different domains contain different values, all the stacks must be big enough to handle the needs of all the supervisor procedures. Hence, the process supervisor stack pointers should be the same. Since the fault table is associated with a processor, all the processes sharing the same processor need to have a supervisor stack as specified by the supervisor fault handling procedures. Hence, the supervisor stack pointer should be a system wide constant.

• Procedure Entries (from byte 48 to the end of the object). A procedure entry specifies the type and address of the target procedure. The fields of a procedure entry are defined as follows:
  
  – Procedure Entry Type (bits 0-1). This field indicates the type of procedure to be invoked. The encodings of this field are as follow:
    00 local procedure
    01 reserved
    10 supervisor procedure
    11 subsystem procedure
  
  – Offset (bits 2-31). This 30-bit field is a word offset into the target address space to the first instruction of the target procedure.

The domain object may be bigger than the last entry of the procedure table. If so, the unused entries should point at a local procedure that reports an error, to prevent compromise of the protection mechanism.

7.5 Environment Table Object

An "environment table object" contains two data structures: a subsystem table and a control stack. This object contains information necessary for all subsystem transfers within a single process; thus, there is an one-to-one correspondence between a process object and an environment table object.
An environment table object does not have a predefined object type. Some parts of the environment table may be held inside the processor. The fields of an environment table object are defined as follows:

- **Subsystem Table.** This area is described in the following section. The first entry stores the current control stack pointer, control stack limit, and subsystem table size.
- **Control Stack.** This area is described in the following section.

### 7.5.1 Subsystem Table

During a subsystem call, a domain object directly specifies only two of the three objects that define the new address space. The domain object contains a subsystem ID which indirectly specifies the third object of the new address space. A subsystem table is a data structure within an environment table object which provides the mapping of a subsystem ID to region 2 AD of the new address space.

The first entry of the subsystem table is a dummy entry with the following defined fields:

- **Current Control Stack Pointer, CCSP (bytes 0-3, bits 4-31).** This is a quad-word index for this object to the next available CSE. This field is incremented on a subsystem call and decremented on a subsystem return.
- Control Stack Limit, CSL (bytes 4-7, bits 4-31). This is a quad-word index for this object to the first CSE reserved for the control stack overflow fault handler (that is, not for regular uses). When CCSP = CSL after the completion of a subsystem call, a Control-Stack Overflow fault is generated.

- Subsystem Table Size (bytes 12-15, bits 4-29). This field contains one less than the size (in units of subsystem entries) of the subsystem table. The size of a subsystem table must be a power of 2; thus, this field contains a bit mask of ones in the least significant bits. Otherwise, the behavior is unpredictable. Thus, this field may be interpreted as the index of the last subsystem table entry.

7.5.2 Subsystem ID to Subsystem Entry Mapping

A subsystem ID selects the corresponding subsystem entry as follows:

- If the specified subsystem ID is zero or equal to the current subsystem ID, the current subsystem ID is selected. Otherwise, search the subsystem table as specified below.

- Bits 6-31 of the specified subsystem ID are logically-ANDed with the subsystem table size to form the initial subsystem entry index.

- Repeat the following,
  - If the subsystem ID in the selected subsystem entry is zero, a Subsystem Not Found fault is raised.
  - If the subsystem ID in the selected subsystem entry matches (as if a cmpm instruction were executed) that of the specified subsystem ID, exit from the search.
  - Otherwise, select the previous subsystem entry by searching backward linearly through the table. Entry 0 wraps around to the last entry pointed to by the system table size.
  - If this is the initial subsystem entry and the process is not in interrupted state, raise a Subsystem Not Found fault. If the process is in interrupted state, the current subsystem is selected.

7.5.3 Subsystem Entries

![Subsystem Entry Diagram]

The structure of a subsystem entry is shown in Figure 7-4. The fields of a subsystem entry are defined as follows:

- **Topmost Frame Pointer** (bytes 0-3, bits 6-31). This field contains the frame pointer of the topmost stack frame. During a subsystem call into this address space, this field defines the previous frame pointer in the new frame. During a subsystem call from this address space, the current frame pointer is saved here. During a subsystem return to this address space, this defines the target frame pointer. During a subsystem return from this address space, the previous frame pointer in the current frame is saved here.
7.5.4 Control Stack

The organization of the control stack is shown in Figure 7-3. A control stack entry is pushed on the control stack on a subsystem call, and popped off the control stack on a subsystem return. The control stack is delimited on the low end by a reserved control stack entry. The control stack is delimited on the high end by the control stack limit plus a few reserved entries (for the control stack overflow fault handler). The number of entries to be reserved for stack overflow fault handler is software-defined.

7.5.5 Control Stack Entries

![Control Stack Entry Diagram](image)

The format of a control stack entry is shown in Figure 7-5. The fields of a control stack entry are defined as follows:

- **Return Region 0 AD (bytes 0-3)**. This AD references the object that defines region 0 of the calling address space of the corresponding subsystem call. On a subsystem return, region 0 is restored to this object. This AD must contain read/write rights; if not, a Rep Rights fault will be raised.

- **Return Region 1 AD (bytes 4-7)**. This AD references the object that defines the region 1 of the calling address space of the corresponding subsystem call. On a subsystem return, region 1 is restored to this object. This AD must contain read/write rights; if not, a Rep Rights fault will be raised.

- **Trace Control, T (byte 8, bit 0)**. This bit contains the trace enable bit in the process controls during the corresponding normal subsystem calls. During a subsystem return, the trace control is restored to this bit.
• Return Mode, MMM (byte 8, bits 1-3). This 3-bit field indicates the type of entries. This field is encoded as follows:

000 Normal intra-subsystem
001 Normal inter-subsystem
100 Fault intra-subsystem
101 Fault inter-subsystem
x1x reserved; Control-Stack Underflow fault is raised

Fault procedures are described in Chapter 10.

• Return Subsystem Entry Offset (bytes 8-11, bits 4-31). This field contains the entry index into the subsystem table (in the environment table) for the subsystem entry that defines the region 2 of the calling address space.

When a subsystem table is expanded and rehashed, the subsystem entry offset changes and needs to be updated.

• Callee’s Domain AD (bytes 12-15). This AD references this subsystem call’s domain object. This is initialized during a call, but it is ignored on a return.

### 7.6 Domain CALL/RETURN

calld
calls
call
idcsp

The calld instruction invokes the procedure specified by the procedure number in the specified domain object, and changes the address space as specified by the domain object. The specified domain AD must have read rights. The procedure number is a word index into the procedure table in the specified domain object for a procedure entry.

The calls instruction calls a procedure in the system domain. The system domain is a domain referenced by the processor object. This instruction is necessary to allow supervisor calls in an untagged system. In a tagged system, the system domain can map supervisor calls of an untagged operating system to a tagged operating system.

The ret instruction returns to the caller. The particular return action is determined by the return status field in the previous frame field of the current frame. This allows procedures to be invoked from both inside or outside of their associated domains, even though different actions are taken.

The idcsp instruction returns the current control stack pointer of the process.
This chapter describes objects, and how they are addressed.

8.1 Address Spaces

The three address spaces are linear, virtual, and physical. A linear address space is mapped onto a virtual address space which is, in turn, mapped onto a physical address space. An address in each space has a unique structure.

Physical addresses define specific memory and I/O locations outside the processor. Virtual addresses define objects and locations within objects; the operating system manages virtual addresses to support multiprocessing and multiprogramming. Linear addresses provide a flat address space to be used by programs operating in a "conventional" manner.

8.1.1 Physical Address Space

The physical address space consists of $2^{32}$ (4G) bytes. The physical address space covers read-write memory, read-only memory, and memory-mapped I/O. The last 16M bytes of the physical address space (from FF000000<sub>16</sub> to FFFFFFFF<sub>16</sub>) are reserved; see Appendix B for details.

The physical address space is byte addressable and must guarantee atomic and indivisible access (read or write) for memory addresses that fall within 16-byte boundaries. An indivisible access guarantees a processor reading or writing a set of memory locations will complete the operation before another processor can read or write the same location. An atomic operation allows a processor to read and modify a set of memory locations (within a aligned 16-byte block) with the guarantee that another processor doing an atomic operation on the same block will be delayed.

The physical medium representing an area of the physical address space may have more restrictions on the alignment and the length of an individual access. These restrictions are not necessarily detected.

Multiple processors may share a single, common physical address space.

8.1.2 Virtual Address Space

The system-wide virtual address space is actually a collection of objects. Given that any datum within an object is located by a simple offset, the virtual address of the datum is specified by two components: an object index that selects the desired object and an object offset of the datum within the object. The size of the virtual address space is the product of the number of objects allowed and the maximum size of each object. A maximum of $2^{26}$ (64M) objects are allowed, with a maximum of $2^{32}$ (4G) bytes per object, yielding a total virtual address space of up to $2^{58}$ bytes.
An object is also defined as the unit of protection. To control access within the virtual address space, the generation of object indices is protected. A special type of pointer, called an access descriptor (AD), contains an object index. (Ordinary data can not be used where an access descriptor is required.) An access descriptor can point to any of the 64 million objects in the virtual address space. It is more accurate, therefore, to say that a virtual address is specified by a protected object index (an access descriptor) and an unprotected offset.

The use of a system-wide virtual address space allows different processors and processes to communicate with each other without the conventions and restrictions imposed by conventional architectures on shared address spaces.

### 8.1.3 Instantaneous Address Space

Access descriptors, directly or indirectly accessible, are conceptually assembled in sets to form yet a third type of address space called the instantaneous address space. The instantaneous address space defines the visibility of the execution environment. The execution environment is further described in Chapter 6. Addresses are mapped onto the single virtual address space. For maximum flexibility, there are two types of instantaneous addresses.

The first type, called a linear address, is defined by the four objects that form the execution environment. A linear address is used to represent the conventional notion of a process address space. Linear addresses, interpreted within a given environment, are mapped onto the virtual address space. The mapping of linear addresses to virtual addresses is a fundamental part of the instruction interpretation process. In a linear address, an operand specifier supplies only an offset; the current linear address space is implied. The upper two bits of a linear address implicitly selects one of the four objects that define the execution environment, while the remaining 30 bits are an offset into the selected object.

The second type, called the structured address, is defined by a virtual address (that is, AD plus offset). The structured address is used to access the more advanced object-oriented protection features. In a structured address, an operand specifier supplies a virtual address. Since an AD cannot be directly specified in the instruction stream, the AD part of the virtual address must be specified indirectly using an AD selector in an operand specifier. An AD selector specifies a register (global or local) that holds an AD.

### 8.2 Objects and Object Addressing

#### 8.2.1 Access Descriptors and their Rights

An access descriptor is a protected pointer into the object space. Access descriptors are protected from accidental or malicious creation and modification.

A program cannot address an object directly, but only indirectly via an access descriptor. Since a program cannot reference an object without an access descriptor to it, nor can a program create an arbitrary access descriptor, a program's visibility is restricted to those objects it needs to access.

An access descriptor contains the following information:

- **Object Index.** This selects the object.
- **Rights.** An AD contains read rights, write rights and type rights. These rights indicate the permissible operations on the object. Rights are described in Chapter 9. Note that rights
are associated with an access descriptor and not with the object itself. It is thus possible to have different rights to the same object by selecting different access descriptors.

- Lifetime. This bit indicates the lifetime of the object this AD references. Lifetime is described in Section 8.4.

### 8.2.2 AD to Object Mapping

Objects are referenced using system-wide protected pointers called access descriptors. Each access descriptor contains a 26-bit object index; thus, there are \(2^{26}\) (64M) possible objects. An object index selects an object table entry in the system-wide object table object. An object table entry specifies the location, size, type, and so on of the referenced object. Figure 8-1 introduces the mapping process.

![Diagram](image)

**Figure 8-1. AD to Object Table to Object Mapping**

### 8.2.3 Storage Blocks and Pages

Physical memory is partitioned into pages and suballocated pages. Suballocated pages are further subdivided into storage blocks.

An object is physically composed of a storage block and/or a set of pages. A block is a contiguous area in the physical address space. A block can be used to represent a simple object, a page table, or a page table directory.

The base address of a storage block points to the first byte of the block. The base address of a storage block must be aligned on a 64-byte physical address boundary. The length of a block varies from 64 bytes to 4096 bytes. A block cannot span across a 4K-byte boundary.

An object can also be represented by a set of pages with one or two levels of page tables. The first level table can be a storage block instead of a page. The pages that define an object are described by a page table. A page is a fixed size block of 4K bytes with base address aligned on a 4K-byte boundary.
8.2.4 Tagging

An object contains access descriptors and/or data, that is, any binary information. Access descriptors and data can reside in the same object and can be interleaved in any arbitrary order.

In some systems (such as BilN™ Systems), a tag bit is associated with each 4-byte aligned word in memory to indicate whether the word is data or an access descriptor. An access descriptor must be aligned to 4-byte boundary with a tag bit of one. A tag bit of zero indicates data.

In other systems, the tag bit is not used. The interpretation of a word as data or an access descriptor depends on the operation; see Chapter 16.

In a word-aligned read or write of the whole word, the tag bit is either preserved or set to zero depending on the operation. In an non-word aligned read, or a partial read of a word, the tag bit of the returned value is always forced to zero. Similarly, in an non-word aligned write, or a partial write of a word, the tag bit of any of the modified words is always forced to zero. The data manipulation (arithmetic or logical) instructions require source operands with zero tag bits, and generate values with zero tag bits.

8.2.5 Typed Objects

Certain objects have a predefined internal organization. These objects play a key role in the protection system, the interprocess/interprocessor communication system, and the storage management system. To recognize these objects and to control their use, each one must be identified by a proper object type. This object type is maintained with the object’s address mapping information. Additional object types may be assigned with their own type codes. Object typing is described in Chapter 9.

8.2.6 Object Offset

An object offset is a 32-bit ordinal used to specify a datum within an object. The offset is capable of pointing to either data or access descriptors in an object. An object offset is divided into a number of fields. The interpretation of these fields are dependent on the object representation (described in later sections).

![Diagram of Object Offset]

Figure 8-2. Object Offset

8.2.7 Object Size

The maximum size of an object is $2^{32}$ (4G) bytes. The size of an object is specified in an object table entry. The object offset in a virtual address plus the operand size is compared with the size of the referenced object on every address translation. This operation is called bounds checking and prevents reference beyond the specified object of a datum which may belong to
8.3 Object Representation

An object is described by an object table entry. The object table entry provides the mapping information for the physical addresses of the storage blocks and pages. These blocks and pages represent the physical object. Three different mapping schemes are used for different maximum object sizes and to minimize object representation overheads.

- **Simple Objects.** A simple object is represented by a block in physical address space directly. The physical base address is stored directly in the object table entry. Such an entry is called a simple object descriptor. Simple objects are objects between 64 and 4K bytes.

- **Paged Objects.** A paged object is represented by a set of physical pages using a single-level page table. The object table entry for a paged object, called a paged object descriptor, contains the physical address of a page table, which is an array of page table entries for the pages. Paged objects are objects between 4K and 4M bytes.

- **Bipaged Objects.** A bipaged object is represented by a set of physical pages using two levels of page tables. The object table entry for a bipaged object, called a bipaged object descriptor, contains the physical address of a page table directory, which is an array of page table entries for page tables. Bipaged objects are objects between 4M and 4G bytes.

8.3.1 Simple Objects

A simple object is defined by a simple object descriptor and represented by a single block. The maximum size of a simple object is $2^{12}$ (4K) bytes. This size of a simple object is in units of 64 bytes. A simple object descriptor contains the physical base address and the block length. A simple object cannot span across a 4K-byte physical address boundary.

A simple object offset is partitioned as follows:

- **Directory Index DI** (bits 22-31). This 10-bit field must be zero. Otherwise an Object Length fault is raised.

- **Page Index PI** (bits 12-21). This 10-bit field must be zero. Otherwise an Object Length fault is raised.

- **Block Offset SO** (bits 0-11). This 12-bit field is the byte displacement added to the base address of the block to form the physical address for the first byte of the operand.

8.3.2 Paged Objects

A paged object is described by an object table entry called a paged-object descriptor. Paged objects are implemented with one level of page table. The maximum size of a paged object is $2^{22}$ (4M) bytes. The size of a paged object is in units of 4K bytes. The page table of a paged object is aligned on 64-byte physical address boundary and the size is in multiples of 64 bytes. A paged object is composed of 4K-byte pages and thus does not require contiguous physical address space of more than 4K bytes. Each page is individually swappable and relocatable, thus not all pages of a paged object need be present in physical address space at the same time. To access an item of a paged object, only the page table (64-4096 bytes) and the selected page (4K bytes) need to be located in the physical address space.
A paged-object descriptor contains the object length, but does not contain the base addresses of the pages which represent the object. The base address field of a paged-object descriptor contains the base address of the page table block. The length of the page table block is defined by the object length of the object.

A paged object offset is partitioned as follows:

- **Directory Index, DI** (bits 22-31). This 10-bit field must be zero. Otherwise, an Object Length fault is raised.
- **Page Index, PI** (bits 12-21). This 10-bit field is used to index into the selected page table for a page table entry.
- **Page Offset, PO** (bits 0-11). This 12-bit field is the byte displacement appended to the base address (in the page table entry) of the page to form the physical address for the first byte of the operand.

### 8.3.3 Bipaged Objects

A bipaged object is described by an object table entry called a bipaged object descriptor. Bipaged objects are implemented with two levels of page tables. The second level of page tables are always page aligned and 4K bytes in size. The maximum size of a bipaged object is $2^{32}$ (4G) bytes. The size of a bipaged object is in units of 4K bytes. The page table directory of a bipaged object is aligned on 64-byte physical address boundary and the size is in multiples of 64 bytes. A bipaged object uses 4K-byte page tables and 4K-byte pages and thus does not require contiguous physical address space of more than 4K bytes. Each page or page table is individually swappable and relocatable; thus, not all pages or page tables of a bipaged object need be present in physical address space at the same time. To access an item of a bipaged object, only the page table directory (64-4096 bytes), the selected page table (4K bytes), and the selected page (4K bytes) need to be located in the physical address space.

A bipaged object descriptor contains the object length, but does not contain the base addresses of the pages nor page tables which represent the object. The base address field of a bipaged object descriptor contains the base address of the page table directory block. The length of the page table directory block is defined by the object length of the object.

A bipaged object offset is partitioned as follows:

- **Directory Index, DI** (bits 22-31). The directory index selects a page table entry in the page table directory specified by the bipaged object descriptor.
- **Page Index, PI** (bits 12-21). The page index selects a page table entry in the specified page table.
- **Page Offset, PO** (bits 11-0). The page offset is used as an offset into the page. The page offset is appended to the base address (in a page table entry) to form the physical address for the first byte of the operand.

### 8.4 Object Lifetime

To support the implicit deallocation of certain objects while preventing dangling references, the object lifetime concept is supported. The lifetime of an object can be local or global. "Local" objects have a lifetime that is tied to a particular program execution environment (such as a "job" within the BiN™ Operating System). "Global" objects are not associated with a particular execution environment.
Each job has a distinct set of local objects. No two jobs can have ADs that reference the same local object. The processor does not allow an AD for a local object to be stored in a global object. Thus, when a job terminates, all the local objects associated with a job can be safely deallocated, and there cannot be any dangling pointers.

The local bits in access descriptors, object descriptors, and page table entries are the means by which the lifetime of an object is determined and prevents a potential dangling reference (AD) from being stored.

### 8.4.1 Local Bits

A local bit is associated with each object or page to denote its relative lifetime. The local bit is located in the object descriptor for a simple object, and the PTEs for a page. A value of 0 indicates a global object or page with unbound object lifetime. A value of 1 indicates a local object or page with bound object lifetime.

### 8.4.2 Lifetime Checking

The object lifetime check is performed every time an AD is stored. Since this requires the lifetime of the source object and destination location to be compared, the operation is called lifetime checking. If the source AD is valid and the local bit is 1 and the lifetime of the destination location (in an object table entry or a page table entry) is global, a Lifetime fault is raised.

In the implicit manipulation of system objects, lifetime checking is ignored unless explicitly specified.

### 8.5 Garbage Collection


A gray and black boolean are associated with each object table entry to support parallel garbage collection. The gray boolean is represented as a byte in the gray table, while the black boolean is software defined. Since there are $2^{26}$ objects (maximum), the size of the gray table area can be up to $2^{26}$ (64M) bytes.

The gray boolean (byte) associated with an object is set to one whenever a new AD for the object is generated, while the mutator enable bit in either the processor object or current process object is set. See Sections 15.3 and 16.1.

The gray boolean is not necessarily set (marked) until the AD is stored in memory. Thus, in certain circumstances, the mutator operation can be delayed. The garbage collector software has to synchronize with these exceptions. Gray marking may be delayed until process suspension for:

- The content of local registers (Chapter 6)
- The content of global registers (Chapter 6)
- The current subsystem ID (Chapter 7)
• The current region 0-2 AD (Chapter 7)
• The current process AD (Chapter 15)

Gray marking is never perform for the:
• Object Table (Chapter 8)
• Process Object AD (Chapter 15)
• Region 3 AD (Chapter 6)
• System Domain AD (Chapter 7)
• Default TDO ADs (Chapter 9)
• Dispatching Port ADs (Chapter 14)

8.6 Mapping Tables

8.6.1 Object Table Objects

An object table object (OT) serves as the root of the virtual address mapping. An object table is an array of 16-byte object table entries. The object index field in an access descriptor selects an object table entry (OTE) in the object table. Object table entries are described in later sections.

Object tables do not have a predefined system type.

Although an AD to an OT has a global lifetime, the OTE/PTEs of an OT must have a local lifetime. This is necessary to support TDO ADs in OTEs.

One system-wide object table exists for all processors that share a single system-wide virtual address space.

The swappable part of the PTEs of an OT should be cacheable to allow caching of addressing translation information in an external cache.

8.6.1.1 Predefined Object Indices

The following object indices are predefined, and should not be used for any other purpose:

<table>
<thead>
<tr>
<th>Object Indices</th>
<th>Purpose</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Reserved for empty AD</td>
</tr>
<tr>
<td>(special for syn* instructions and the empty queue representation for port and semaphore operations)</td>
<td></td>
</tr>
<tr>
<td>1-7</td>
<td>Preserved</td>
</tr>
<tr>
<td>8</td>
<td>Object Table</td>
</tr>
<tr>
<td>9-15</td>
<td>Preserved</td>
</tr>
<tr>
<td>16-31</td>
<td>Default TDO ADs for object types 0-15 (see Chapter 9)</td>
</tr>
</tbody>
</table>

8.6.2 Page Tables or Page Table Directories

Page tables provide one or two level(s) of mapping for paged objects and bipaged objects.
Page table directories provide the first level of mapping for bipaged objects. Page tables (or page table directories) contain page table entries (or page table directory entries) which define the base address of a page, and other information for virtual memory management and garbage collection.
Page tables and page table directories are predefined, but are not objects and do not have a system type.

A page table is an array of page table entries, each of which is 4 bytes in length. Each page table entry in a page table describes a page in a paged object or a bipaged object. Each page table entry in a page table directory describes a page table for a bipaged object.

The page table of a paged object or the page table directory of a bipaged object can be variable in size and aligned on any 64-byte boundary. The page tables of a bipaged object must be 4K bytes in size and aligned on 4K-byte boundaries.

Page tables and page table directory are not objects and thus cannot be accessed directly in the virtual address space. One approach is to access them using physical addresses. Another approach is to map the page tables to part of the object they are defining. In the second approach, the physical address of the page table directory or the page table must be duplicated. If so, the software is responsible to guarantee the physical address alias is updated during swapping.

8.6.3 Gray Table Area

A gray table area supports parallel garbage collection. The system-wide gray table area is in region 3, and shared by all processors. The gray table area starts at offset C000000016 (in region 3) of any linear address space.

The gray byte for object index $i$ is located in linear address C000000016 + $i$.

The gray table must be frozen (defined in Section 8.9.1) while either the mutator enable bit in the processor object is 1 or the mutator enable bit in the current process object is 1.

The gray table can be swapped while the garbage collector is not active, or allocated before a garbage collection cycle and deallocated after a garbage collection cycle.

8.7 Descriptor Formats

8.7.1 Data Words

![Figure 8-3. Data Word](image)

The fields of a data value are defined as follows:

- **Data** (bits 0-31). This field contains any data value.
- **Tag** (Tag Bit). This bit is 0 for data values.
8.7.2 Access Descriptors

The fields of an access descriptor are defined as follows:

- **Read Rights** (bit 0). This bit indicates reading the contents of the object referenced by this access descriptor is allowed. Read rights are further described in Chapter 9.

- **Write Rights** (bit 1). This bit indicates whether writing the contents of the object referenced by this access descriptor is allowed. Write rights are further described in Chapter 9.

- **Type Rights** (bits 2-4). The interpretation of this 3-bit field is determined by the object type of the referenced object. Type rights are further described in Chapter 9.

<table>
<thead>
<tr>
<th>Name of the bit</th>
<th>Bit position in the AD</th>
</tr>
</thead>
<tbody>
<tr>
<td>Use</td>
<td>bit 2</td>
</tr>
<tr>
<td>Modify</td>
<td>bit 3</td>
</tr>
<tr>
<td>Control</td>
<td>bit 4</td>
</tr>
</tbody>
</table>

- **Local** (bit 5). This bit indicates the object's lifetime. This bit is 0 for a global object and 1 for a local object.

- **Object Index** (bits 6-31). This 26-bit field selects an object table entry in the object table.

- **Tag** (Tag Bit). This bit must be 1 for a valid access descriptor.

8.7.3 Mixed Words

A mixed word can be viewed as either a data word or an access descriptor depending on the context.

The values of a mixed word are divided into the following classes:

1. **[Valid] Access Descriptor**. A valid access descriptor has the tag bit set to 1. This can be dereferenced (used to reference the content of the object) if the object for the corresponding index is defined. The Invalid AD fault is raised when the tag bit is 0 and an AD is expected.

2. **Data**. A data word has the tag bit set to zero. When a data value is generated, the tag bit is always set to zero. When a data value is expected, the tag bit is ignored and interpreted as zero.

The instructions to manipulate access descriptors or mixed words are described in Section 8.8.
8.7.4 Virtual Addresses

<table>
<thead>
<tr>
<th>Object Offset</th>
<th>n</th>
</tr>
</thead>
<tbody>
<tr>
<td>Access Descriptor for the Object</td>
<td>n+4</td>
</tr>
</tbody>
</table>

Figure 8-5. Virtual Address Format

The fields of a virtual address are defined as follows:

- **Object Offset** (bytes 0-3). This 32-bit field contains an ordinal offset into the object referenced by the access descriptor in the virtual address.
- **Access Descriptor** (bytes 4-7). This AD specifies the object referenced by this virtual address. The AD also specifies the permissible operations using this virtual address.

8.7.5 Object Table Entries

An object table can contain the following types of object table entries. All object table entries are 16 bytes in size.

Specific object table entries are identified by the entry type field (bits 96-98) of each object table entry as follows:

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>Invalid Object Table Entry</td>
</tr>
<tr>
<td>001</td>
<td>Embedded Descriptor (such as Semaphores)</td>
</tr>
<tr>
<td>010</td>
<td>Invalid Simple Object Descriptor</td>
</tr>
<tr>
<td>011</td>
<td>Simple Object Descriptor</td>
</tr>
<tr>
<td>100</td>
<td>Invalid Paged Object Descriptor</td>
</tr>
<tr>
<td>101</td>
<td>Paged Object Descriptor</td>
</tr>
<tr>
<td>110</td>
<td>Invalid Bipaged Object Descriptor</td>
</tr>
<tr>
<td>111</td>
<td>Bipaged Object Descriptor</td>
</tr>
</tbody>
</table>

The following object table entries are collectively called storage descriptors:

- [Invalid] Simple Object Descriptor
- [Invalid] Paged-Object Descriptor
- [Invalid] Bipaged Object Descriptor

Valid storage descriptors contain physical addresses. Invalid storage descriptors, where the base address field may not necessarily be valid, are used to indicate that the selected object cannot be accessed.

The term object descriptor and object table entry are no longer distinguished.

8.7.5.1 Storage Descriptors
The fields of a [invalid] simple object descriptor, a [invalid] paged object descriptor, or a [invalid] bipaged object descriptor are defined as follows:

- **TDO AD** (bits 32-63). This field contains the type definition object AD associated with this object descriptor. The TDO is described in Chapter 9.

- **Reserved** (bits 68-69). This field must be zero.

- **Base Address** (bits 70-95). This 26-bit field contains the physical base address (in units of 64 bytes) of the block, page table or page table directory. This provides a $2^{32}$ byte physical address space. This field is uninterpreted in an invalid storage descriptor.

- **Entry Type** (bits 96-98). This 3-bit field indicates the type of object table entries and the definition of the rest of the descriptor. The (binary) encodings for the three types of OTE are:
  
  010  Invalid Simple Object Descriptor  
  011  Simple Object Descriptor  
  100  Invalid Paged Object Descriptor  
  101  Paged Object Descriptor  
  110  Invalid Bipaged Object Descriptor  
  111  Bipaged Object Descriptor

- **Access Status** (bits 99-103). This 5-bit field is described in Section 8.7.5.2. This field is defined only in a simple object descriptor. This field is preserved for other entry types.

- **Object Length** (bits 114-119). This field contains one less than the length in units of 64 bytes of the storage block referenced by the base address field.

  In a simple object, this field contains one less than the length in units of 64 bytes defined by this descriptor.

  In a paged object descriptor, this field contains one less than the length in units of 64K bytes defined by this descriptor.

  In a bipaged object descriptor, this field contains one less than the length in units of 64M bytes defined by this descriptor.
• Object Type (bits 124-127). This 4-bit field contains the object type of the object. Object types are described in Chapter 9.

8.7.5.2 Access Status

![Diagram of access status]

**Figure 8-7. Access Status**

An access status contains information for the management of blocks and pages. It is found in simple object descriptors and valid page table entries. This field does not appear in an invalid object descriptor, a paged/bipaged object descriptor, nor a page table directory entry.

The fields of an access status are defined as follows:

• **Accessed** (bit 99 in OTE, Bit 3 in PTE). This bit indicates the object or page defined with this descriptor has been referenced (read or written). This bit is ensured to be 1 before the associated storage is referenced. Once set, this bit remains set until cleared by software.

• **Altered** (bit 100 in OTE, Bit 4 in PTE). This bit indicates the object or page defined with this descriptor has been overwritten. This bit is ensured to be 1 before the associated storage is overwritten. Once set, this bit remains set until cleared by software.

• **Mixed** (bit 101 in OTE, bit 5 in PTE or PTDE). This bit indicates that an AD has been written in the object or page defined by this descriptor. This bit is ensured to be 1 before the associated storage is overwritten with a non-zero tag bit. Once set, this bit remains set until cleared by software.

• **Cacheable** (bit 102 in OTE, Bit 6 in PTE). This bit indicates the object or page defined with this descriptor can be cached. The encodings of the cacheable bit are as follows:

  0  Do Not Cache
  1  Can Be Cached

  Cacheability is described in Chapter 9.

• **Local** (bit 103 in OTE, bit 7 in PTE). This bit indicates the lifetime of the object or page defined by this descriptor. This is 0 for a global object or page and 1 for a local object or page.

8.7.5.3 Embedded Descriptors (Semaphores)

An embedded descriptor holds special predefined data structures. The only such predefined data structure is a semaphore, defined in Chapter 7.
The fields of an embedded descriptor are defined as follows:

- **Storage Area** (bits 0-95). This 12-byte area contains the data structure.
- **Entry Type** (bits 96-98). This field is 001₂ for an embedded descriptor.
- **Use Default TDO** (bit 99). If set, this descriptor has an associated default TDO (see Chapter 9). If clear, the TDO AD is assumed to be in bits 32-63 of the descriptor. Typically, this bit would be set.
- **Type** (bits 124-127). This field is the 4-bit type value. The only predefined value is 0100₂, which indicates that the first three words hold a semaphore.

### 8.7.5.4 Invalid Object Table Entry

The fields of an invalid object table entry are defined as follows:

- **TDO AD** (bits 32-63). This field has the same interpretation as in a storage descriptor, but only if flag *use-default-TDO* is clear.
- **Entry Type** (bits 96-98). This field is 000₂ for an invalid object table entry.
- **Use Default TDO** (bit 99). If set, this descriptor has an associated default TDO (see Chapter 9). If clear, the TDO AD is assumed to be in bits 32-63 of the descriptor.
8.7.6 Page Table Entries


![Figure 8-10. Page Table Directory Entry](image)

![Figure 8-11. Page Table Entry](image)

The fields of a valid page table entry or page table directory entry are defined as follows:

- **Valid** (bit 0). This bit is 1 to indicates a valid page table entry or page table directory entry.

- **Page Rights** (bits 1-2). This 2-bit field encodes the permissible operations (read or write) in different execution mode on the content of this page (in a page table entry) or for the pages defined by this page table (in a page table directory entry). Since a page may be controlled by more than one set of page rights, the effective rights is the minimum of all page rights. See Chapter 9.

- **Access Status** (bits 3-7). This 5-bit field is similar to that in a storage descriptor and is defined in the Section 8.7.5.2. This field is defined for a page table entry and is preserved for a page table directory entry.

- **Base Address** (bits 12-31). This 20-bit field contains the physical base address (in units of 4K-byte pages) of the page.
The field of an invalid page table [directory] entry is defined as follows:

- **Valid** (bit 0). This bit is 0 to indicate an invalid page table [directory] entry.

## 8.8 Instructions

### 8.8.1 Access Descriptor Manipulation

Access descriptors, as opposed to data words, can be moved or copied only by a set of special instructions that guarantee the integrity of the object index and the access rights, and satisfy the object lifetime and the mutator function. Before an AD is copied, a lifetime check is performed. If the AD is valid and the mutator function is enabled at either the processor or process level, gray marking is performed.

```plaintext
ldm
ldml
ldmq
stm
stml
stmq
movm
movml
movmq
```

The move instructions copy an operand from register(s) to register(s). The load instructions read an operand from memory. The store instructions write the content of registers to memory; lifetime checking and gray marking are performed.

An AD in any accessible object will prevent the referenced object from being garbage collected. ADs which are no longer needed can be deleted by overwriting the AD with any data value.

The addresses of all mixed operands must be word aligned. Otherwise, a load mixed instruction becomes the equivalent of the corresponding load instruction, and so on.

These instructions can be used to store data values too, but will always be slower than the corresponding store instructions. When a mixed record (contains both data and ADs) exists where the internal layout is unknown, these instructions should be used.

In a record with both access descriptors and data, the ADs should be grouped together at the beginning of the record if possible. This avoids introducing extra gaps when ADs are intermixed with data. This also allows using a mixed instructions for the access parts and ordinal instructions for the data parts.
8.8.2 Object Reference Testing

cmpm
chktag

The cmpm instruction compares both ADs or data for equality. If both operands are ADs, the instruction tests whether they reference the same object. If both operands are data, the instruction tests whether the data value are equal. The chktag instruction checks for the tag bit.

In an untagged system in supervisor mode, the tag bit is assumed to be set in the cmpm instruction.

In the Ada expression "access_type_variable = null" where an AD is used to represent an access variable, the chktag instruction should be used instead of the cmpm instruction with zero because any non-zero data values cannot be used to reference an object.

8.8.3 Access Descriptor Creation

To facilitate proper lifetime checking, it is presumed that access descriptors are not haphazardly created.

However, in certain controlled situations (such as object allocation), system software needs to create an AD for an existing object.

cread

The cred instruction converts a data word to an AD.

8.8.4 Object Addressing Instructions

ldphy

The ldphy instruction returns the physical address of the operand.

8.9 Object Characteristics

8.9.1 Frozen

A number of predefined objects are required to be frozen, which means that no virtual memory fault can be raised during the access of some predefined part of these objects. The object table entry, page table directory entries and page table entries associated with the predefined area cannot be set to make the object inaccessible. This includes the object table's object descriptor, the page table directory, the page table entry and the page when the object descriptor is located. The software defined part of the predefined objects need not be frozen. In some cases, the objects are required to be frozen only when the object is in certain states. When these objects are relocated in memory, the normal mechanism for object relocation does not work for these objects. The following are a list of objects required to be frozen:

- Gray Table in region 3 (Chapter 8)
- Environment Table Object (Chapter 7)
- Port Object (Dispatching) (Chapter 14)
• Process Object (Chapter 15)
• Interrupt Environment Table (Chapter 16)
• Interrupt-related stack/code/data PTE (Chapter 16)

For any process in the executing, ready, or blocked state (see Chapter 15), the object descriptors of its regions must be marked as valid (that is, the V flags must be set).

8.10 Virtual Address Translation

8.10.1 Object Offset Translation

A memory request specifies the following information:

• Access Descriptor
• Object Offset
• Read/Write
• Length of Request

A single operand in an instruction may require one or more memory requests to fetch the operand from memory. An example of this is the movstr instruction where the number of memory requests depends on one of the source operands. Each of these memory requests goes through the same address translation operation described below.

The following describes the address translation of a virtual address to a physical address. Bounds and rights checking are included.

1. Compute the last byte of the memory request by adding the request length to the object offset.
2. If the memory request spans a 16-byte address boundary, perform the following:
   a. Split the request into two requests which do not span a 16-byte boundary.
   b. Perform the request as two separate memory requests.
3. Determine the rep rights needed by the request type.
4. Raise a Rep-Rights fault if the rights needed are not presented in the read and write rights of the AD.
5. Read the object table entry selected by the object index of the AD.
6. Raise an Invalid Descriptor fault if the entry type is 000₂ or 001₂.
7. Raise one of the Virtual Memory faults if the object table entry is not a valid storage descriptor.
8. If the object table entry is a simple object descriptor,
   a. Set the accessed bit of the simple object descriptor atomically if the accessed bit is 0.
   b. Set the altered bit of the simple object descriptor atomically if this is a write/RMW operation and the altered bit is 0.
   c. Set the mixed bit of the simple object descriptor atomically if this is a write/RMW operation and the memory request is mixed.
d. Raise an *Object Length* fault if the offset of the memory request is greater than the
object length in the object descriptor.

e. Add the object offset to the base address in the object descriptor to form the physical
address of the memory request.

If the object table entry is a paged object,

a. Raise an *Object Length* fault if the directory index and page index of the memory re-
quest is greater than the object length in the paged object descriptor.

b. Scale the page index (bits 12-21) by 4 and add it to the base address in the object
descriptor to form the physical address of the selected data page table entry.

c. Read the page table entry and raise an *Invalid PTE* fault if the page table entry is
invalid.

d. Raise a *Page Rights* fault if the rights needed is greater than the page rights.

e. Set the accessed bit of the page table entry atomically if the accessed bit is 0.

f. Set the altered bit of the page table entry atomically if this is a write/RMW operation
and the altered bit is 0.

g. Set the mixed bit of the page table entry atomically if this is a write/RMW operation and
the memory request is mixed.

h. Concatenate the page offset (bits 0-11) to the base address in the page table entry to
form the physical address of the memory request.

If the object table entry is a bipaged object,

a. Raise an *Object Length* fault if the directory index of the offset of the memory request is
greater than the object length in the bipaged object descriptor.

b. Scale the directory index (bits 22-31) by 4 and add it to the base address in the object
descriptor to form the physical address of the selected page table directory entry for a
page table.

c. Read the page table directory entry and raise an *Invalid PTDE* fault if the page table
directory entry is invalid.

d. Raise a *Page Rights* fault if the rights needed is greater than the page rights.

e. Set the accessed bit of the page table directory entry atomically if the accessed bit is 0.

f. Set the mixed bit of the page table directory entry atomically if this is a write operation
and any tag bit is 1.

g. Scale the page index (bits 12-21) by 4 and concatenate it to the base address in the page
table directory entry to form the physical address of the selected page table entry for a
page.

h. Read the page table entry and raise an *Invalid PTE* fault if the page table entry is
invalid.

i. Raise a *Page Rights* fault if the rights needed is greater than the page rights.

j. Set the accessed bit of the page table entry atomically if the accessed bit is 0.

k. Set the altered bit of the page table entry atomically if this is a write operation and the
altered bit is 0.

l. Set the mixed bit of the page table entry atomically if this is a write operation and the
memory request contains valid access descriptors.
m. Concatenate the page offset (bits 0-11) to the base address in the page table entry to form the physical address of the memory request.

8.10.2 Caching of Address Translation Information

All valid/defined fields in valid page table entries and storage descriptors with storage allocated can be cached for read references. See Chapter 9 on caching of the contents of an object. Concurrent updates to these memory locations are not guaranteed to be reflected in the cached copies within a finite period of time. Interprocessor messages and instructions are provided to support software management of address translation information, as described in Chapter 16.

Note that caching of addressing translation information is independent of the cacheable bits for the object table.

8.10.3 Spanning Page Boundaries

When an access spans across the $2^{32}$ boundary, the address wraps around to zero.

Page boundaries are completely transparent. If a memory write overlaps a page boundary, that page is not re-read after it is written because of a virtual memory fault or a protection fault. (The correct support of copy-on-write semantics requires the page boundaries to be completely transparent.)
This chapter defines object typing and access control.

9.1 Typed Objects

The two typing mechanisms are system-type and extended-type. They are not mutually exclusive. System types can be viewed as predefined properties of the object, while the extended type provides an unique identifier of the type and allows for type-specific software defined functions. The system-type mechanism provides predefined type-specific instructions, which require operands of these specific system types. The extended-type mechanism supports user defined types. This allows software-defined type-specific operations and extended-typed-specific operations to verify an object's type before carrying out their prescribed functions. This facility supports the type manager style of programming.

The type definition object contains a reference to a domain that provides some type-specific procedures.
9.1.1 Object Type Field

The system type of an object is specified by the object type field in its object descriptor (see Chapter 8). One of the system types is generic that contains no predefined fields.

The encodings for the Object Type field are as follows:

<table>
<thead>
<tr>
<th>Encoding (in binary)</th>
<th>Object type</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>Generic</td>
</tr>
<tr>
<td>0001</td>
<td>Type Definition Object</td>
</tr>
<tr>
<td>0010</td>
<td>Process Object</td>
</tr>
<tr>
<td>0011</td>
<td>Domain Object</td>
</tr>
<tr>
<td>0100</td>
<td>Semaphore (Embedded Object)</td>
</tr>
<tr>
<td>0101</td>
<td>Port Object</td>
</tr>
<tr>
<td>0110-0111</td>
<td>(reserved)</td>
</tr>
<tr>
<td>1000-1111</td>
<td>available for system software</td>
</tr>
</tbody>
</table>

9.1.2 Type Definition Object (TDO)

The extended type of an object is specified by the type definition object’s access descriptor associated with the object descriptor, either explicitly or via a default (see Chapter 8). If a default TDO is to be used, the object index for the default TDO is 16 plus the type encoding of
the object or embedded descriptor. For instance, for a semaphore, the default TDO is entry 20 in the object table.

A type definition object contains information to manage the instances of a particular object type.

The object index of the TDO can also be used as a unique identifier for the extended type. In this manner, up to $2^{26}$ (64M) extended types may be defined.

For system objects, while the object type is used to indicate the set of type specific instructions, the type definition object can be used to provide software (that is, procedural) extensions to the predefined type-specific operations.

Different type definition objects may be associated with different instances of the same system object type. This permits software extensions to the predefined instructions to be defined on a per instance basis.

\texttt{idtdo}

The \texttt{idtdo} instruction copies the type definition object AD associated with the object referenced by the source AD into a register destination. If the object specified has a default TDO, an AD (with no type nor rep rights and specifying global lifetime) to the default TDO is returned.

### 9.2 Rights

The architecture uses various rights bits to restrict the way in which an object or an AD may be manipulated. There are two sets of rights bits: one set is found in an AD, and the other set is located in the various page table entries in the access (that is, address translation) path.

Different ADs can have different access rights to the same object. Rights on an access path are shared among all users of the access path. An AD can be easily duplicated with the same or less rights than the source AD. Since an access path cannot be similarly duplicated, any change to rights in the access path affect all users of the access path.

An AD contains the following rights bits:

- Type Rights
- Read Rights
- Write Rights

A page table entry in an access path contains the following rights bits:

- Page Rights

#### 9.2.1 Type Rights

The type rights of an AD define the permissible type-specific operations for the object referenced by the AD. The interpretation of the type rights bits of an AD depends on the type of object referenced. The type rights bits for a generic object are uninterpreted. The interpretation of the type rights bits for each system object are predefined. They are described in the individual system object descriptions. The uninterpreted type rights bits are preserved for software-defined type rights and interpreted by individual software-level type managers.
9.2.2 Read and Write Rights in Access Descriptors

The read rights control reading the content of the referenced object, while the write rights control writing. The actual permissible operations are also optionally determined by the page rights in page tables. This allows the support of inaccessible objects, read-only objects, write-only objects, and read-writeable objects.

There are no "execute" rights; only read rights are required to execute an instruction in the execution environment.

9.2.3 Page Rights

The page rights in a valid page table entry define the read/write rights of the page in a bipaged object or a paged object. Page rights are used to permit software-defined areas or regions of the execution environment to have different access protection.

Page rights are interpreted differently depending on the execution mode of the current process. Page rights are defined as follows:

<table>
<thead>
<tr>
<th>Rights</th>
<th>User Mode</th>
<th>Supervisor Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>no access</td>
<td>read-only</td>
</tr>
<tr>
<td>01</td>
<td>no access</td>
<td>read-write</td>
</tr>
<tr>
<td>10</td>
<td>read-only</td>
<td>read-write</td>
</tr>
<tr>
<td>11</td>
<td>read-write</td>
<td>read-write</td>
</tr>
</tbody>
</table>

Page rights, instead of AD read/write rights, are used to protect the instruction areas of a linear address space from accidental modification.

When the processor is in physical-addressing mode (address translation is disabled), rights checking is disabled.

9.2.3.1 Effective Access Rights

As described above, the access rights for an item are defined by rights fields in each level of the access path. Each access path contains the following:

1. Read and write rights in an AD.
2. Page rights in the page table directory entry for a bipaged object.

Figure 9-2. Effective Rights
3. Page rights in the page table entry for a paged object or a bipaged object.

The effective rights for an object address are the minimum of the rights in the access path.

inspace

The inspace instruction returns the effective page rights of the access path specified by the source address.

9.3 Type Definition Object

A type definition object is used to control access rights amplification. A type definition object has a predefined system type.

The type rights in an AD for a type definition object are defined as follows:

<table>
<thead>
<tr>
<th>Use</th>
<th>Uninterpreted.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Modify</td>
<td>Amplify Rights: If the bit is 1, the TDO may be used in the amplify instruction. (In general, only the type manager for a type has an AD with this right enabled.)</td>
</tr>
<tr>
<td>Control</td>
<td>Create Rights. If the bit is 1, the TDO may be used in the cread instruction. (In general, only the memory manager of an operating system should have an AD for a TDO with this right enabled.)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>4 bits</th>
<th>26 bits</th>
<th>x</th>
<th>x</th>
<th>byte 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Super TDO</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Extended</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Object Type</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- Reserved

Figure 9-3. Type Definition Object

The fields of a type definition object are defined as follows:

- **Super TDO** (bit 0). This bit is interpreted during rights amplification as follows:
  
  0  This TDO can be used to amplify ADs for objects whose type matches that specified by this TDO.
  
  1  This TDO can be used to amplify any AD. Thus, this TDO should be available only to the memory manager of an operating system.

- **Extended** (bit 1). This bit is 1 if the TDO is used to manage objects having this object as their TDO ADs. This bit is 0 if the TDO is used to manage objects having the same object type as specified in the TDO.

  This bit also allows a single TDO to manage objects of the specified object type independent of their TDO ADs.

- **Object Type** (bits 28 - 31). This 4-bit field is defined to have the same format as the corresponding field in an object descriptor. In the amplify instruction, this field is compared against the object type of the referenced object if the extended type and the super TDO bits are zero.
9.3.1 Rights Manipulation

Some instructions increase or decrease the access rights of an AD. A rights mask is specified during rights amplification and restriction. A rights mask has the same format as an access descriptor, except that the local bit, the object index field, and the tag bit are not used. Access rights are amplified by logically-ORing the access rights in the AD with those in the rights mask. Access rights are reduced by logically-ANDing the access rights in the AD with the complement of that in the rights mask.

amplify
restrict

The amplify instruction requires a type definition object AD with amplify rights. The amplify instruction amplifies the source AD and stores the amplified AD in the destination. If the super-tdo bit is 0, and the extended bit is 1 (as it is typically), the object referenced by the source AD must reference an OTE that contains a matching TDO AD. Thus, a type manager may amplify only ADs of objects managed by that type manager.

The restrict instruction removes the rights of the source AD specified by the rights mask and stores the restricted AD in the destination.

The accessibility of an addressing environment may be restricted to those objects with the minimum required access rights needed for the execution of the program. Instructions are provided to remove (or restrict) access rights that are not needed. Access restriction is typically performed before an AD is passed as a parameter to a procedure or returned as a result.

Certain (system or extended) typed objects are manipulated exclusively by their corresponding type managers. An AD to a typed object, outside the domain of its type manager, usually has limited access rights (for example, no access or read-only) to prevent access to or modification of the object without the knowledge of the type manager. The type manager restricts (removes) the access rights in the ADs for objects of the type(s) under its control before passing them outside its domain. When such an AD is returned to the type manager, the access rights are amplified (increased) while inside the domain to allow modification of the referenced object by the type manager.
This chapter describes the fault handling facilities. The subjects covered include the fault-handling data structures, the software support required for fault handling, and the fault handling mechanism. A reference section that contains detailed information on each fault type is provided at the end of the chapter.

10.1 Overview of the Fault-Handling Facilities

Various conditions may arise that require exceptional software treatment. These situations, detected in programs or the machine state, are called faults. Some of these faults may represent error conditions in the programs: for example, overflow that occurs during both integer and floating-point arithmetic. Other faults may represent infrequent events that require software intervention: for example, a virtual memory fault to invoke the operating system software to bring the page in from swapping devices. In general, these faults are associated with the execution of an instruction. A few of these faults are independent of the execution of the current instruction: for example, the time-slice fault and event-notice fault can occur anytime.

A fault is generally handled with a fault-handling procedure, called the "fault handler". The fault handler is invoked through an implicit procedure call. Information about the state of the process and the fault are made available to the fault handler in a data structure called the fault record.

If the fault handler is able to recover from the fault, the process can be restored to its state prior to the fault and resumed. If, on the other hand, the fault represents a program error, the faulting record allows the debugger or the language-defined exception handler to gain control of the program.

10.2 Fault Types

All of the faults are divided into types and subtypes. The fault type selects a fault handler. The fault subtype may be used by the fault handler to select a specific fault-handling action.

Table 10-1 lists the faults by type and subtype. For convenience, individual faults are referred to in this manual by their fault-subtype name. Thus a machine bad-access fault is referred to as simply a bad-access fault, or a virtual-memory, invalid page-table-directory-entry fault is referred to as an invalid PTDE fault.

The fault encoding column of Table 10-1 shows each fault type/subtype word as it appears in the fault record (at offset FP-8).
### Table 10-1. Fault Types and Subtypes

<table>
<thead>
<tr>
<th>Hex</th>
<th>Name</th>
<th>No./Bit Position</th>
<th>Fault Subtype</th>
<th>Fault Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Trace</td>
<td></td>
<td>Bit 1 Instruction Trace</td>
<td>xx01 xx02</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 2 Branch Trace</td>
<td>xx01 xx04</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 3 Call Trace</td>
<td>xx01 xx08</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 4 Return Trace</td>
<td>xx01 xx10</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 5 Prereturn Trace</td>
<td>xx01 xx20</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 6 Supervisor Trace</td>
<td>xx01 xx40</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 7 Breakpoint Trace</td>
<td>xx01 xx80</td>
</tr>
<tr>
<td>2</td>
<td>Operation</td>
<td></td>
<td>Bit 0 Invalid Opcode</td>
<td>xx02 xx01</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 1 Invalid Operand</td>
<td>xx02 xx04</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 6 Subsystem Not Found</td>
<td>xx02 xx06</td>
</tr>
<tr>
<td>3</td>
<td>Arithmetic</td>
<td></td>
<td>Bit 1 Integer Overflow</td>
<td>xx03 xx01</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 2 Arithmetic Zero-Divide</td>
<td>xx03 xx02</td>
</tr>
<tr>
<td>4</td>
<td>Floating</td>
<td></td>
<td>Bit 0 Floating Overflow</td>
<td>xx04 xx01</td>
</tr>
<tr>
<td></td>
<td>Point</td>
<td></td>
<td>Bit 1 Floating Underflow</td>
<td>xx04 xx02</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 2 Floating Invalid-Operation</td>
<td>xx04 xx04</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 3 Floating Zero-Divide</td>
<td>xx04 xx08</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 4 Floating Inexact</td>
<td>xx04 xx10</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 5 Floating Reserved-Encoding</td>
<td>xx04 xx20</td>
</tr>
<tr>
<td>5</td>
<td>Constraint</td>
<td></td>
<td>Bit 1 Constraint Range</td>
<td>xx05 xx01</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 2 Invalid AD</td>
<td>xx05 xx02</td>
</tr>
<tr>
<td>6</td>
<td>Virtual</td>
<td></td>
<td>Bit 1 Invalid Object-Table-Entry</td>
<td>xx06 xx01</td>
</tr>
<tr>
<td></td>
<td>Memory</td>
<td></td>
<td>Bit 2 Invalid Page-Table-Directory-Entry</td>
<td>xx06 xx02</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 3 Invalid Page-Table-Entry</td>
<td>xx06 xx03</td>
</tr>
<tr>
<td>7</td>
<td>Protection</td>
<td></td>
<td>Bit 0 Lifetime</td>
<td>xx07 xx00</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 1 Object Length</td>
<td>xx07 xx01</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 2 Page Rights</td>
<td>xx07 xx02</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 3 Rep-Rights</td>
<td>xx07 xx03</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 4 Type Rights</td>
<td>xx07 xx04</td>
</tr>
<tr>
<td>8</td>
<td>Machine</td>
<td></td>
<td>Bit 1 Bad Access</td>
<td>xx08 xx01</td>
</tr>
<tr>
<td>9</td>
<td>Structural</td>
<td></td>
<td>Bit 1 Control</td>
<td>xx09 xx01</td>
</tr>
<tr>
<td>A</td>
<td>Type</td>
<td></td>
<td>Bit 1 Type Mismatch</td>
<td>xx0A xx01</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 2 Contents</td>
<td>xx0A xx01</td>
</tr>
<tr>
<td>B</td>
<td>Control</td>
<td></td>
<td>Bit 1 Control-Stack Overflow</td>
<td>xx0B xx01</td>
</tr>
<tr>
<td></td>
<td>Stack</td>
<td></td>
<td>Bit 2 Control-Stack Underflow</td>
<td>xx0B xx02</td>
</tr>
<tr>
<td>C</td>
<td>Process</td>
<td></td>
<td>Bit 1 Time Slice</td>
<td>xx0C xx01</td>
</tr>
<tr>
<td>D</td>
<td>Descriptor</td>
<td></td>
<td>Bit 1 Invalid Descriptor</td>
<td>xx0D xx01</td>
</tr>
<tr>
<td>E</td>
<td>Event</td>
<td></td>
<td>Bit 1 Event Notice</td>
<td>xx0E xx01</td>
</tr>
</tbody>
</table>

For some fault types, each subtype is assigned a separate bit. It is possible for more than one of these bits to be set if they are detected at the same time. This does not guarantee that all possible faults will be detected and reported at the same time.
10.3 Fault Masking

Certain faults have associated masks that can prevent the fault from being signaled. Some of these faults have associated "sticky" flags which are set when a masked fault has been occurred. (A "sticky" flag is a flag that is reset only by explicit instructions to the word in which the flag is located.) Table 10-2 lists these masks and sticky flags, the system data structures in which they are located, and the fault subtype they affect.

Table 10-2. Fault Flags or Masks

<table>
<thead>
<tr>
<th>Flag or Mask Name</th>
<th>Location</th>
<th>Fault Affected</th>
</tr>
</thead>
<tbody>
<tr>
<td>Integer Overflow Mask</td>
<td>Arithmetic Controls</td>
<td>Integer Overflow</td>
</tr>
<tr>
<td>Floating Overflow Mask</td>
<td>Arithmetic Controls</td>
<td>Floating Overflow</td>
</tr>
<tr>
<td>Floating Underflow Mask</td>
<td>Arithmetic Controls</td>
<td>Floating Underflow</td>
</tr>
<tr>
<td>Floating Invalid Operation Mask</td>
<td>Arithmetic Controls</td>
<td>Floating Invalid Operation</td>
</tr>
<tr>
<td>Floating Zero-Divide Mask</td>
<td>Arithmetic Controls</td>
<td>Floating Zero-Divide</td>
</tr>
<tr>
<td>Floating-point Inexact Mask</td>
<td>Arithmetic Controls</td>
<td>Floating Inexact</td>
</tr>
<tr>
<td>No Imprecise Faults</td>
<td>Arithmetic Controls</td>
<td>All Imprecise Faults</td>
</tr>
<tr>
<td>Trace-Enable</td>
<td>Controls</td>
<td>All Trace Faults</td>
</tr>
<tr>
<td>Trace-Mode Flags</td>
<td>Trace Controls</td>
<td>All Trace Faults</td>
</tr>
<tr>
<td>Event-Fault Mask</td>
<td>Environment Table</td>
<td>Even Notice Fault</td>
</tr>
</tbody>
</table>

The integer and floating-point mask bits inhibit faults from being signaled for specific fault conditions (that is, integer overflow and floating-point overflow, underflow, zero divide, invalid operation, and inexact). The use of these masks is discussed in Section 10.11. Section 5.10 describes the floating-point fault masks.

The no-parallel-faults flag controls the synchronization of faults. See Section 10.10.4 for details.

The trace-enable bit in the process controls can disable all trace faults. The trace modes in the trace controls enable only the selected trace faults if they are detected. See Chapter 11 for details.

The event-fault disable bit in the subsystem ID field of the subsystem table temporarily postpones the signaling of an event fault while executing in a subsystem with the event-fault disabled.

10.4 Fault Information

10.4.1 Fault Record

When a fault condition is detected, execution of the current instruction is terminated. The state and the cause of the fault condition are placed in a fault record. The fault record can be considered as the parameters for the fault handling procedure.
The fault information is a function of the type of the fault. Only the fields necessary to describe a fault are stored for a particular fault. The fault and resumption records are stored "beneath" the stack frame of the fault handler (at lower memory addresses). The fault-specific interpretation of this record is given in Section 10.11. The general format of the format record is shown in Figure 10-1. The fields of a fault record are defined as follows:

- **Address of Faulting Instruction** (bytes FP-4 to FP-1). This field contains the linear address of the faulting instruction (the instruction that caused the fault or that was being executed when the fault occurred). In some cases, this field may be undefined.
- **Fault Flags** (byte FP-5). Depending on the type of fault, these flags specify further information about the fault. The only flags defined are F0 (bit 24) and F1 (bit 25). If a fault is not defined as altering these flags, their value is undefined.
- **Fault Subtype** (byte FP-6). Depending on the type of fault, this byte ordinal specifies further information on the cause of the fault; that is, the subtype.
- **Fault Type** (byte FP-8). This byte ordinal indicates the fault type.
- **Process Controls** (bytes FP-12 to FP-9). The value of the process controls at the time when the fault is generated. The process controls are restored to this value on a return from the fault handler.
- **Arithmetic Controls** (bytes FP-16 to FP-13). The value of the arithmetic controls at the time when the fault is generated. The arithmetic controls is restored to this value on a return from the fault handler.
• Override Flags (byte FP-17). See Section 10.6.2.
• Override Subtype (byte FP-18). See Section 10.6.2.
• Override Type (byte FP-20). See section 10.6.2.
• Fault Data (bytes FP-32 to FP-21). This field depends on the type of the fault and is defined in detail in later sections. Any part of this field that is not specified for a particular fault has an undefined value.
• Override Fault Data (bytes FP-44 to FP-33). See Section 10.6.2.
• Resumption Record (bytes FP-64 to FP-47). If an instruction is suspended (neither completed nor aborted) as the result of a fault, 16 bytes of additional information are saved with the fault record, called the resumption record. This is similar to the data associated with an interrupt record. The size and content of the resumption record are processor-defined.

10.4.2 Saved Instruction Pointer

The saved IP, the RIP in L2 of the stack frame where the fault occurred, is also part of the saved fault information. This points to the instruction to be executed on the returned from the fault handler. The saved IP either points to the faulted instruction, the next instruction to be executed if the fault had not occurred, or undefined. Normally, if the execution of the faulting instruction has completed (like an arithmetic fault), the saved IP points to the next instruction. If the execution of the faulting instruction is aborted (like a virtual memory fault), the saved IP points to the faulting instruction so it will be re-executed on return from the fault handler.

10.4.3 Fault and Resumption Records in Process and Processor Objects

Normally, the fault and resumption records are stored below the stack frame of the fault handler. When a system-error interrupt occurs, the system-error fault records are stored in the processor object at byte offset 128-175 as shown in Figure 10-1. Additionally, the system-error-fault field (at offset 72-75 in the processor object) contains the fault type/subtype of the system-error fault.

The fault record in the process and processor objects are processor defined. The resumption record in these objects is used on implicit returns (fault and interrupt returns). The fault and resumption records in the processor object are used when there is no process associated with the processor.

10.5 Fault Table

The fault table directly or indirectly specifies the fault handler for each fault type. The physical address of the fault table is specified in the processor object. As shown in Figure 10-2, the fault table contains one entry for each fault type plus an entry for overrides. When a fault occurs, the fault type is used to select a fault table entry, which selects the different types of implicit fault call mechanisms to be used in reporting this fault.
10.5.1 Fault-Table Entries

Each entry in the fault table is two words long, as shown at the bottom of Figure 10-2. The fields of a fault type entry are defined as follows:

- Entry Type (bits 0-1). This field specifies the type of implicit call used to reported the fault. The encodings of this field are as follows:
00 perform an implicit call_extended operation.
01 reserved.
10 perform an implicit call_domain operation.
11 reserved.

- **Procedure Offset/Number** (bits 2-31). If the entry type is 0, this field contains the word address of the fault handler procedure. If the entry type is 2, this field contains the procedure number to be used in the implicit calldl operation. This field is reserved for the other entry types.
- **Domain AD** (bits 32-63). If the entry type is 2, this field contains the domain AD to be used in the implicit calldl operation. This field is reserved for the other entry types.

### 10.6 Fault Levels

Faults are handled at one of the following levels dependent on when the fault is detected:

- Implicit procedure call to the primary fault handler
- Implicit procedure call to the override fault handler
- Implicit interrupt call to the system-error interrupt handler
- Halt

The four fault levels provide a mechanism for recovering from faults or for gradually degrading processing activity when serious or catastrophic fault conditions are encountered. The scenario for handling faults with this mechanism is as follows.

#### 10.6.1 Primary Fault Handling

When a fault occurs during the execution of an instruction, a fault handler for that fault type is selected and invoked from a data structure called the *fault table*.

As a result of calling primary fault handler, a fault record is created. This record includes the type and subtype of the fault and information on the state of the process when the fault occurred. If the fault occurred while in the midst of executing an instruction, a resumption record for the instruction may also be included with the fault record. This fault record is stored on the stack of the fault handler.

#### 10.6.2 Overrides

If a fault occurs while performing the implicit call to the primary fault handler, an override occurs. When an override faults, the fault record contains additional information associated with the override faults.

A common override condition is a virtual-memory fault on the fault handler’s stack while trying to store the fault record or allocating a stack frame for the fault handler. The override fault data contains the address of the stack, and the override fault handler performs the actions in the virtual memory fault handler to swap in the missing page. On the return from the override fault handler, the primary fault is automatically refaulted so that it can then be handled.
10.6.3 System-Error Interrupt

If another fault occurs while performing the implicit call to the override fault handler, the second fault is handled by means of a system-error interrupt. The fault and resumption records for the primary and override faults are stored in the designated area in the processor object. The fault type and subtype of the system-error fault is also stored in the processor object. Interrupt number 248 is reserved for the system-error interrupt.

10.6.4 Halt

If another fault occurs while performing the implicit interrupt to the system-error interrupt handler, the processor enters the stopped state and halts.

There is no fault information associated with the fault that causes the processor to halt. The fault and resumption information associated with the primary, override and system-error faults in the processor object may be undefined if the last fault occurs before these information can be stored.

10.7 Fault-Handler Procedures

The fault-handling mechanism supports four types of fault-handler procedures:

- Local procedures (either through a local procedure entry in the fault table or a domain call that points to a local procedure entry in the domain object)
- Supervisor procedures
- Intrasubsystem procedures
- Intersubsystem procedures

Local and supervisor procedures are generally located in region 3 of the linear address space, so they are always accessible, regardless of whether a process is bound to the processor or not. Otherwise, regions 0-2 are not defined when a fault occurs in a interrupt handler while the processor is idle (or does not have a process).

Subsystem fault-handler can be either intrasubsystem or intersubsystem procedure (see Chapter 7).

Supervisor or subsystem fault-handler procedures must be used if the execution of the normal instruction stream is to be continued after a return from the fault handler. A local fault handler does not modify the trace enable bit on call, nor does it restore the process controls on the return from a local fault handler.

10.7.1 Fault-Handler Invocation

When a fault occurs, the following steps are taken:

1. If system-error reporting is in progress, put the processor into the stopped state.

2. If override bit in the saved process controls is set, store the fault records into the system-error fault record in the processor object, and the system-error fault type/subtype into the system-error-fault field in the processor object. System-error reporting is now in progress. Perform an implicit system-error interrupt.
3. If primary fault reporting is in progress, the override fault handler entry is used. The overrides fields of the fault record composed according to the specific override fault. The refault and resume bit in the saved process controls are set.

4. If primary fault reporting is not in progress, the fault type is used as an index to an entry in the fault table. The process controls and arithmetic controls are saved. A fault record is composed according to the specific fault. Primary fault reporting is now in progress.

5. If the fault was a virtual-memory, object-length, page-rights, event-notice, or a time-slice fault occurred within an instruction that was suspended as a result, the resume flag is set in the saved process controls. Some bits in the processor-defined field may also be set in the saved process controls to specify different type of resumption actions.

6. Depending on the selected fault table entry, an implicit callx or calld operation is performed (see detail descriptions of callx and calld in Chapter 18), but with the following exceptions:

7. 

- The return status of the fault-handler frame is different.

<table>
<thead>
<tr>
<th>Local</th>
<th>Normal</th>
<th>Implicit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Domain</td>
<td>000</td>
<td>001</td>
</tr>
<tr>
<td>local</td>
<td>000</td>
<td>001</td>
</tr>
<tr>
<td>supervisor</td>
<td>01T</td>
<td>001</td>
</tr>
<tr>
<td>intrasubsystem</td>
<td>100</td>
<td>100</td>
</tr>
<tr>
<td>intersubsystem</td>
<td>101</td>
<td>101</td>
</tr>
</tbody>
</table>

- The return mode in the control stack entry of the fault-handler subsystem call is different.

<table>
<thead>
<tr>
<th>Intrasubsystem</th>
<th>Normal</th>
<th>Implicit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intersubsystem</td>
<td>000</td>
<td>100</td>
</tr>
<tr>
<td></td>
<td>001</td>
<td>101</td>
</tr>
</tbody>
</table>

- An extra 64 bytes are allocated below the fault-handler stack frame. So instead of adding 63 to the stack pointer of the target stack where the fault-handler will run) before rounding, 63 plus the size of the combined fault and resumption record is added to the stack pointer. Note that the total size of the fault and resumption records is processor-defined, and may vary from release to release.

- When the fault-handler stack frame is allocated, the fault record is stored at NFP-48 to NFP-1 where NFP is the frame pointer of the fault-handler stack frame.

- If there is resume bit in the saved process controls is set, the resumption record is stored at NFP-64 to NFP-49.

10.7.2 Fault Return

The return operation performs the following additional actions if the frame status is 001:

The arithmetic-controls field at FP-12 is stored in the process’s arithmetic controls. If the execution mode is supervisor, the process-controls field at FP-16 is stored in the process’s process controls, and if the resume flag is set, the resumption record at FP-48-M is copied into the process’s resumption record.

The restoring of the process controls affects how tracing occurs for this instruction; see Section 11.4.5. If the refault flag was set in the process controls in the fault record, additional actions may be performed (see Section 10.9).
10.7.3 Subsystem Fault Return

The return operation performs the following additional actions if the return status is 10x₂ (Subsystem return) and the return mode in the control-stack-entry is 10x₂.

Same as the above, except that all is done regardless of the execution mode. If the re fault flag was set in the process controls in the fault record, additional actions may be performed (see Section 10.9).

10.7.4 Returning Without Resumption

A fault handler may return to other than the point of the fault by first altering the return IP in the previous frame. This could lead to unpredictable behavior if resumption information is present with the fault. To perform such a return predictably, one should clear the following information in the process-controls field in the fault record before the return: resume flag, re fault flag, trace-fault-pending flag, internal-state field.

10.7.5 System-Error Interrupt Action

When a system-error interrupt occurs, data is collected on the faults that caused the condition and the system-error interrupt fault handler is invoked. No mechanism, however, is provided for resuming the process, once the handling of the interrupt is complete.

When a system-error interrupt occurs as the result of a second override fault, the following actions are taken:

1. The fault records for both the primary fault and the override fault are stored in the system-error-fault-record field in the processor object.
2. The type and subtype of the system-error fault are stored in the system-error fault field in the processor object.
3. The interrupt stack is selected.
4. An implicit call operation to vector 248 (or F8₁₆, the predefined system-error interrupt vector) in the interrupt table is initiated.

10.7.6 Halt Action

When a fault occurs while reporting the system-error interrupt, the following actions are taken:

1. The processor places itself in the stopped state and asserts the #FAILURE pin.

10.8 Process State After a Fault

As described earlier, faults can occur prior to the execution of the faulting instruction, during the instruction, or after the instruction. When the fault occurs before the faulting instruction is executed, the instruction can theoretically be executed on the return from the fault handler. So, the fault is not accompanied by a change in process state.

When a fault occurs during or after the instruction that caused a fault, the fault may be accompanied by a change in the process state such that the faulting instruction cannot be reexecuted. For example, when an integer-overflow fault occurs, the overflow value is stored in the destination. If the destination register was the same as one of the source registers, the source value is lost, making it impossible to reexecute the faulting instruction.
In general, process changes never accompany the following fault types or subtypes:

- All Operation Subtypes
- Arithmetic Zero-Divide
- All Floating-Point Subtypes Except Floating Inexact
- Constraint Range
- Prereturn Trace
- Control Stack Underflow
- All Descriptor Subtypes

Process state changes always accompany the following fault types and subtypes:

- All Trace Subtypes Except Prereturn Trace
- Integer Overflow
- Floating Inexact
- Control Stack Overflow

Process state changes may or may not accompany the following fault types and subtypes:

- All Virtual Memory Subtypes
- Time Slice
- Event Notice
- Invalid AD
- All Structural Subtypes
- Bad Access
- All Protection Subtypes
- All Type Subtypes

If a fault occurs while an object is locked as part of the operation, the object is unlocked before the fault is handled to prevent deadlocks.

The effect that specific fault types have on a process is given in Section 10.11.

10.9 Refault Operation

The resume and refault bits in the process controls are set in the saved process controls when an override fault handler is invoked. These bits are used to indicate to the return from fault operation to report the primary fault before the faulted instruction stream is to be resumed.

If the resume and refault bits are set in the saved process controls on a fault or subsystem fault return, the fault and resumption records are saved before the fault-handler’s frame is deallocated. At the end of a fault (from supervisor mode) or a subsystem return, the refault bit (and under certain conditions, the resume bit) is cleared. The primary fault record in the fault record is reported before any instructions in the faulted stack frame is executed.
The refault mechanism can be used by software explicitly. A primary fault handler may decide that a different fault handler should be used to handle a specific fault. For example, a page rights protection fault may signify a copy-on-write operation which is more appropriately handled by the virtual memory fault handler. To perform an explicit refault, a fault handler must change the primary fault type and set the resume and refault bits of the saved process controls. The return from fault handler operation will signal the new primary fault with the rest of the fault record.

If a refault must be signaled from outside a fault handler, do the following:

1. Call a supervisor or subsystem procedure, so it is possible to fake a return from fault operation.
2. Call a local procedure, so the space for the previous frame can be used for a fault record.
3. Execute the flushreg instruction.
4. Copy the previous frame pointer of the previous frame to L0 to delete the previous frame.
5. Change the return status in L0 to fault call (if this operation is performed in supervisor mode) or the return mode in the control stack entry to the corresponding fault return (if this operation is performed in a subsystem procedure).
6. Execute the flushreg instruction.
7. Compose the fault record. Set the resume and refault bit in the saved process controls.
8. Execute the ret instruction.

10.10 Multiple Events

10.10.1 Faults and Interrupts

If an interrupt occurs when a fault is being reported the interrupt may be handled in either of the following ways:

- The fault information is recorded as part of the resumption record, and the interrupt is serviced immediately. On the return from the interrupt, the fault is reported as though the interrupt has not occurred.
- The interrupt is delayed until the fault reporting has completed, but before the first instruction in the fault handler is executed.

10.10.2 Control Stack Overflow or Trace Fault on a Fault Call

A control-stack overflow fault detected at the end of a subsystem fault call is not considered an override condition because the subsystem fault call is considered completed.

A trace fault signaled as a result of a fault call is not considered an override condition because the fault call is considered completed. Fault call is considered completed.

10.10.3 Multiple Fault Conditions

It is possible for multiple fault conditions to be associated with a single instruction. This should be distinguished from parallel fault conditions associated with different instructions when they are executed in parallel. In some cases when the subtype field allocates a bit position for each subtype, multiple faults of the same fault type may be reported at the same
time. In other cases when the multiple faults have different fault type, the fault mechanism selects any one of the multiple faults and ignores the rest. The fault mechanism is only required to report a single fault at a time unless explicit specified by the specific fault, like floating-point faults.

10.10.4 Parallel Faults

In some instances, the processor is able to execute instructions concurrently. When faults occur, faults may be signaled out of order, making it different from a serial instruction execution model. When two instructions are being executed concurrently, it is also possible for them to generate faults simultaneously.

Two mechanisms are provided to allow the circumstances under which faults are signaled to be controlled. These mechanisms are: (1) the no parallel faults flag in the arithmetic controls and (2) the syncf instruction.

Faults are grouped into the following categories: synchronized, parallel, and asynchronous.

Synchronized faults are those that are intended to be recoverable by software. For any instruction that can generate a synchronized fault, the processor will (1) not execute the instruction if an unfinished prior instruction will fault and (2) not execute subsequent out-of-order instructions that will fault. The following faults are always synchronized:

- trace
- virtual memory
- protection
- control stack
- descriptor faults

Parallel faults are those that in some instances are allowed to occur and be signaled out of order. These faults include the following:

- operation
- arithmetic
- floating-point
- constraint
- structural
- type

Asynchronous faults have no direct relationship to the current executing instruction. This category includes the machine, event, and process faults.

The no-parallel-faults flag controls whether or not parallel faults are allowed. When this flag is set, all faults must be synchronized. In this mode, the ability to execute instructions concurrently is essentially disabled. All faults that occur are signaled.

When the flag is clear, faults in the parallel category can in some instances occur in parallel or out of order. In this mode, the following conditions hold true:
1. When a parallel fault occurs, the saved IP points to the instruction to be executed next after all the parallel faults are handled.

The synf instruction guarantees no faults associated with all previous instruction execution can be signaled after the synf instruction. One use is to force faults to be synchronized when the no-parallel-fault flag is clear. The other use is to insure that all instructions are complete and all faults signaled in one block of code before execution of another block of code (for example, on Ada block boundaries when the blocks have different exception handlers).

The intent of these fault-generating modes is that compiled code should execute with the no-parallel-faults flag is clear, using the synf instruction where necessary to ensure that faults occur in order.

10.11 Fault Reference

This section describes each of the fault types and subtypes and gives detailed information about what is stored in the various fields of the fault record. The section is organized alphabetically by fault type.

Each of the fault descriptions includes the following topics:

- **Fault Type and Subtype**
  The fault-type section gives the number entered in the fault-type field of the fault record for the given fault type. The fault-subtype section lists the fault subtypes and their associated number or bit position in the fault-subtype field of the fault record.

- **Function**
  The function section gives a general description of the purpose of the fault type, then describes the purpose of each of the fault subtypes in detail. It also describes how each fault subtype is handled.

- **Fault Flags**
  - **Fault Data**
  - **Addr. Fault Inst.**
  The fault record section describes how the flags, fault-data, and address-of-faulting-instruction fields of the fault record are used for the fault type and subtypes.

- **Saved IP**
  The saved IP section describes what value is saved in the RIP register (L2) of the stack frame in which the fault occurred.

- **State Changes**
  The process state changes section describes the effects that the fault subtypes have on the state of the process.
10.11.1 Arithmetic Faults

Fault Type: $3_{16}$

Fault Subtype: Number Name

0   Reserved
1   Integer Overflow
2   Arithmetic Zero-Divide
3-F  Reserved

Function: This fault type applies only to integer, ordinal, floating-point to integer/ordinal conversion instructions, but not floating-point-only instructions.

The integer-overflow fault occurs when the result of an integer instruction exceeds the range of the destination and the integer-overflow mask in the arithmetic-controls register is cleared. Normally, the $n$ least significant bits of the result are stored in the destination, where $n$ is the destination size.

The arithmetic zero-divide fault occurs when the divisor of an ordinal/integer divide/remainder/modulo instruction is zero.

Fault Flags: Not used.
Fault Data: Not used.
Addr. Fault. Inst.: IP of the instruction that faulted.
Saved IP: IP for the instruction that would have been executed next, if the fault had not occurred.
State Changes: When an integer-overflow fault occurs, the instruction has been completed and the truncated result has been stored in the destination before the fault is signaled.

There is no state changes associated with a zero-divide fault.
10.11.2 Constraint Faults

Fault Type: $5_{16}$

<table>
<thead>
<tr>
<th>Fault Subtype</th>
<th>Number</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Reserve</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
<td>Constraint Range</td>
</tr>
<tr>
<td>2</td>
<td></td>
<td>Invalid AD</td>
</tr>
<tr>
<td>3-F</td>
<td></td>
<td>Reserved</td>
</tr>
</tbody>
</table>

Function: The constraint-range fault occurs when a fault-if instruction is executed and the condition code in the arithmetic controls matches the condition specified by the instruction.

The invalid-AD fault occurs when an instruction attempts to reference an object by means of an AD with the tag bit zero, or the execution mode is user when tagging is disable.

Fault Flags: Not used.

Fault Data: Not used.

Addr. Fault. Inst.: IP of the instruction which faulted.

Saved IP: Not used.

State Changes: There is no state changes associated with a constraint-range fault.

There is no state changes associated with an invalid-AD fault if the AD is specified as an operand or in a domain. Otherwise, the accomplished state changes are unpredictable. The latter could only occurs if system data structures are incorrectly setup.
10.11.3 Descriptor Faults

<table>
<thead>
<tr>
<th>Fault Type:</th>
<th>$D_{16}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fault Subtype:</td>
<td>Number</td>
</tr>
<tr>
<td>0</td>
<td>Reserved</td>
</tr>
<tr>
<td>1</td>
<td>Invalid Descriptor</td>
</tr>
<tr>
<td>2-F</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

Function: when an AD points to an object descriptor that has an invalid type when an AD points to an object descriptor that is an embedded type, but the descriptor is not being used in a semaphore operation.

Fault Flags: Not used.

Fault Data: The virtual address is stored in the first two words of the fault-data field.

Addr. Fault. Inst.: IP of the instruction that faulted.

Saved IP: Same as the address-of-faulting-instruction field.

State Changes: If there is any state changes associated with an invalid-descriptor fault, sufficient resumption information will be saved to make the fault recoverable on a return from the fault handler.
10.11.4 Event Faults

<table>
<thead>
<tr>
<th>Fault Type</th>
<th>E₁₆</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fault Subtype</td>
<td>Name</td>
</tr>
<tr>
<td>0</td>
<td>Reserved</td>
</tr>
<tr>
<td>1</td>
<td>Event Notice</td>
</tr>
<tr>
<td>2-F</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

**Function:**
- When a process is dispatched and the event-fault-request flags in the process object are set while the event-fault disable bit is 0.
- When a process notice IAC is received and the event-fault-request flags in the process object are set while the event-fault disable bit is 0.
- When an intersubsystem call/return which changes the event-fault disable bit from 1 to 0 and the event-fault-request flags (may be cached) are set.

**Fault Flags:** Not used.

**Fault Data:** Not used.

**Addr. Fault. Inst.:** Not used.

**Saved IP:** IP for the instruction that would have been executed next, if the fault had not occurred.

**State Changes:**
- If this fault occurs while a process is being dispatched, the fault is signaled before work on the process begins. This allows the fault handler to either never begin work on the process or to return to the process and begin work on it.
- If this fault occurs while an instruction is being executed, the processor does one of the following: (1) terminates the instruction as if it had not yet begun execution, (2) completes execution of the instruction, or (3) suspends the instruction, saving the intermediate state in the resumption record. The instruction being executed determines which action is taken.
- If there is any state changes associated with an event fault, sufficient resumption information will be saved to make the fault recoverable on a return from the fault handler.
10.11.5 Floating-Point Faults

<table>
<thead>
<tr>
<th>Fault Type:</th>
<th>(4_{16})</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fault Subtype:</td>
<td>Bit Number</td>
</tr>
<tr>
<td>Bit 0</td>
<td>Floating Overflow</td>
</tr>
<tr>
<td>Bit 1</td>
<td>Floating Underflow</td>
</tr>
<tr>
<td>Bit 2</td>
<td>Floating Invalid-Operation</td>
</tr>
<tr>
<td>Bit 3</td>
<td>Floating Zero-Divide</td>
</tr>
<tr>
<td>Bit 4</td>
<td>Floating Inexact</td>
</tr>
<tr>
<td>Bit 5</td>
<td>Floating Reserved-Encoding</td>
</tr>
<tr>
<td>Bits 6 and 7</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

Function:
Each floating-point fault is assigned a bit in the fault-subtype field. Multiple floating-point faults can occur simultaneously, but only the floating-inexact faults can occur with either the floating-overflow or floating-underflow faults.

The floating-point faults are described in detail in Chapter 5. The following paragraphs give a brief description of each floating-point fault.

A floating-overflow fault occurs when the floating-point overflow mask is 0 and the rounded infinitely precise result of a floating-point instruction exceeds the largest finite value of the destination format. This fault can occur with the floating-inexact fault (as described in Chapter 5).

A floating-underflow fault occurs when the floating-point underflow mask is 0 and the rounded infinitely precise result of a floating-point instruction is less than the smallest normalized value of the destination format. This fault can occur with the floating-inexact fault (as described in Chapter 5).

The floating invalid-operation fault occurs when the floating-point invalid-operation mask is 0 and one of the source operands for a floating-point instruction is a NaN or inappropriate for the type of operation being performed.

The floating zero-divide fault occurs when the floating-point zero-divide mask is 0 and an exact infinite result would be produced from finite operands.

The floating-inexact fault occurs when the floating-point inexact mask is 0 and an infinitely precise result cannot be encoded in the format specified for the destination operand. This fault interacts with the floating-overflow and floating-underflow faults (as described in Chapter 5).

The floating reserved-encoding fault occurs when the normalizing-mode bit in the arithmetic controls is 0 and a denormalized value is used as an operand in a floating-point instruction, or an unnormalized extended-real value is used.

Fault Flags:
- **F0** -- Used if inexact fault occurs in conjunction with overflow or underflow fault. If set, F0 indicates that the adjusted result has been rounded toward \(+\infty\); if clear, F0 indicates that the adjusted result has been rounded toward \(-\infty\).

- **F1** -- Used with overflow and underflow faults only. If set, F1 indicates that the adjusted result has been bias adjusted, because its exponent was outside the range of the extended-real format.

Fault Data:
Used only with overflow and underflow faults. Adjusted result is stored in this field in extended-real format.
Addr. Fault. Inst.: IP of the instruction that faulted.

Saved IP: IP for the instruction that would have been executed next, if the fault had not occurred.

State Changes: State changes accompany the floating-overflow, floating-underflow, and floating-inexact faults, because a result is stored in the destination before the fault is signaled. The faulting instruction can thus not be reexecuted.

No state changes do not accompany the floating invalid-operation, floating zero-divide, and floating reserved-encoding faults, because the faults occur before the execution of the faulting instruction.
10.11.6 Machine Faults

<table>
<thead>
<tr>
<th>Fault Type</th>
<th>8_{16}</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fault Subtype</td>
<td>Number</td>
</tr>
<tr>
<td>0</td>
<td>Reserved</td>
</tr>
<tr>
<td>1</td>
<td>Bad Access</td>
</tr>
<tr>
<td>2-F</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

Function: Indicates that the processor has detected a hardware or memory-system error.

The bad-access fault is the only one of this fault type. This fault occurs whenever an unrecoverable memory error occurs on a physical memory operation.

Fault Flags: Not used.
Fault Data: Not used.
Addr. Fault. Inst.: Not used.
Saved IP: Not used.

State Changes: This fault may occur at any time. When it does occur, the accompanying state of the process is undefined. As a result, the processor is not able to return predictably from the fault handler to the point in the process where the fault occurred.

If this fault occurs during an atomic operation, there is no guarantee that the locking mechanism that the memory subsystem uses for synchronization is unlocked.
### 10.11.7 Operation Faults

<table>
<thead>
<tr>
<th>Fault Type: 2&lt;sub&gt;16&lt;/sub&gt;</th>
<th>Fault Subtype:</th>
<th>Number</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Invalid Opcode</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2 - 3</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>Invalid Operand</td>
<td></td>
</tr>
<tr>
<td></td>
<td>5</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td></td>
<td>6</td>
<td>Subsystem Not Found</td>
<td></td>
</tr>
<tr>
<td></td>
<td>7 - F</td>
<td>Reserved</td>
<td></td>
</tr>
</tbody>
</table>

**Function:**

The invalid-opcode fault occurs when the processor attempts to execute an instruction that contains an undefined opcode or addressing mode.

The invalid-operand fault occurs when the processor attempts to execute an instruction for which one or more of the operands have special requirements and one or more of the operands do not meet these requirements.

This fault subtype is not generated on floating-point instructions.

The subsystem-not-found fault occurs when during an intersubsystem call, the target subsystem is not found in the subsystem table. This fault will not occur if in the interrupted state because there is all intersubsystem calls are handled as intrasubsystem calls.

**Fault Flags:** Not used.

**Fault Data:** For the subsystem-not-found fault, the first word contains the subsystem ID; not used for other faults.

**Addr. Fault. Inst.:** IP of the instruction that faulted.

**Saved IP:** For subsystem-not-found fault, IP for the faulting instruction; not used for other faults

**State Changes:** No state changes associated with this fault.
10.11.8 Process Faults

Fault Type: \( \text{C}_{16} \)

<table>
<thead>
<tr>
<th>Fault Subtype</th>
<th>Number</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>Time Slice</td>
<td></td>
</tr>
<tr>
<td>2-F</td>
<td>Reserved</td>
<td></td>
</tr>
</tbody>
</table>

Function: The time-slice fault occurs when an end-of-time-slice event occurs and the time-slice-reschedule flag in the process-controls is 0.

Fault Flags: Not used.

Fault Data: Not used.

Addr. Fault. Inst.: Not used.

Saved IP: IP for the instruction that would have been executed next, if the fault had not occurred.

State Changes: Since this fault often occurs while an instruction is being executed, it is often accompanied by a process-state change. However, when the state does change, sufficient resumption information will be saved to make the fault recoverable on a return from the fault handler.

When the fault occurs, the processor does one of the following: (1) terminates the instruction as if it had not yet begun execution, (2) completes execution of the instruction, or (3) suspends the instruction, saving the intermediate state in the resumption record. The instruction being executed determines which action is taken.
### 10.11.9 Protection Faults

<table>
<thead>
<tr>
<th>Fault Type:</th>
<th>$7_{16}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fault Subtype:</td>
<td>Bit Number</td>
</tr>
<tr>
<td>Bit 0</td>
<td>Lifetime</td>
</tr>
<tr>
<td>Bit 1</td>
<td>Object Length</td>
</tr>
<tr>
<td>Bit 2</td>
<td>Page Rights</td>
</tr>
<tr>
<td>Bit 3</td>
<td>Rep Rights</td>
</tr>
<tr>
<td>Bit 4</td>
<td>Type Rights</td>
</tr>
<tr>
<td>Bit 5 - 7</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

**Function:** Indicates that an instruction has attempted to violate the addressing-protection rules. Each protection fault is assigned a bit in the fault-subtype field. When multiple protection faults occur at the same time, the architecture is permitted, but not required, to indicate each fault.

The lifetime fault occurs when an attempt is made to copy an AD with its local bit set to 1 into an object or page with a local flag of 0.

The object-length fault occurs when a reference is made to object which falls beyond the length of the object, or when the OTE referenced by an AD falls beyond the length of the object table.

The page-rights fault occurs a reference is made to storage in a paged or bipaged object and the associated page-table-directory entry or page-table entry do not have the access rights needed by the reference under the current execution mode.

A rep-rights fault occurs when the AD explicitly or implicitly used to reference storage within an object does not have the representation rights needed by the reference.

The type-rights fault occurs when an object-operation instruction references an object with an AD with insufficient type rights for the operation.

The action that the processor takes when these faults occur allows the fault handler to modify the object table, page-table-directory, or page-table when appropriate to correct the fault condition, then resume work on the process from the point where the fault occurred.

**Fault Flags:**

- **F0** -- Used with page-rights and rep-rights faults only. If set, F0 indicates that an attempted write operation caused the fault; if clear, F0 indicates that an attempted read operation caused the fault.
- **F1** -- Not used.

**Fault Data:** For a page-rights or object-length fault, the first two words contains the virtual address of the attempted memory operation.

**Addr. Fault. Inst.:** IP of the instruction that faulted

**Saved IP:** Same as the address-of-faulting-instruction field.

**State Changes:** A process-state change accompanies each of the protection faults, however, sufficient state information is saved to permit either reexecution or completion of the faulting instruction on a return from the fault handler.

These faults occur while the faulting instruction is being executed. When the fault occurs, the processor will either (1) terminate the instruction as if it had not yet begun execution or (2) suspend the instruction, saving the intermediate state in the resumption record. The instruction being executed determines which action is taken.
10.11.10 Structural Faults

<table>
<thead>
<tr>
<th>Fault Type:</th>
<th>9_{16}</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fault Subtype:</td>
<td>Number</td>
</tr>
<tr>
<td>0</td>
<td>Reserved</td>
</tr>
<tr>
<td>1</td>
<td>Control</td>
</tr>
<tr>
<td>2-F</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

**Function:** Indicates that the state of one of the system data-structures is preventing the processor from performing a system operation. Examples of things that can cause a structural fault include a pointer in one data structure to a non-existent data structure or invalid state information in a data-structure field. These faults often occur while the processor is performing an internal (implicit) operation and may not be related to a particular instruction.

The control fault occurs when the invalid contents of a data structure are preventing a fault or interrupt from being handled or when a fault occurs during the process of invoking an interrupt handler.

**Fault Flags:** Not used.

**Fault Data:** Not used.

**Addr. Fault. Inst.:** IP of the instruction that faulted.

**Saved IP:** Not used.

**State Changes:** When a structural fault occurs, the accompanying state of the process is undefined. The processor is thus not able to return predictably from the fault handler to the point in the process where the fault occurred.
### 10.11.11 Trace Faults

<table>
<thead>
<tr>
<th>Fault Type:</th>
<th>( i_{16} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fault Subtype:</td>
<td>Bit Number</td>
</tr>
<tr>
<td>Bit 0</td>
<td>Reserved</td>
</tr>
<tr>
<td>Bit 1</td>
<td>Instruction Trace</td>
</tr>
<tr>
<td>Bit 2</td>
<td>Branch Trace</td>
</tr>
<tr>
<td>Bit 3</td>
<td>Call Trace</td>
</tr>
<tr>
<td>Bit 4</td>
<td>Return Trace</td>
</tr>
<tr>
<td>Bit 5</td>
<td>Prereturn Trace</td>
</tr>
<tr>
<td>Bit 6</td>
<td>Supervisor Trace</td>
</tr>
<tr>
<td>Bit 7</td>
<td>Breakpoint Trace</td>
</tr>
</tbody>
</table>

**Function:** Indicates that the processor has detected one or more trace events. The processor's event tracing mechanism is described in detail in Chapter 11.

A trace event is the occurrence of a particular instruction or type of instruction in the instruction stream. The processor recognizes seven different trace events (instruction, branch, call, return, prereturn, supervisor, and breakpoint). It detects these events, however, only if a mode bit is set for the event in the process trace-controls word, which is cached in the processor chip. If, in addition, the trace-enable flag in the process controls is set, the processor generates a fault when a trace event is detected.

The fault is generated following the instruction that causes a trace event (or prior to the instruction for the prereturn trace event). The following trace modes are available:

- **Instruction** -- Generate trace event following any instruction.
- **Branch** -- Generate trace event following any branch instruction when branch is taken.
- **Call** -- Generate trace event following any call or branch-and-link instruction, or implicit procedure call (i.e., call to fault or interrupt handler).
- **Return** -- Generate trace event following any return instruction.
- **Prereturn** -- Generate trace event prior to any return instruction.
- **Supervisor** -- Generate trace event following any call-system or call-domain instruction.
- **Breakpoint** -- Generate trace event following any processor action that causes a breakpoint condition.

There is a trace fault subtype and a bit in the fault-subtype field associated with each of these modes. Multiple fault subtypes can occur simultaneously, with the fault-subtype bit set for each subtype that occurs.

When a fault type other than a trace fault occurs during the execution of an instruction that causes a trace event, the non-trace-fault is handled before the trace fault. An exception to this rule is the prereturn trace fault. The prereturn trace fault will occur before the processor has a chance to detect a non-trace-fault, so it is handled first.

Likewise, if an interrupt occurs during an instruction that causes a trace event, the interrupt is serviced before the trace fault is handled. Again, the
prereturn trace fault is an exception. Since it occurs before the instruction, it will be handled before any interrupt that might occur during the execution of the instruction.

Fault Flags: Not used.
Fault Data: Not used.
Addr. Fault. Inst.: IP of the instruction that caused the trace event.
Saved IP: IP for the instruction that would have been executed next, if the fault had not occurred.

State Changes: A process state change accompanies all the trace faults (except the prereturn trace fault), because the events that can cause a trace fault occur after the faulting instruction is completed. As a result, the faulting instruction cannot be reexecuted upon returning from the fault handler.

Since the prereturn trace fault occurs before the return instruction is executed, a process state change does not accompany this fault and the faulting instruction can be executed upon returning from the fault handler.
10.11.12 Type Faults

Fault Type: $A_{16}$

**Fault Subtype:** Number Name

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Reserved</td>
</tr>
<tr>
<td>1</td>
<td>Type Mismatch</td>
</tr>
<tr>
<td>2</td>
<td>Contents</td>
</tr>
<tr>
<td>3-F</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

**Function:** Indicates that the contents of a system-data structure or its descriptor are inconsistent with the operation that the processor is trying to perform.

The type-mismatch fault occurs when the type information in a object descriptor does not match the operation the processor is being asked to perform. For example, a type-mismatch fault occurs when the AD given in a resume-process instruction (resumprcs) does not point to a process object.

The contents fault occurs when the information in a object is not defined or is inconsistent.

**Fault Flags:** Not used.

**Fault Data:** Not used.

**Addr. Fault. Inst.:** IP of the instruction that faulted.

**Saved IP:** Not used.

**State Changes:** When a type fault occurs, the accompanying state of the process is undefined. The processor is thus not able to return predictably from the fault handler to the point in the process where the fault occurred.
10.11.13 Virtual-Memory Faults

Fault Type: 6

<table>
<thead>
<tr>
<th>Fault Subtype</th>
<th>Number</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td>Invalid Object-Table-Entry</td>
</tr>
<tr>
<td>2</td>
<td></td>
<td>Invalid Page-Table-Directory-Entry (PTDE)</td>
</tr>
<tr>
<td>3</td>
<td></td>
<td>Invalid Page-Table-Entry (PTE)</td>
</tr>
<tr>
<td>4-F</td>
<td></td>
<td>Reserved</td>
</tr>
</tbody>
</table>

Function: Indicates that an address or an AD in an instruction cannot be translated into a physical address, because the object or page being referenced is not in physical memory.

The invalid-object-table-entry fault occurs when the valid flag in a object descriptor is 0, which can mean that the object, the page-table directory, or the page table that the object descriptor points to is not in physical memory.

The invalid-PTDE fault occurs when the valid flag in a page-table-directory entry is 0, which means that the page table that the entry points to is not in physical memory.

The invalid-PTE fault occurs when the valid flag in a page-table entry is 0, which means that the page that the entry points to is not in physical memory.

The action that the processor takes when these faults occur allows the fault handler to copy the missing object or page from the disk into physical memory, then resume work on the process from the point where the fault occurred.

Fault Flags: Not used.

Fault Data: The virtual address of the attempted memory operation.

Addr. Fault. Inst.: IP of the instruction that faulted

Saved IP: Same as the address-of-faulting-instruction field.

State Changes: A process-state change accompanies each of the virtual-memory faults, however, sufficient state information is saved to permit either reexecution or completion of the faulting instruction on a return from the fault handler.

These faults occur while the faulting instruction is being executed. When the fault occurs, the processor will either (1) terminate the instruction as if it had not yet begun execution or (2) suspend the instruction, saving the intermediate state in the resumption record. The instruction being executed determines which action is taken.
This chapter describes the tracing facilities, which allow the monitoring of instruction execution.

11.1 Overview of the Trace-Control Facilities

Trace events allow processor activity to be monitored. Some trace events occur just after having executed a particular instruction, while others occur after having executed one of a class of instructions, while still others occur just before executing a particular instruction.

By monitoring trace events, debugging software is able to display or analyze the activity of a program. This analysis can be used to locate software or hardware bugs or for general system monitoring during the development of system or applications programs.

The typical way to use this tracing capability is to enable certain trace events either by means of the trace-controls word or a set of breakpoint registers. An alternate method of creating a trace event is with the mark and fmark instructions. These instructions cause an explicit trace event to be generated whenever they are executed.

If tracing is enabled, a trace fault occurs at each trace event. The fault handler for trace faults can then call the debugging monitor software to display or analyze the state when the trace event occurred.

11.2 Required Software Support for Tracing

To use the tracing facilities, software must provide trace-fault handling procedures, perhaps interfaced with a debugging monitor. Software must also manipulate several control flags to enable the various tracing modes and to enable or disable tracing in general. These control flags are located in the system-data structures described in the next section.

11.3 Trace Controls

The following flags or fields control tracing:

- Trace controls
- Trace-enable flag in the process controls
- Trace-fault-pending flag in the process controls
- Trace flag (bit 0) in the return-status field of register 10
- Trace-control flag in the supervisor-stack-pointer field of the domain object
11.3.1 Trace-Controls Word

The trace-controls word is located in the PCB for the current process. When a process is bound to the processor, the contents of the trace-controls word are cached internally in the processor.

The trace controls allow software to define the conditions under which trace events are generated. Figure 11-1 shows the structure of the trace-controls word.

![Trace-Controls Word Diagram]

**Figure 11-1. Trace-Controls Word**

This word contains two sets of bits: the mode flags and the event flags. The mode flags define a set of trace modes that the processor can use to generate trace events. A mode represents a subset of instructions that will cause trace events to be generated. For example, when the call-trace mode is enabled, the processor generates a trace event whenever a call or branch-and-link operation is executed. To enable a trace mode, the kernel sets the mode flag for the selected trace mode in the trace controls. The trace modes are described later in this chapter.

The event flags keep track of which trace events (for those trace modes that have been enabled) have been detected.

A `modtc` instruction sets or clears flags flags in the trace controls. On initialization, all the flags in the internal trace controls are cleared. The `modtc` instruction can then set or clear trace mode flags as required. (This instruction does not affect the trace controls word in the PCB for the current process.)

Software can access the event flags using the `modtc` instruction. However, this is unnecessary, because these flags are modified directly by the trace-handling mechanism.

Bits 0, 8 through 16, and 24 through 31 of the trace controls are reserved. These bits should be initialized to zero and not accessed or modified after initialization.
11.3.2 Trace-Enable and Trace-Fault-Pending Flags

The trace-enable flag and the trace-fault-pending flag (in the process controls) control tracing. The trace-enable flag enables the tracing facilities. When this flag is set, trace faults are generated for all trace events.

Typically, software selects the trace modes to be used through the trace controls. It then sets the trace-enable flag when tracing is to begin. This flag is also altered as part of some of the call and return operations, as described at the end of this chapter.

The trace-fault-pending flag keeps track of the fact that an enabled trace event has been detected. This flag is used as follows. An enabled trace event sets this flag. Before executing each instruction, this flag is checked, and if set, a trace fault is generated. By providing a means of recording the occurrence of a trace event, the trace-fault-pending flag allows interrupts or other faults to be handled before handling the trace fault.

11.3.3 Trace Control on Subsystem and Supervisor Calls

The trace flag and the trace-control flag allow tracing to be enabled or disabled when a subsystem call (interdomain call) or a supervisor call is executed. This action occurs independent of whether or not tracing is enabled prior to the call.

When a subsystem or supervisor call is executed, the current state of the trace-enable flag (from the process controls) is saved into the trace flag (bit 0) of the return-status field of register 10.

Then, when the subsystem or supervisor procedure is selected from the procedure table in the domain object, the trace-enable flag in the process controls is copied from the setting in the trace-control flag in the domain object (bit 0 of the word that contains the supervisor-stack pointer).

On a return from the subsystem or supervisor procedure, the trace-enable flag in the process controls is restored to the value saved in the return-status field of register 10.

Thus, the trace-enable flag is established by the called domain, and not by the caller. However, the caller's trace flag is restored upon return from the called domain.

11.4 Trace Modes

The following trace modes can be enabled through the trace controls:

- Instruction trace
- Branch trace
- Call trace
- Return trace
- Prereturn trace
- Supervisor trace
- Breakpoint trace
These modes can be enabled individually or several modes can be enabled at once. Some of these modes overlap, such as the call-trace mode and the supervisor-trace mode. Section 11.7 describes what happens when multiple trace events occur.

The following sections describe each of the trace modes.

### 11.4.1 Instruction Trace

When the instruction-trace mode is enabled, each instruction generates an instruction-trace event before the instruction is executed. This mode can be used within a debugging monitor to execute a program a single step at a time ("single-step" the program).

### 11.4.2 Branch Trace

When the branch-trace mode is enabled, each branch instruction that successfully branches (not including unsuccessful conditional branches) generates a branch-trace event. Branch-and-link, call, and return instructions do not cause generate branch-trace events.

### 11.4.3 Call Trace

When the call-trace mode is enabled, every call instruction (call, callx, or calls), or a branch-and-link instruction (bal or balx), or an implicit call (such as invoking a fault or interrupt handler) generates a call-trace event.

During a call-trace event, the prereturn-trace flag (bit 3 of register 10) is set in the new frame created by the call operation or in the current frame if a branch-and-link operation was performed. This flag controls whether or not to signal a prereturn-trace event on a ret instruction.

### 11.4.4 Return Trace

When the return-trace mode is enabled, every ret instruction generates a return-trace event.

### 11.4.5 Prereturn Trace

The prereturn-trace mode causes any ret instruction to generate a prereturn-trace event prior to its execution, but only when the prereturn-trace flag in 10 is set. (Prereturn tracing cannot be used without enabling call tracing.)

The prereturn-trace flag is set whenever a call-trace event is detected. This flag performs a prereturn-trace-pending function. If another trace event occurs at the same time as the prereturn-trace event, the prereturn-trace flag allows the the non-prereturn-trace event to fault first, then the prereturn-trace event is faulted. The prereturn trace is the only trace event that can cause two successive trace faults to be generated between instruction boundaries.

### 11.4.6 Subsystem/Supervisor Trace

When the subsystem/supervisor-trace mode is enabled, the subsystem/supervisor-trace event is generated any time (1) an implicit or explicit domain call is executed; (2) an explicit domain call is made, where the procedure table entry is a supervisor procedure; or (3) when a ret instruction is executed and the return-status field is set to 010₂ or 011₂ (that is, return from supervisor mode).

This trace mode allows a debugging program to determine the boundaries of operating-system calls within the instruction stream.
11.4.7 Breakpoint Trace

The breakpoint-trace mode allows trace events to be generated at places other than those specified with the other trace modes. This mode is used in conjunction with the mark and fmark instructions, and the breakpoint registers.

The mark and fmark instructions allow breakpoint-trace events to be generated at specific points in the instruction stream. When the breakpoint-trace mode is enabled, breakpoint-trace event are generated by every mark instruction. The fmark generates a breakpoint-trace event regardless of whether the breakpoint-trace mode is enabled or not.

The processor has two, one-word breakpoint registers, designated as breakpoint 0 and breakpoint 1. Using the set-breakpoint-register IAC, one instruction pointer can be loaded into each register. A breakpoint trace is then generated any time an instruction referenced by a breakpoint register is executed. (The BiiN™ Operating System does not provide access to the breakpoint registers.)

11.5 Trace-Fault Handler

A fault handler is a procedure that is called to handle faults. The requirements for fault handlers are given in Section 10.7.

A trace-fault handler has one additional restriction. It must be called with an implicit inter-domain call, and the trace-control flag in the domain object entry must be clear. This restriction insures that tracing is turned off when a trace fault is being handled, which is necessary to prevent an endless loop.

11.6 Signaling a Trace Event

To summarize the information presented in the previous sections, a trace event occurs when one of the following conditions occurs:

- An instruction included in a trace-mode group is executed or about to be executed (in the case of a prereturn trace event) and the trace mode for that instruction is enabled.
- An implicit call operation has been executed and the call-trace mode is enabled.
- A mark instruction has been executed and the breakpoint-trace mode is enabled.
- An fmark instruction has been executed.
- An instruction specified in a breakpoint register is executed and the breakpoint-trace mode is enabled.

When the trace-enable flag is set in the process controls, the trace event generates the following actions:

1. The appropriate trace-event flag is set in the trace controls. If a trace event meets the conditions of more than one of the enabled trace modes, a trace-event flag is set for each trace mode condition that is met.
2. The trace-fault-pending flag is set in the process controls.

Note that the trace-event flag and the trace-fault-pending flag may be set before the instruction that triggered the event is complete. However, the trace event is generated only “between” the execution of instructions.
If the trace-enable flag is clear, and a trace event is detected, the corresponding event flag is set, but the trace-fault-pending flag is not set (and thus, the trace event does not trigger a fault).

### 11.7 Handling Multiple Trace Events

Multiple trace events are resolved according to the following precedence (from most significant to least significant):

1. Subsystem/supervisor-trace event
2. Breakpoint- (from mark or fmark instruction, or from a breakpoint register), branch-, call-, or return-trace event
3. Instruction-trace event

If two or more trace events occur at the same time, only the most significant event is necessarily generated. Other events may or may not be generated.

### 11.8 Trace Handling Action

Trace events may or may not fault, depending on the trace-enable and trace-fault-pending flags, and on other events occurring at the same time, such as an interrupt or a non-trace fault.

The following sections describe how trace events are handled for various situations.

#### 11.8.1 Normal Handling of Trace Events

Before each instruction is executed, the trace-fault pending flag is checked. If the flag is clear, the trace-enable flag is checked. If the trace-enable flag is clear, all trace event flags are cleared before executing the next instruction. If the trace-enable flag is set, a trace fault is raised, and the fault is handled as described in Chapter 10.

#### 11.8.2 Prereturn Trace Handling

A prereturn-trace event is handled as described above, unless the event occurs at the same time as a non-trace fault, in which case the non-trace fault is handled first.

On returning from the fault handler for the non-trace fault, the the prereturn-trace flag is checked in register 10. If this flag is set, a prereturn-trace is generated and handled as described above.

#### 11.8.3 Tracing and Interrupt Handlers

Tracing is disabled during an interrupt handlers automatically, by saving the current state of the process controls, and then clearing the trace-enable and trace-fault-pending flags in the current process controls.

Since the process controls are restored upon return from the interrupt handler, a trace fault may be signaled depending on the trace-enable and trace-fault-pending flags in the restored process controls.
11.8.4 Tracing and Fault Handlers

Fault handlers may be invoked with either an implicit local call or an implicit interdomain call. On a local call, the trace-enable and trace-fault-pending flags are neither saved on the call nor restored on the return. The state of these flags on the return is thus dependent on the action of the fault handler.

On a interdomain call, the trace-enable and trace-fault-pending flags are saved, as part of the saved process controls, and restored on the return. So, if these two flags were set prior to calling the fault handler, a trace fault will be signaled on the return from the fault handler.

On a return from an interrupt handler or a fault handler (other than the trace-fault handler), the trace-fault-pending flag is restored. If this flag is set as a result of the handler's ret instruction, the detected trace event is lost.
This chapter describes the interrupt handling facilities. It also describes how interrupts are signaled.

12.1 Overview of the Interrupt Facilities

An interrupt is a temporary break in the control stream of a process so that the processor can handle another task. Interrupts are generally requested from an external source. The interrupt request either contains a vector number or else points to a vector that tells the processor what task to do while in the interrupted state. When the processor has finished servicing the interrupt, it generally returns to the process that it was last working on when the interrupt occurred, and resumes execution where it left off.

The mechanism for servicing interrupts uses an implicit procedure call to a selected interrupt handling procedure, called an interrupt handler.

When an interrupt occurs, the current state of the process is saved. If the interrupt occurs during an instruction that requires many machine cycles, the instruction state is also saved and execution of the instruction is suspended.

A new frame is then created on the interrupt stack and the interrupt handler (selected with the interrupt vector) is called. As part of the implicit call, the processor switches to a pseudo-process.

Upon returning from the interrupt handler, the processor switches back to the process that was running when the interrupt occurred, restores this process to the state it was in when the interrupt occurred, and resumes work on the process.

Interrupts may be prioritized. If an interrupt is signaled that has the same or a lower priority than the process that the processor is currently working on (and the priority of the interrupt is below 31), the interrupt request is saved for service at a later time. Interrupts that are waiting to be serviced are called pending interrupts.

12.2 Software Requirements for Interrupt Handling

The following items must be present in memory to use the interrupt handling facilities:

- Interrupt Table
- Interrupt Handler Routines
- Interrupt Stack
- Interrupt Environment Table

These items are generally established in memory as part of the initialization procedure. Once these items are present in memory and pointers to them have been entered in the appropriate
system data structures, interrupts are then handled automatically and independently from software.

The requirements for these items are given in following sections of this chapter.

12.3 Vectors and Priority

Each interrupt vector is 8 bits in length, which allows up to 256 unique vectors to be defined. In practice, vectors 0 through 7 cannot be used, and vectors 244 through 247 and 249 through 251 are reserved and should not be used by software. Vector 248 is reserved for a processor-generated interrupt called a system-error interrupt. This interrupt is described in Section 10.6.3.

Each vector has a predefined priority, which is equal to the vector number divided by 8 (discarding any remainder). Thus, at each priority level, there are 8 possible vectors (for example, vectors 8 through 15 have a priority of 1, vectors 16 through 23 a priority of 2, and so on to vectors 246 through 255, which have a priority of 31).

The priority of an interrupt determines whether the interrupt will be serviced immediately. If the interrupt priority is greater than the priority of the current process, the interrupt receives immediate service; if the interrupt priority is equal to or lower than the priority of the current process, the interrupt vector is saved as a pending interrupt so that the interrupt can be serviced after work on the current process is complete.

A priority-31 interrupt is always serviced immediately.

Note that the lowest process priority allowed is 0. If the current process has a 0 priority, a priority-0 interrupt will never be accepted. This is why vectors 0 through 7 cannot be used. In fact, there are no entries provided for these vectors in the interrupt table.

12.4 Interrupt Table

The interrupt table contains instruction pointers to interrupt handlers. This table is located in physical memory and must be aligned on a word boundary. The processor object contains the location of the interrupt table as a physical address.

As shown in Figure 12-1, the interrupt table contains one entry (that is, one pointer) for each allowable vector. The structure of an interrupt-table entry is given at the bottom of Figure 12-1. Each interrupt procedure must begin on a word boundary, so only the 30 most-significant bits of the pointer are given.
The instruction pointers point to an address in the current linear address space of the processor (local procedure).

The first 36 bytes of the interrupt table record pending interrupts. This section of the table is divided into two fields: pending priorities (byte-offset 0 through 3) and pending interrupts (byte-offset 4 through 35).

The pending-priorities field contains a 32-bit string in which each bit represents an interrupt priority. The bit number in the string represents the priority number. A pending interrupt is posted in the interrupt table by setting the corresponding bit. For example, if an interrupt with a priority of 10 is posted in the interrupt table, bit 10 is set.

The pending-interrupts field contains a 256-bit string in which each bit represents an interrupt vector. For example, byte-offset 4 is reserved, byte-offset 5 is for vectors 8 through 15, byte-offset 6 is for vectors 16 through 23, and so on. When a pending interrupt is logged, its corresponding bit in the pending-interrupts field is set.
For proper operation, these fields should be cleared during interrupt initialization, and then left undisturbed during normal system operation.

12.5 Interrupt Table Sharing

The interrupt table is located in physical memory so that systems that use multiple processors can share the interrupt table. When one processor receives an interrupt and posts it as a pending interrupt in the interrupt table, another processor can service the interrupt.

12.6 Interrupt Handler Procedures

An interrupt handler is a procedure that is designed to perform a specific action that has been associated with a particular interrupt vector. For example, a typical job for an interrupt handler is to read a character from a keyboard.

12.6.1 Location of Interrupt Handler

An interrupt-handler procedure can be located in either the the current linear address space of the process or within a subsystem. If an interrupt-handler procedure is located in the linear address space, it is generally located in region 3. This makes the procedure available to all processes and all subsystems. Procedures located in the current linear address space are accessed with local procedure entries in the interrupt table. As stated in the previous section, each procedure must begin on a word boundary.

The interrupt handler procedures can also be located in a subsystem, with access to these procedures provided through intersubsystem calls. Here, a local procedure call is made from the interrupt table to a procedure in the linear address space (as described in the previous paragraph). This procedure then issues a callId instruction to the selected interrupt procedure in the interrupt-handler subsystem.

When an interrupt handler makes a subsystem call, the interrupt environment table is used. The AD for this table is located in the processor object. Using the interrupt environment table protects the stack of the interrupted process, and permits the subsystem protection model to be used during interrupt handling.

12.6.2 Interrupt Handler Restrictions

All interrupts are processed in supervisor mode. The pages that contain interrupt handler routines may have their page rights set for supervisor-only access.

When an interrupt-handler procedure is called, the states of the process controls and arithmetic controls for the interrupted process are saved. However, the interrupt handler shares the other resources of the interrupted process, in particular the global registers and the address space. This sharing of resources imposes two important restrictions on the interrupt handler procedures.

First, the interrupt handler procedures must preserve and restore the state of any needed resources. Local registers need not be saved, because a new local stack frame is already established for the interrupt handler. If the interrupt handler needs to use the global or floating-point registers, however, it should save their contents before using them and restore them before returning from the interrupt.
Second, the interrupt handler should not do anything that would cause the interrupted process to be unbound from the processor and rescheduled, because doing so would leave the processor in an indeterminate state. To avoid rescheduling the process, an interrupt handler should not use the sendserv, receive, or wait instructions. Also, the interrupt handler should not enable timing (set the timing flag in the process controls register), since this can result in an end-of-time-slice event that can also cause the interrupted process to be rescheduled.

The resumpres instruction (resume process) can be used; however, the state of the interrupted process will be lost.

An interrupt-handler procedure can also be called from within a pseudo-process, where there is no process object. One example of this situation is when the processor receives an interrupt while it is servicing another interrupt. Here, execution of the ldtime instruction (load process time), ldglobals (load-from-process-globals), or the condrec instruction (conditional receive) returns an undefined result.

12.7 Interrupt Stack

The interrupt stack is usually located in region 3 of the address space. The location of the interrupt stack is defined by a pointer in the processor object. To avoid raising a fault while processing an interrupt, the interrupt stack must be frozen in physical memory, meaning that the pages that contain the stack must always be valid.

The interrupt stack has the same structure as the local procedure stack described in Section 6.7.

12.8 Signaling Interrupts

The processor can be interrupted in any of the following six ways:

- Signal on its interrupt pins
- Signal on its interrupt pins from an external interrupt controller
- An IAC message from external source
- An IAC message from a program in the processor
- A system-error fault interrupt
- A pending interrupt (described at the end of this chapter)

12.8.1 Interrupts From Interrupt Pins

The processor has four interrupt pins, called INT0, INT1, INT2, and INT3. These pins can be configured in either of the following three ways:

- as four interrupt-signal inputs;
- as two interrupt inputs and two pins for handshaking with an interrupt controller such as the Intel 8259A Programmable Interrupt Controller; or
- as one IAC input and three interrupt inputs.

A 32-bit, interrupt-control register in the processor determines how these pins are used. Each interrupt pin is associated with one 8-bit field in the register, as shown in Figure 12-2.
If the interrupt pins are to be used as four inputs, a different interrupt vector is stored in each of the four fields in the interrupt-control register. Then when an interrupt is signaled on one of the pins, the vector from the pin's associated field is read into the register. For example, if an interrupt is signaled on pin INT0, the vector is derived from bits 0 through 7.

Interrupt vectors in the interrupt register are arranged in descending order from the INT0 field to the INT3 field (that is, the priority of INT0 ≥ INT1 ≥ INT2 ≥ INT3). To insure that interrupts are handled in the proper order, software should follow this convention.

If the INT0 vector field is set to 0, the function of the INT0 pin is changed to IAC, and it is used to signal that an external IAC message has been sent to it. In fact, the INT0 pin must be configured in this manner for external IAC messages to be serviced.

If the INT2 vector field is set to 0, the functions of the INT2 and INT3 pins are changed to INTR and INTA, respectively. Here, the INTR pin is used to receive signals from an interrupt controller and the INTA pin is used to send acknowledge signals back to the controller. When the INTR pin is asserted, an interrupt vector is read from the least-significant 8 bits of the local bus, and an acknowledge signal is sent to the controller through INTA. When the INT2 and INT3 pins are configured in this manner, the INT3 vector field is ignored.

The interrupt-control register is memory mapped to physical addresses FF000004\textsubscript{16} through FF000007\textsubscript{16}. Only the processor can read or write this register using the synchronous load (synld) and synchronous move (synmov) instructions. External agents on the bus cannot access this register.

The value in the interrupt-control register after the processor is initialized is FF000000\textsubscript{16}.

### 12.8.2 IAC Interrupts

The processor can also receive an interrupt request by means of the IAC mechanism. (The IAC mechanism is described in detail in Chapter 16.) The interrupt IAC message can be sent to the processor either from an external bus agent, such as an I/O processor or another CPU, or internally as part of the currently running process. The interrupt vector is contained in the interrupt IAC message.

As with any other IAC message, an external interrupt-IAC message is triggered through the INT0 pin, which has been configured as an IAC pin, as described in the previous section. The IAC message is then read to get the interrupt vector.

A program can signal an interrupt through an internal interrupt-IAC message. An internal IAC is sent by means of a synchronous move instruction. When the processor executes a synchronous move to its IAC message space, it signals an IAC message internally. The IAC message is then read as if it was an external IAC.
12.8.3 System-Error Interrupt

Under certain conditions, a system-error interrupt is signaled internally. This interrupt causes a call to interrupt vector 248. The system-error interrupt mechanism, action, and possible handling methods are described in Section 10.6.3.

12.9 Interrupt Handling Actions

The following section describes the actions taken automatically while handling interrupts. It is not necessary to read this section to use the interrupt mechanism or write an interrupt handler routine. This discussion is provided for those readers who wish to know the details of the interrupt handling mechanism.

12.9.1 Receiving an Interrupt

Whenever the processor receives an interrupt signal, it performs the following action:

1. It temporarily stops work on its current job, whether it is working on a process or another interrupt.
2. It reads the interrupt vector from the interrupt register, the bus, or the IAC message space.
3. It compares the priority of the vector with the priority of the current process (or pseudo-process).
4. If the interrupt priority is higher than that of the process, the processor services the interrupt immediately as described in the next sections.
5. If the interrupt priority is equal to or less than that of the current process, the processor sets the appropriate priority bit and vector bit in pending interrupt record and continues work on the current process.

12.9.2 Servicing an Interrupt

The actions performed to service an interrupt depends on the state the processor is in when it receives the interrupt. The following sections describe the interrupt handling actions for various states of the processor. In all of these cases, it is assumed that the interrupt is a higher priority than the current process and will thus be serviced immediately after the processor receives it. The handling of lower priority interrupts is described later in Section 12.9.8.

12.9.3 Process-Executing State Interrupt

When the processor receives an interrupt while it is in the process-executing state, it performs the following actions to service the interrupt; this procedure is the same regardless of whether the processor is in the user or the supervisor mode when the interrupt occurs:

1. The processor saves the current state of process controls and arithmetic controls in an interrupt record on the stack that the interrupted process is currently using. This stack can be the local-procedure stack or the supervisor stack. (The interrupt record is described in the following section.)

2. If the execution of an instruction was suspended, the processor includes a resumption record for the instruction in the current stack and sets the resume flag in the saved process controls. (Refer to the section in Chapter 16 titled "Instruction Suspension" for a discussion of the criteria for suspending instructions.)
3. The processor switches to the process-interrupted state.

4. In its internally cached process controls, the processor sets the process state to interrupted, the execution mode to supervisor, and the priority to the priority of the interrupt. Changing the mode to supervisor allows the processor to access interrupt handler procedures in protected pages. Setting the process priority to that of the interrupt insures that lower priority interrupts can not interrupt the servicing of the current interrupt.

5. Also in the current process controls, the processor clears the trace-fault-pending, timing, trace-enable, and time-slice flags. Clearing these flags allows the interrupt to be handled without trace faults being raised and without the process timing out.

6. The processor allocates a new frame on the interrupt stack and switches to the interrupt stack.

7. The processor sets the frame return status field (associated with the PFP) to $111_2$.

8. The processor performs an implicit call-extended operation (similar to that performed for the callx instruction). The address for the procedure that is called is that which is specified in the interrupt table for the specified interrupt vector. This call is to a local procedure.

9. The called procedure may in turn issue a calld instruction to an interrupt handler subsystem. The processor handles this call just as it would if the call had been made from within a process. The only difference is that it uses the interrupt environment table instead of the environment table for the current process.

Once the processor has completed the interrupt procedure, it performs the following action on the return:

1. If a subsystem call was made, the processor returns from the subsystem.

2. The processor deallocates the stack frame from the interrupt stack and switches to the local or supervisor stack (whichever one it was using when the process was interrupted).

3. The processor copies the arithmetic controls field from the interrupt record into the arithmetic controls in the processor.

4. The processor copies the process controls field from the interrupt record into the process controls in the processor.

5. If the resume flag of the process controls is set, the processor copies the resumption record from the interrupt record to the resumption record field of the process object for the process being resumed.

6. The processor checks the interrupt table for pending interrupts that are higher then the priority of the process being returned to. If a higher-priority pending interrupt is found, it is handled as if the interrupt occurred at this point.

7. Assuming that there are not pending interrupts to be serviced, the processor switches to the process-executing state and resumes work on the current process.

If the processor is configured to use the high-level process management facilities or multiple processors or both, the processor performs the following additional operations prior to resuming work on the interrupted process.

1. If either the multiprocessor-preempt flag or the check-dispatch-port flag in the processor controls is set, the processor checks the dispatch port and clears the check-dispatch-port flag. Otherwise, it goes to step 4.

2. If the dispatch port contains a process whose priority is higher than that of both the current process and the value in the nonpreempt-limit field in the processor controls, the processor suspends the current process and enqueues it at the front of the queue for its associated
dispatch port. The processor then dispatches the higher priority process, which becomes the current process.

3. If a higher priority process was not found on the dispatch port, the process that was interrupted remains the current process.

4. The processor then begins work on the current process.

The processor executes the interrupt handler procedure from within a pseudo-process. The priority of this pseudo-process is the same as that of the interrupt.

12.9.4 Process-Interrupted State Interrupt

If the processor receives an interrupt while it is servicing an interrupt, and the new interrupt has a higher priority than the current pseudo-process, the pseudo-process is interrupted. Here the processor performs the same action to save the state of the pseudo-process as is described at the beginning of this section. A new pseudo-process is then created in which the interrupt handler for the new interrupt runs.

If the interrupt is received while the processor is executing an interrupt-handler procedure, the interrupt record is saved on the top of the interrupt stack, prior to the new frame that is created for use in servicing the new interrupt.

12.9.5 Interrupt Record

The processor saves the state of the interrupted process in an interrupt record. Figure 12-3 shows the structure of this interrupt record.
The resumption record within the interrupt record is used to save the state of a suspended instruction. If no instruction is suspended, the resumption record is not created.

12.9.6 Idle or Stopped State Interrupt

The processor can also be interrupted while in either the idle or the stopped state. The processor handles such interrupts in essentially the same way that it handles interrupts that occur while the processor is in the process-executing state, with the following exception. When the processor allocates the new frame on the interrupt stack, it sets the frame return field to 1102.
This causes the processor to revert to the idle or stopped state when the processor returns from the interrupt-handler procedure.

12.9.7 Idle-Interrupted or Stopped-Interrupted State Interrupt

If the processor receives an interrupt while it is in the idle-interrupted or stopped-interrupted states, it handles the interrupt just as it would if it occurred in the process-interrupted state.

12.9.8 Pending Interrupts

As described earlier, interrupts are evaluated according to their priority. If the interrupt priority is not greater than the current process priority, the interrupt is not serviced, but is instead noted by posting the interrupt in the pending-interrupt section of the interrupt table. Occasionally, these pending-interrupts are checked, and any outstanding higher-priority interrupts are then serviced. This pending interrupt mechanism provides two benefits:

1. The ability to delay the servicing of low priority interrupts (by posting them in the pending interrupt section of the interrupt table) allows a processor to concentrate its processing activity on higher priority tasks.

2. In a system that uses two or more processors, both processors can share the same interrupt table. This interrupt-table sharing allows the processors to share the interrupt handling load.

The following paragraphs describe how pending interrupts are handled.

12.9.8.1 Posting Pending Interrupts

An interrupt can be posted in the pending-interrupt record of the interrupt table in either of the following two ways:

1. The processor receives an interrupt with a priority equal to or lower than that of the process the processor is currently working on. The processor then automatically posts the interrupt in the pending-interrupt record.

2. The kernel can set the desired pending-interrupt and pending-priority bits in the interrupt table.

Using the first method, the processor performs an atomic read/write operation that locks the interrupt table until the posting operation has been completed. Locking the interrupt table prevents other agents on the bus from accessing the interrupt table during this time.

The second method of posting an interrupt is risky, because it does not use this locking technique. (The processor’s atomic instructions are not able to perform a locking operation that spans several instructions.) This method will work only if the kernel can insure the following:

• that no external I/O agent will attempt to post a pending interrupt simultaneously with the processor, and

• that an interrupt cannot occur after the pending-priority bit of the pending-interrupt record is set but before the pending-interrupt vector is set.

12.9.8.2 Checking for Pending Interrupts

The interrupt table is automatically checked for pending interrupts at the following times:

• After returning from an interrupt-handler procedure.
• While executing a modpc instruction, if the instruction causes the process’s priority to be lowered.
• After receiving a test-pending-interrupts IAC message.

12.9.8.3 Handling Pending Interrupts

Atomic read/write operations are used for both checking and posting to the interrupt table table. This technique prevents other agents on the bus from accessing the interrupt table until the pending-interrupt check has been completed.

A valid pending interrupt is treated as if the interrupt had just occurred.

Should two pending interrupts occur at the same priority, the interrupt with the highest vector number is serviced first.
Chapter 14 describes the interprocess communication facility ("ports").

Chapter 15 describes the management of the process object, and how processes use ports to communicate.

Chapter 16 describes the management of the processor object, and how processors communicate and dispatch processes.
The interprocess communication facility provides efficient message passing between processes, and the synchronization, scheduling and dispatching of these processes. Additionally, primitive synchronization mechanisms are provided, like atomic operations and semaphores.

Interprocess communication is facilitated by "ports". This chapter describes the structure and semantics of ports; Chapter 15 describes the role of ports in process scheduling and dispatching.

An operating system (such as the BiiN™ Operating System) may not necessarily provide direct access to the facilities described in this chapter, but instead provide services that use these facilities.

14.1 Interprocess Communication Overview

Interprocess communication is based on ports. A process makes a "request" to a port by sending a message to the port; the message is enqueued until another (or possibly the same) "service" process interrogates the port by attempting to receive a message. When a process receives a message, the message is dequeued from the port and delivered to the process.

Messages are objects which contain their own queuing space. There is no limitation on the number of messages enqueued at a port. Any objects can be used as messages independent of their types.

If a receive is attempted from an empty port, the requesting process is suspended and is said to have "receive-blocked". Receive-blocked process objects form a linked list extending from the port object. There is no limitation on the number of blocked processes that can be blocked and enqueued at a port.

When a message is sent to a port where at least one process (server) is receive-blocked, a process is dequeued and is, in turn, rescheduled (causes a preemption or enqueues at its dispatching port).

There are two enqueuing strategies, depending on the enqueuing mode of the port.

1. **FIFO**. The port has a single linked list, which is strictly FIFO, for both messages or blocked processes. A receive from a FIFO port will obtain the first message in the queue.

2. **Priority**. The port has 32 queues, one for each of 32 priority levels. Messages or blocked processes are linked to the various queues, one for each priority. A receive from a priority port will obtain the first message in the highest priority non-empty queue. The priority ranges from 0 for the lowest priority level to 31 for the highest priority level. Within a priority level, processes are arranged in FIFO order.
14.2 Port Object

A port object has a predefined system type. A dispatch port is required to be "frozen". The structure of a port is shown in Figure 14-1.

![Port Diagram]

**Figure 14-1. Ports**

The type rights in an AD for a port object are defined as follows:

- **Type Rights 1** Uninterpreted.
- **Type Rights 2** Send/Receive Rights: If the bit is 1, a message may be sent to or received from this port.
- **Type Rights 3** Service Rights: If the bit is 1, the current process may be sent to this port using the sendserv instruction.

The fields of a FIFO port are defined as follows:

- **Port Lock** (byte 0). This byte is used to synchronize the manipulation of this object. If the least-significant bit of this field is zero, a process or processor can manipulate this object after atomically setting the least-significant bit of this field to one. If the least-significant bit of this field is non-zero, this object is being manipulated.
• **Preserved** (byte 1).
• **Port Status** (bytes 2-3). This field contains the following subfields:

![Queue Status Diagram]

**Figure 14-2. Port Status Field**

- **Enqueuing Mode** (bit 0).
  0  FIFO. The priority of received blocked processes or messages are ignored and the Queue Head/Tail is always used.
  1  Priority. Received blocked processes or messages are enqueued by priority using the Queue Headers for its priority.

- **Queue State** (bit 1). This bit is 1 when the object(s) in the queue(s) are processes blocked waiting for messages. This bit is 0 when either the port is empty or the object(s) in the queue(s) are messages waiting to be received.

- **Queue Head** (bytes 4-7). This AD references the first process or message enqueued at this port. A data word of value 0 in this field indicates an empty list.

- **Queue Tail** (bytes 8-11). This AD references the last process or message in the queue, if the queue head is not a data word of 0.

The fields of a priority port are defined as follows:

- **Port Lock** (byte 0). The same interpretation as a FIFO port.
- **Preserved** (byte 1).
- **Port Status** (bytes 2-3). The same interpretation as a FIFO port.
- **Queue Status** (bytes 4-7). In this field, each bit position corresponds to a priority level in the port. If the bit corresponding to a particular priority is 1, there are one or more blocked processes or messages at that priority. If the bit is 0, there are no blocked processes or messages at that priority. A queue status of zero indicates an empty port.
- **Queue Headers** (bytes 8-267). For ports operating in Priority Enqueuing mode, there are 32 queue headers. Each Queue Header is structured as follows:
  - **Queue Head** (bytes 0-3). This AD references the first process or message in the queue for this priority. A data word of value 0 indicates an empty list.
  - **Queue Tail** (bytes 4-7). This AD references the last process or message in the queue for this priority, if the queue head is not a data word of value 0.

### 14.2.1 Port Usage

Ports can either be used as communication ports or as dispatching ports:

- **Communication Port.** Interprocess communication instructions use communication ports. A communication port can be operated in either FIFO or Priority Enqueuing mode.
• Dispatching port. Processors use dispatching ports to deposit and obtain schedulable processes. A dispatching port must be a priority port, and the queue state is always zero (to indicates all queues are message queues). Processes are directly enqueued at a dispatching port as messages. When a process is rescheduled at a dispatching port (either as a result of unblocking or via the schedprocs instruction), preemption activities may be invoked. A dispatching port is intended to enqueue ready-to-execute processes. See Chapter 15.

The same interprocess communication instructions can be used on both port types.

14.3 Queue Record

A queue record links together processes or messages associated with a port. A queue record can be found in a process control block, and is assumed to be found in all messages specified in an interprocess communication instructions. A queue record is located at offset 0 within an object.

![Figure 14-3. Queue Record](image)

The fields of a queue record are defined as follows:

• Link (bytes 0-3). This AD links objects in sequence while the object is enqueued at a port or a semaphore; each object’s link refers to the next object in the sequence.

• Current Port or Semaphore (bytes 4-7). This AD refers to the port or semaphore at which the object is enqueued. The type rights, read and write rights of this AD are cleared. If a data word of value 0, this object is not enqueued at a port or semaphore.

14.4 Message Object

A message object does not have a predefined system type. Any object can be used as a message, and a queue record is assumed to be found in all objects enqueued as messages. Messages of a dispatching port are process objects and must be frozen.

The process executing a send instruction must have read/write access to the queue record in the message operand.

A message should be involved in only one port operation at a time.
14.5 Lifetime Checking

Port and message objects are not required to have global lifetime. However, the lifetime of the message must be equal to the lifetime of the port. If they are not equal, a Lifetime fault is raised during the send instruction. Lifetime violation is ignored for implicit operations like rescheduling a process.

14.6 Interprocess Communication Instructions

14.6.1 Priorities

All send instructions take a message priority (0..31) as an operand.

The message priority enqueues the message. If a process blocks then it is enqueued at the process priority. When a process is unblocked, it is always sent to the dispatching port at the process priority.

If the port is operating in FIFO mode, the priority of the send operation is ignored.

14.6.2 Send and Receive Instructions

send
receive
condrec

The send instruction enqueues a message at the end of the queue of the specified priority at the port, provided that there are no processes waiting at the port. Otherwise, a process is dequeued and the message is bound to the process before the process is rescheduled at its dispatching port or causes a preemption action.

The receive instruction attempts to receive a message from a port. If the port has enqueued messages, the AD to the message is stored in the destination of the instruction. If the port has no messages, then the process is suspended and the process is enqueued at the port. When the process is unblocked (a message is sent to the port), the process is sent to its dispatching port.

The condrecv instruction also performs a receive from the specified destination port. If the operation is successful, the condition code is set to 010<sub>2</sub>, otherwise the condition code is set to 000<sub>2</sub> (instead of suspending and enqueuing the process).

14.6.3 Process Level Port Instructions

sendserv
schedprcs

The sendserv instruction suspends the currently executing process and sends itself as a message to the end of the queue at its priority in the specified port. The schedprcs instruction enqueues the process the front of its priority queue at the dispatching port if the process is not preempting. Otherwise, preemption actions are performed. A send to a dispatching port will not cause a preemption immediately.
14.7 Atomic Instructions

Atomic instructions provide the ability to read, update, and write a data item in memory atomically (that is, without the possibility of another cooperating agent performing an atomic operation to the same 16-byte block, after the processor has performed the read, but before the processor has performed the write). This capability is essential in any system which supports multiple processors. Note that atomic memory operations are independent of normal memory operations; thus, normal memory operations are allowed between an atomic read and write.

The `atadd` instruction adds the source operand to the target. The read and write of target are done atomically. The initial value of target is stored in the destination (that is, the instruction produces two results).

The `atmod` instruction modifies the target as specified by the source and the mask. The original value of target is stored in the destination. The read and write of target are done atomically. The bitwise-logical-AND of the source and the mask is logically-OR’d with the logical-AND of the value in target and the complement of the mask.

The `atrep` instruction replaces the target word with the source. The initial value of target is stored in the destination.

14.8 Semaphores

An additional type of synchronization is provided by a counting semaphore. This mechanism provides the ability for a process to wait on a semaphore by suspension rather than by spinning on a lock.

A semaphore is the only predefined type of embedded descriptor (Chapter 8). The format of the 3-word data structure that resides in an embedded descriptor is shown in Figure 14-4.

The type rights in an AD referring to a semaphore are defined as follows:

| Type Rights 1 | Uninterpreted.
| Type Rights 2 | Signal/Wait Rights: If the bit is 1, the signal or wait operation on the semaphore can be performed.
| Type Rights 3 | Uninterpreted.

![Semaphore Diagram](image)

**Figure 14-4. Semaphore**

The fields of a semaphore are defined as follows:

- **Semaphore Lock** (byte 0). This byte synchronizes accesses to the semaphore count or the semaphore queue. If the least significant bit (LSB) of this byte is zero, the object may be
manipulated after atomically setting the bit to one. If the LSB of this byte is 1, another process is manipulating the object.

- **Preserved (byte 1).**

- **Semaphore Count (bytes 2-3).** The semaphore count is a 16-bit short ordinal. If the semaphore queue tail AD is not a data word of value 0, the semaphore count is not interpreted. If the semaphore queue tail AD is a data word of value 0, a non-zero semaphore count indicates the number of waits that can be performed before process blocking will occur, and a zero semaphore count indicates the next wait instruction will cause the process to block. This field is initialized to 1 for a binary semaphore.

- **Semaphore Queue Tail (bytes 4-7).** This AD refers to the last process enqueued at this semaphore. A data word of value 0 indicates an empty list. Blocked processes form a circular linked list in decreasing priority order and FIFO within the same priority level.

### 14.8.1 Semaphore Instructions

- **wait**
- **condwait**
- **signal**

A **wait** instruction decrements the semaphore count by one if the count is non-zero and the queue tail is a data word of value 0. Otherwise, the process is enqueued on the semaphore queue. The IP of a process blocked on wait points to the **wait** instruction. A **condwait** instruction is similar to the **wait** instruction except that the process will not block. When process blocking would have occurred, the operation is terminated without modifying the semaphore count and sets the conditional code accordingly. A **signal** instruction increments the semaphore count by one if the queue tail is a data word of value 0. Otherwise, a process on the semaphore queue is dequeued and rescheduled.

Processes are enqueued at semaphores in decreasing priority order and FIFO within a priority level. The semaphore references the last process in the queue. The first process in the queue can be located using the link field of the last process in the queue. The link field in the queue record is used to form a linked list. The current port or semaphore field in the queue record refers to the semaphore at which the process is enqueued.
A process is a single thread of execution that allocates and controls processor resources. This control is achieved via the process control block (PCB). This chapter discusses the process control block and its management.

The process control block is a data structure that is required to be located at the beginning of an object typed as a process object. Thus the terms process control block and process object are often used interchangeably.

15.1 Process Management Overview

Low-level process management is achieved through a set of predefined mechanisms. These mechanisms are responsible for processor resource allocation and operate according to the conventions described here.

There are two major aspects of process management: dispatching and scheduling. "Dispatching" is the activity of assigning a process to a processor. "Scheduling" is the activity of maintaining a list of processes that are awaiting dispatch. Dispatching attempts to deploy processor resources rapidly, while scheduling attempts to allocate those resources to a set of executable processes.

Dispatching and scheduling are based on and supported by the ports described in Chapter 14. Scheduling is equivalent to sending a process control block to a dispatch port, where it is enqueued according to the priority value indicated by the process. Dispatching is equivalent to a processor receiving a process from a dispatch port and resuming execution of that process.

Processors may schedule processes either through predefined mechanisms, or by software-controlled scheduling and dispatching.

15.1.1 Processor Interconnection Architecture

The process-management mechanism is designed to support multiple-processor systems (for example, to have multiple processors share a single dispatch mix).

15.1.2 Process States

A process can be in one of the following states. The term "bound" to a processor means that the state of the process is partly or wholly contained within a processor. The term "suspended" means that the state of a process is not within a processor and is contained within its PCB.

- **Executing.** The process is bound to a processor and is being executed. At most one process per processor can be in this or the interrupted state.

- **Interrupted (but executing).** The process is bound to a processor and is being executed, but is executing a procedure as a result of an interrupt. The processor cannot be allowed to execute another process until this process returns to the executing state (doing so would
leave the processor in an indefinite state). At most one process per processor can be in this or the executing state.

- **Ready.** The process is enqueued on a dispatch port and is suspended.
- **Blocked.** The process is enqueued on a communication port waiting to receive a message and is suspended, or the process is enqueued on a semaphore waiting to receive a signal and is suspended.

A set of transitions among these states without software involvement is predefined. The states and the events that trigger a transition are shown in Figure 15-1.

---

**Figure 15-1. Process State Transitions**

**Events:**

1. End of time slice
2. Execution of a `receive` instruction when the port has an empty message queue
3. Execution of a `wait` instruction when the semaphore has no signals
4. Execution of a `sendserv` instruction to a port without a blocked process
5. Execution of a `sendserv` instruction to a port with a blocked process
6. Execution of a `send` instruction to a port with a blocked process
7. Execution of a `signal` instruction to a port with a blocked process
8. Dispatch action of idling processor
9. Reserved
10. Interrupt (see Chapter 16)
11. Execution of a "return-from-interrupt" action (a possible side-effect of executing a return instruction), in some circumstances (see Chapter 16)

Note that some of the events can cause multiple state transitions, and one, event 5, can cause transitions in four processes. To understand this, one needs to think about uniprocessor and multiprocessor systems. Not all of the transitions can occur in uniprocessor systems, where there is at most one executing process. Event 5 can cause four transitions in the following...
15.2 Process State Actions

The processor controls transitions of processes from one state to another. The actions performed for these transitions are defined below.

15.2.1 Dispatch Action

A dispatch action is that of a processor examining a dispatch port for a ready process. The steps are:

1. Lock the dispatch port referenced in the processor control block.
2. Find the highest-priority nonempty queue in the dispatch port. If there is none, unlock the dispatch port and examine it at a predefined interval. When it is seen to be non-empty, resume with step 1.
3. Dequeue the first process.
4. Unlock the dispatch port.
5. Lock the process control block.
6. Perform the process-bind action.

15.2.2 Process Bind Action

This action consists of the following steps:

1. Fetch some parts of the PCB. The parts that are fetched and held within the processor during execution are predefined.
2. If the event-fault-request flags are set, clear them and generate an Event Notice fault instead of the following steps.

15.2.3 Process Suspension Action

The steps taken for this action are the following:

1. Wait for any uncompleted memory operations and/or instructions to finish.
2. Perform the timing actions defined in Section 15.6.
3. Write any cached local registers back to their associated stack frames. Write the current cached state of the process back to the PCB and, if one exists, the environment table. The state that is not accurate in the PCB prior to this is predefined. The region ADs that are written back have no defined type or rep rights.
15.2.4 End-of-Time-Slice Action

The steps taken for this action are as follows:

1. If the time-slice-reschedule flag is set, do the following:
   a. Perform the process-suspension action.
   b. Unlock the PCB.
   c. Lock the dispatch port referenced by the PCB.
   d. Enqueue the process at the end of the queue (in the dispatch port) whose priority is that of the process.
   e. Unlock the dispatch port.
   f. Perform the process-dispatch action.
2. If the time-slice-reschedule flag is clear, do the following:
   a. Generate a *Time Slice* fault.

15.2.5 Block Action

This action occurs when an executing process enters a blocked state (see Chapter 14). The steps of this action are:

1. Perform the process-suspension action.
2. Perform the action defined for the blocking operation (defined in Chapter 14).
3. Unlock the PCB.
4. Perform the dispatch action.

15.2.6 Unblock Action

This occurs as a result of an operation that causes a blocked process to become unblocked. The steps are:

1. Lock the dispatch port referenced by the PCB.
2. Enqueue the process at the front of the queue (in the dispatch port) for the priority of the process.
3. Unlock the dispatch port.
4. If the process's preempt flag is set, perform the preemption action.

15.2.7 Preemption Action

Processes whose preempt flag is set are considered preempting processes. When such a process goes from the blocked to ready state, it requires an immediate dispatch action.

The action defined here applies only when multiprocessor-preempt flag in the processor controls is clear.

The steps in this action are:

1. If the current process is in the interrupted state, set the check-dispatch-port flag in the processor controls and skip the following steps.
2. If the priority of the preempting process is not greater than that of the current process, skip the following steps.


4. Perform the process-suspension action on the current process.

5. Unlock the current PCB.

6. Lock the dispatch port referenced by the current PCB.

7. Enqueue the current process at the front of the queue (in the dispatch port) for the priority of the current process.

8. Unlock the dispatch port.

9. Perform the dispatch action.

One use of the preempt flag is to set the flag in all processes above a predetermined priority level, so that those processes may preempt lower-priority processes immediately.

15.3 Process Object

The process as a unit of scheduleable work is represented by a process control block. The process control block (PCB, also known as the "process object") specifies an execution environment, records the execution status of its program, and maintains information about system resources allocated to the process.

The process object has a predefined system type. The PCB must be frozen when in the executing and interrupted states, when enqueued on the dispatch port, and when enqueued on a port or semaphore when a valid addressing path exists to the latter. It must be mapped as a simple object.

When in the executing or interrupted state, some parts of the PCB may be held internally (that is, the memory image may not be accurate, and changing the memory image does not necessarily have any effect on the process). Any part of the PCB may be held internally except for the lock and process-notice fields.

The type rights in an access descriptor that references a PCB are interpreted as follows:

<table>
<thead>
<tr>
<th>Type Rights</th>
<th>Interpretation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Type Rights 1</td>
<td>undefined.</td>
</tr>
<tr>
<td>Type Rights 2</td>
<td>undefined.</td>
</tr>
<tr>
<td>Type Rights 3</td>
<td>Control Right: If the flag is 1, certain process-related instructions may be executed (see Chapter 18).</td>
</tr>
</tbody>
</table>
The predefined fields in the PCB are described below.

- **Queue Record.** See Chapter 14. This is used when the process is in the blocked state to link the process on a port or semaphore. It is also used to link the process as a message on a port.

- **Received Message.** When a process leaves the blocked state from a port, the message obtained from the port is placed here (Chapter 14). When the suspended receive instruction resumes, it obtains its result from this field.

- **Dispatch Port AD.** This AD references the dispatch port on which the process is enqueued when it attains the ready state.
- Residual Time Slice. An ordinal that specifies the time that the process is allowed to execute before an end-of-time-slice event occurs. (See Section 15.6).

- Process Controls.

![Diagram of process controls]

- **Internal State.** Reserved. This field should be cleared when the process is created, and not touched after that.

- **Priority.** The priority of the process, a value in the range 0..31 (31 being highest priority). When the process is in the executing state, this becomes the priority of the processor.

- **State.** The state of the process.
  - 00: executing or ready or blocked
  - 01: interrupted (executing)
  - 10: reserved
  - 11: reserved

- **Refault.** This flag is associated with fault override conditions and returns from fault handlers (see Section 10.6.2).

- **Preempt.** If this flag is set, the process is eligible to preempt another process when the process becomes unblocked.

- **Trace Fault Pending.** If this flag is set, a trace fault is generated prior to executing the next instruction, and the flag is cleared. See Chapter 10.

- **Resume.** If this flag is set when the process enters the executing state, or after a return from a fault or interrupt handler, this flag is cleared and the resumption-record field is fetched and used to resume execution of an suspended instruction.

- **Timing.** If set, the execution-timer of the process is operable. If clear, the timer is suspended. (See Section 15.6.)
- **Time-Slice.** If set, an end-of-time-slice event is permitted (see Section 15.6). If clear, this event will not occur.

- **Time Slice Reschedule.** If set, the process will be sent to the dispatch port when an end-of-time-slice event occurs. If clear, an end-of-time-slice event will generate a *Time Slice* fault.

- **Execution Mode.** If set, the process is in supervisor mode. If clear, the process is in user mode.

- **Trace Enable.** If set, trace modes are enabled, and a detected trace event causes a *Trace* fault (see Chapter 10).

- **Lock.** If bit 0 is 1, the PCB is locked.

- **Process Notice.

![Figure 15-4. Process Notice](image)

- **Mutator Enable.** If set when the process enters the executing state, gray-bit marking is performed when an access descriptor is copied (see Chapter 8).

- **Event Fault Request.** This is denoted by two flags. If both are set when the process enters the executing state, the whole field is cleared (bits 16-31), and an *Event Notice* fault is generated.

- **Process Trace Controls.** This word contains trace control and status information. It is described in Chapter 10.

- **Process Globals AD.** This AD references an object that is used by the *ldglobals* instruction.

- **Primary Environment Table AD.** This AD references the environment table used by subsystem call and return operations when the process is not in the interrupted state.

- **Subsystem ID.** This is used by the subsystem call/return operations (see Chapter 7).

- **Subsystem Table Offset.** This is used by the subsystem call/return operations (see Chapter 7).

- **Region 0 AD.** This AD references the object that represents region 0 of the linear address space (see Chapter 6).

- **Region 1 AD.** This AD references the object that represents region 1 of the linear address space (see Chapter 6).

- **Region 2 AD.** This AD references the object that represents region 2 of the linear address space (see Chapter 6).
• Arithmetic Controls. This word contains arithmetic control and status information. It is described in Chapter 6.

• Next Time Slice. An ordinal that is assigned to field residual-time-slice when the value of the latter is 0.

• Execution Time. A long-ordinal. The time this process has spent in the executing state with timing enabled is given by the value of this field minus the value of residual time slice.

• Resumption Record. An area used to hold the intermediate state of a suspended instruction when the current instruction is suspended because of an interrupt, preemption or end-of-time-slice, or because of certain types of faults. When the resume flag is set, the resumption information is taken from this field (see Chapter 16).

• Global Registers. The first 64 bytes hold the values of global registers G0-G15 (where G0 is in the first word, and so on). The remaining 48 bytes hold the values of the floating-point registers FP0-FP3 (where, in the 48 bytes, FP0 is in bytes 0-9, FP0 is in bytes 12-21, and so on). The two bytes (e.g., bytes 10-11) between each floating-point register are reserved.

15.4 Event Fault

The event-fault-request flags in the process-notice field and the Event Notice fault allow a process to induce a fault in a second process without encountering race conditions in a multiprocessor system (that is, independent of the state of the second process, which may be changing while one is trying to induce the fault).

The event-fault-request flags are tested during a process-bind action and possibly as the result of an IAC operation. If the flags are both set, they are both cleared after being tested (to ensure that the fault does not occur twice).

Since the flags are not tested and cleared as an atomic operation, a race condition can exist if software tries to set one when already set. The existence of two flags allows software to use one as an enabled/disabled flag and the other as the signal.

15.5 Changing the Process Controls

There are several circumstances where the process controls of the current process can be changed explicitly by the program. These circumstances are (1) during a modpc instruction, (2) a return-from-interrupt action during a ret instruction (Chapter 16), and (3) a return-from-fault action during a ret instruction (Chapter 10). The first alters the process controls under a mask; the latter two restore the process controls from a word on the stack.

Such changes to the process controls have predictable results, except in situations where the program alters the new value of the following fields of the process controls. This alteration could occur by the modpc instruction, or changing the saved process controls in the stack prior to executing the return operation.

• State. Changing the state field may or may not change the actual state, unless the change is from "interrupt" to "executing" during a return.

• Resume. Changing this flag can cause a subsequently executed instruction to behave unpredictably.
• Internal State. Changing this field can leave the process in an undefined state.
• Trace Enable. If the trace-enable flag is changed via the modpe instruction, the effects may not take place for up to four instructions.

### 15.6 Process Timing

A set of timing functions is provided for processes. All times are in units of "ticks". A tick is a predefined unit of time; see Appendix B for the proper value.

Timing is as exact as possible, although in certain cases, variable results are possible, and should be regarded as approximate.

To define the timing functions, the following notation will be used.

- **NTS**: Next time slice (in PCB)
- **RTS**: Residual time slice (in PCB)
- **ET**: Execution time (in PCB)
- **Tflag**: Timing flag (in PCB)
- **TSflag**: Time-slice flag (in PCB)
- **TSRflag**: Time-slice-reschedule flag (in PCB)

When timing is enabled (Tflag = 1), the following occurs every tick:

```plaintext
if RTS /= 0 then RTS := RTS - 1;
```

The following occurs whenever RTS is 0 and Tflag = 1:

```plaintext
RTS := NTS;
ET := ET + NTS;
if TSflag then
  if TSRflag then
    perform process-suspension action;
    send process to dispatch port;
  else
    raise Time-Slice fault;
  end if;
end if;
```

To prevent endless loops in calling a time-slice fault handler or rescheduling the process, a minimum "safe" value for NTS is predefined. See Appendix B for the value.

The rationale and usage of the timing information in the process is explained below.

- **NTS (next time slice)** is the time a process is allowed to remain in the executing state before an end-of-time-slice event occurs. It is set by software and not changed by the processor.

- **RTS (residual time slice)** represents the actual time counter used by the processor. RTS is used to hold the amount of time remaining in the time slice. It is used by the processor and not normally altered by software. For a new process, software should set RTS equal to NTS.

- **ET (execution time)** is the elapsed execution time of the process. Since it is updated at the end of a time slice, one should subtract the value of RTS from it. For a new process, software should set ET equal to NTS.
Tflag (timing) can be used to stop the execution timer (C).

TSflag (time slice) can be used to disable the generation of an end-of-time-slice event. If disabled, a process will continue to execute beyond the expiration of its time slice. If TSflag is cleared by a modpc instruction, an end-of-time-slice event will not occur during the instruction.

TSRflag (time-slice reschedule) can be used to have the processor automatically schedule the process when an end-of-time-slice event occurs, or to allow a fault handler to execute when the event occurs. The latter allows software to change attributes of the process (for example, NTS, priority) before sending it to the dispatch port. Since TSEflag is set when the event occurs, the process will receive a full time slice (NTS) the next time it executes if the fault handler sends it to the dispatch port.

The ldtim instruction allows a process to obtain its elapsed time during execution. The instruction stores the value ET-RTS in its destination.

15.7 Other Process-Oriented Instructions

The modpc instruction does a modify operation on the process-controls word of the current process. It uses a mask operand to allow one to set or clear bits selectively. The original value of the process controls is stored in the destination. The process controls can be read without alteration by using a mask of all zeros. If the process priority is lowered, the interrupt table is checked for higher-priority interrupts.

The ldglobals instruction returns the value of a word at a specified offset in the object referenced by the process-globals field in the PCB.

The saveprcs instruction suspends the current process (Section 15.2.3). The current state of the process, including local register sets and the environment table, if being used, is written to memory. The process is not unlocked, and continues to execute.

The resumprcs instruction binds the specified process to a processor (Section 15.2.2). This causes the processor to switch processes. The current process is not suspended; thus, its current state disappears.

The saveprcs and resumprcs instructions are similar to the "save()" and "resume()" functions in most UNIX™ kernels.
Processors are controlled with the processor control block (PRCB, also called the "processor object"). This chapter discusses the management of PRCBs.

16.1 Processor Object

Each processor is represented by a data structure called a processor control block (PRCB, also called the "processor object"). A PRCB is identified as such as a result of processor initialization.

Some parts of the PRCB may be held internally. Examining or changing the corresponding memory locations with ordinary memory-access instructions may not necessarily produce the expected results. Changing the internal representation of the PRCB can be performed by certain instructions, by IACs, or by reinitializing the processor.
The fields that constitute a PRCB are defined as follows:

- Processor Controls.
Figure 16-2. Trace Controls

- **Internal State.** This field is reserved, and should be cleared to zero at initialization, and then unmodified later.

- **Check Dispatch Port.** If set, the dispatch port is checked during certain interrupt returns. The flag is set by the processor during certain process-unblock actions.

- **Addressing Mode.** If set, address translation is enabled and addresses are translated as defined in Chapter 8. If clear, the process is in physical-address mode, where linear addresses are interpreted as 32-bit physical addresses (see Section 16.2).

- **Nonpreempt limit.** A priority used during returns from interrupts.

- **Mutator enable.** If set, mutator is enabled (see Chapter 8).

- **State**
  
  00  The processor is stopped or stopped-interrupted. The processor will not attempt to dispatch processes. In the stopped state, the priority of the processor is zero.
  
  01  Reserved.
  
  10  The processor is idle or idle-interrupted. In the idle state, it will examine the dispatch port for an available process at a predefined rate. In the idle state, the priority of the processor is zero.
  
  11  The processor is process-executing, that is, executing a process whose AD is contained in field current-process-AD.

- **Multiprocessor Preempt.** If set, enables a high-level process preemption function that allows multiple processors to handle preemting processes. This function is only useful in multiprocessor systems, and should be set to 0 in single-processor systems. Refer to Section for details.

- **Tag enable.** If set, tagging is enabled (see Section 16.3).

- **Current Process AD.** This AD refers to the process that is currently bound to the processor. This field is not cached. It has no defined value when the processor is not in the executing state.

- **Dispatch Port AD.** This AD refers to the dispatch port used during the dispatching sequence.
• Interrupt Table Physical Address. This physical address points to the base of the interrupt table, which is used to determine the action to perform for an interrupt.

• Interrupt Stack Pointer. This linear address points to the base of the interrupt stack.

• Interrupt Environment Table AD. This AD refers to the object used for interdomain calls and returns when the process is in the interrupted state.

• Region 3 AD. This AD refers to the object used as region 3 of all linear address spaces (see Chapter 6).

• System Domain AD. This AD references the system domain, which is used in the calls instruction (Chapter 7).

• Fault Table Physical Address. This physical address points to the base of the fault table, which specifies how faults are handled (Chapter 10).

• Idle Time. A long-ordinal. The time that this processor has spent in the idle state is given by the value of this field. See Section 16.4.

• System Error Fault. When a system error occurs, bits 16-23 specify the type and bits 0-7 specify the subtype of the fault directly causing the system error (see Section 10.6.3). This field is not cached.

• Resumption Record. This field has the same purpose as the resumption record in the process object. This field is used in place of the resumption record in a process object when the processor is in the idle-interrupted or stop-interrupted state.

• System Error Fault Record. This field contains the fault record when a system error occurs. This field is not cached.

16.2 Addressing Modes

When the addressing-mode flag is set, addresses are translated as specified in Chapter 8.

When the addressing-mode flag is clear, linear addresses are interpreted as physical addresses, and such memory references are treated as cacheable (Chapter 9). Implicit and explicit references via ADs behave according to Chapter 8, with the exception of objects representing the current regions of the process, and regions of a subsystem within the control stack; such references may have an undefined effect.

When a virtual-address is produced when in physical mode (for example, by the cvtadr instruction), the AD produced is unpredictable and the offset is the physical address of the operand.

16.3 Tag Control

ADs (Access Descriptors) are protected pointers to individual address spaces and have special hardware semantics (that is, they cannot be arbitrarily altered or created). The hardware semantics are controlled by using a tag bit, which is the 33rd bit of a data word and is not directly accessible by user programs. Tag semantics may be disabled for those systems that do not wish to use this feature. This capability is provided by tag-enable flag.

The tag-enable flag (in the processor controls) controls the interpretation of information inside the processor. If tagging is disabled and the execution mode is not supervisor, the behavior is the same as if tagging were enabled. If tagging is disabled and the execution mode is super-
visor, the behavior is also the same, except that any value that must be an AD is assumed to be an AD (that is, an implicit tag is supplied).

In a system where tags are not used, processor tag-enable should be clear. This allows processor operations (such as dispatching) to occur, interpreting data as ADs. Any reference to an AD by a process becomes a "privileged" operation, which is prohibited from occurring if the process is not in supervisor mode.

16.4 Idle Timing

The idle-time field in the PRCB is used to count the time spent by the processor in the idle state, and in the idle-interrupted state if timing is enabled. (Idle-interrupted time would only be counted if an interrupt handler enabled timing, which is not advisable.) The count is in terms of ticks (see Section 15.6 for a definition of ticks).

This field, like the others in the PRCB, may be cached. However, in order to make the idle time visible to software, the value is written back to the PRCB in memory at a predefined interval. See Appendix B for details.

Like the process execution time, the processor idle time is only required to be an approximation, and it need not be exactly reproducible. Changing the idle-time field has an unpredictable effect on its future values. The only time the the idle-time field is necessarily fetched from the PRCB in memory is when a PRCB is first associated with the processor.
This chapter defines the formats of the instructions. It also defines the mechanisms for specifying the addresses of operands in memory.

17.1 Instruction Formats

Most instructions are one word long, except for the class of instructions that use an additional word as a 32-bit displacement. All instructions begin on a word boundary.

The formats of the instructions are shown in Figure 17-1. There are four basic formats, named REG, COBR, CTRL, and MEM. The format of each instruction is defined by the opcode field.
As shown in Figure 17-1, the MEM format has two "subformats," named MEMA and MEMB. These are distinguished by a bit outside of the opcode; thus an instruction having the MEM format can be encoded with either the MEMA or MEMB format. The MEMB format is unique in that an instruction in this format can be optionally followed by a 32-bit displacement. Thus there are actually three "subformats" of the MEM format.

The following terms appear in the descriptions of the formats:

- **register**: A 5-bit register number. Values 00000₂ through 01111₂ denote the local registers (0 through 15), and values 10000₂ through 11111₂ denote the global registers (g0 through g15). Encodings for floating-point registers are defined in Section 17.2.1.
literal

A 5-bit value that is extended to a 32-bit value and used as the operand. When a specific instruction defines an operand as a non-floating-point value, a literal value of the form \texttt{rrrr}_2 defines an integer/ordinal value in the range 0 through 31. When the instruction defines an operand as floating-point, the values specified by literals are defined in Section 17.2.1. When the instruction defines an operand as larger than 32 bits, values specified by literals are zero-extended to the operand size.

value

When a specific instruction specifies that an operand is a "value", the operand may be a value in a register or a literal. When the size of an operand is greater than 32 bits and the value is specified as a register, successive registers hold the value as described in Chapter 6 (except for the floating-point registers); when the value is specified as a literal, the literal value is zero-extended to the size of the operand (except for floating-point literals).

address

When an instruction specifies that an operand is an "address", the address may be either a linear or virtual address. Linear addresses are contained in the specified register. Virtual addresses are contained in a consecutive pair of registers: the specified register contains an offset, and the next higher register contains the AD of the object into which the offset selects an address.

The fields in Figure 17-1 are defined as follows.

opcode

The opcode of the instruction. Opcode encodings are defined in Chapter 18.

source_1

An input to the instruction. Specifies a value or address. In the COBR format, this field specifies a register in which a result is stored.

source_2

An input to the instruction. Specifies a value or address.

src/dest

Depending on the specific instruction, this can be either an input value or address, the register where the result is stored, or both.

m1

If the instruction defines source_1 as a value, denotes whether source_1 is a register (0) or literal (1). If source_1 is a floating-point value, see Section 17.2.1. If the instruction defines source_1 as an address, denotes whether source_1 is a register containing a linear address (0) or a register pair containing a virtual address (1).

m2

Same as m1, but applies to source_2.

m3

If the instruction defines src/dest as an input value, m3 has the same meaning as m1, but applying to src/dest. When src/dest is used as a destination, m3 is ignored.

abase

A register. The register's value is used to compute a memory address.

index

A register. The register's value is used to compute a memory address.

displacement

A signed two's-complement number.

offset

An unsigned positive number.

md

 Specifies how a memory address for an operand is computed.

mode

 Specifies how a memory address for an operand is computed, and specifies whether the instruction contains a second word to be used as a displacement.

scale

 Specifies how a register's contents are multiplied for certain addressing modes (such as indexing).
17.2 REG-Format Instructions

The majority of the instructions have the REG format. Such instructions can have zero to three operands. The usage of the operands is described in Chapter 18 for each instruction. REG-format opcodes are listed in Chapter 18 as three hexadecimal digits, where the rightmost digit denotes the part of the opcode in bits 7-10.

17.2.1 Floating-Point Registers and Literals

When an operand’s type is floating-point and the corresponding m bit (m1/m2/m3) is 0, the meaning is the same as that defined earlier; one (or a pair) of the 32 global or local registers is addressed.

When the corresponding m bit is 1, the operand is defined in the following way. Source_1, source_2, and src/dest field encodings 000002 through 000112 denote floating-point registers fp0 through fp3, respectively. Encoding 100002 denotes the literal +0.0. Encoding 101102 denotes the literal +1.0.

All other encodings when the m bit is 1 are reserved. Use of a reserved encoding as a source produces an undefined value or an Invalid Operation fault. Use of a reserved encoding or literal as a destination either causes no result to be stored, causes one of the floating-point registers to be altered, or causes the fault.

17.3 COBR-Format Instructions

Instructions having the COBR format are primarily the compare-and-branch instructions. They have two source operands and a displacement. Source_1 can be a literal or register; source_2 is a register. If the branch is taken, the displacement is interpreted as a signed value, multiplied by four, and added to the IP.

In some instructions, source_1 specifies a destination register, in which case m1 is ignored.

17.4 CTRL-Format Instructions

Instructions having the CTRL format are those that have no operands and specify a memory address of an instruction (for example, branches). The displacement is interpreted identically to the COBR format.

17.5 MEM-Format Instructions

Instructions having the MEM format are those that require the computation of a memory address. This category contains load, store, and load-address instructions, as well as some miscellaneous instructions. All address computations produce a 32-bit ordinal result.

For loads, src/dest specifies the destination register (or, for operands bigger than this register, the first of successive registers). For load-address instructions, src/dest specifies the destina-
tion register. For stores, src/dest specifies the register (or first of successive registers) whose value is stored in memory. For the miscellaneous instructions, the usage of src/dest depends on the specific instruction.

The abase and index fields specify registers. The md and mode fields define how a memory address is computed. In addition, the opcode defines whether the addresses are computed "linear relative" (L) or "virtual relative" (V). When not explicitly mentioned, an instruction is type L.

When bit 12 of the instruction is 0, the instruction has the MEMA format. Otherwise the instruction has the MEMB format.

17.5.1 MEMA Format

The abase field specifies a register. The usage of the register is specified by the opcode (linear versus virtual) and the md field. If the abase register (and the next higher register) is used as a virtual address, this is denoted as (AD). If the abase register is used as a linear address, this is denoted as (abase).

The memory address is computed as follows:

<table>
<thead>
<tr>
<th>Instruction Type</th>
<th>md</th>
<th>Computed Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>0</td>
<td>offset</td>
</tr>
<tr>
<td>L</td>
<td>1</td>
<td>(abase) + offset</td>
</tr>
<tr>
<td>V</td>
<td>0</td>
<td>reserved</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>(AD) + offset</td>
</tr>
</tbody>
</table>

The load and store instructions having this format can reference operands in the first 4096 bytes of the linear address space, or reference operands up to 4096 bytes beyond a register pointer, or reference operands in the first 4096 bytes of an object.

For a zero offset (such as accessing the value "(abase)"), the MEMB format should be used, as it is faster to compute.

The lea instruction is used with md = 0 to load a 12-bit constant in a register.

17.6 MEMB Format

This category is the same as MEMA, except the options for computing the memory address are different.

The abase and index fields specify registers. Depending on the mode and opcode, the abase register value is used as an offset or a virtual address.

Some addressing modes provide for scaling of the index register. When this occurs, the value in the register is multiplied by a value specified by the scale field. The definition of the scale field is:
Scale | Scale factor (multiplier)
---|---
000₂ | 1
001₂ | 2
010₂ | 4
011₂ | 8
100₂ | 16

All other values for scale are reserved.

The mode field defines how the memory address is computed, as follows:

<table>
<thead>
<tr>
<th>Instruction Type</th>
<th>mode</th>
<th>Computed Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>0100₂</td>
<td>(abase)</td>
</tr>
<tr>
<td>L</td>
<td>0101₂</td>
<td>(IP) + displacement + 8</td>
</tr>
<tr>
<td>L</td>
<td>0110₂</td>
<td>reserved</td>
</tr>
<tr>
<td>L</td>
<td>0111₂</td>
<td>(abase) + (index)*2**scale</td>
</tr>
<tr>
<td>L</td>
<td>1100₂</td>
<td>displacement</td>
</tr>
<tr>
<td>L</td>
<td>1101₂</td>
<td>(abase) + displacement</td>
</tr>
<tr>
<td>L</td>
<td>1110₂</td>
<td>(index)*2**scale + displacement</td>
</tr>
<tr>
<td>L</td>
<td>1111₂</td>
<td>(abase) + (index)*2**scale + displacement</td>
</tr>
<tr>
<td>V</td>
<td>0100₂</td>
<td>reserved</td>
</tr>
<tr>
<td>V</td>
<td>0101₂</td>
<td>reserved</td>
</tr>
<tr>
<td>V</td>
<td>0110₂</td>
<td>(AD) + (index)*2**scale</td>
</tr>
<tr>
<td>V</td>
<td>0111₂</td>
<td>reserved</td>
</tr>
<tr>
<td>V</td>
<td>1100₂</td>
<td>(AD) + displacement</td>
</tr>
<tr>
<td>V</td>
<td>1101₂</td>
<td>reserved</td>
</tr>
<tr>
<td>V</td>
<td>1110₂</td>
<td>(AD) + (index)*2**scale + displacement</td>
</tr>
<tr>
<td>V</td>
<td>1111₂</td>
<td>reserved</td>
</tr>
</tbody>
</table>

A reserved encoding raises an *Invalid Operation* fault.

For the modes in which a displacement is used, the word following the instruction is the displacement.

(IP) + displacement + 8 denotes that the displacement + 8 is added to the address of the current instruction.
This chapter provides detailed information about each of the instructions for the processor. To provide quick access to information on a particular instruction, the instructions are listed alphabetically by assembly-language mnemonic. An explanation of the format and abbreviations used in this chapter is given in the following section.

18.1 Introduction

The information in this chapter is oriented toward programmers who are writing assembly-language code for the processor. The information provided for each instruction includes the following:

- Alphabetic reference
- Assembly-language mnemonic and name
- Assembly-language format
- Description of the instruction's operation
- Action the instruction carries out when executed (generally presented in the form of an algorithm)
- Faults that can occur during execution
- Assembly-language example
- Opcode and instruction format
- Related instructions

Additional information about the instruction set can be found in the following chapters and appendices in this manual:

- Chapter 4 — Summary of the instruction set by group and description of the assembly-language instruction format
- Chapter 17 — Machine-Level Instruction Formats
- Appendix A — Instruction Quick Reference

18.2 Notation

To simplify the presentation of information about the instructions, a simple notation has been adopted in this chapter. The following paragraphs describe this notation.
18.2.1 Alphabetic Reference

The instructions are listed alphabetically by assembly-language mnemonic. If several instructions are related and fall together alphabetically, they are described as a group on a single page.

The reference at the top of each page gives the assembly-language mnemonics for the instructions covered on that page (for example, subc). Occasionally, there are so many instructions covered on the page that it is not practical to give all the mnemonics in the page reference. In these cases, the name of the instruction group is given in capital letters (e.g., BRANCH or FAULT IF).

A box around the alphabetic reference (such as [addr, addr1]) indicates that the instruction or group of instructions are specific to this processor, and may not necessarily be available in similar processors.

18.2.2 Mnemonic

The Mnemonic section gives the complete mnemonic (in bold-face type) and instruction name for each instruction covered on the page, for example:

subi Subtract Integer

18.2.3 Format

The Format section gives the assembly-language format of the instruction and the type of operands allowed. The format is given in two or three lines. The following is an example of a two line format:

```
sub* src1, src2, dst
reg/lit reg/lit reg
```

The first line gives the assembly-language mnemonic (bold-face type) and the operands (italics). When the format is used for two or more instructions, an abbreviated form of the mnemonic is used. The " * " sign at the end of the mnemonic indicates that the mnemonic has been abbreviated.

The operand names are designed to describe the functions of the operands (for example, src, len, mask).

The second line of the format shows what is allowed to be entered for each operand. The notation used on this line is as follows:

- reg Global (g0 ... g15) or local (l0 ... l15) register
- freg Global (g0 ... g15) or local (l0 ... l15) register, or floating-point (fp0 ... fp3) register, where the registers contain floating-point numbers
- lit Integer or ordinal literal of the range 0 ... 31
- flit Floating-point literal of value 1.0 or 0.0
- disp Signed displacement of range -2^{22} ... (2^{22} - 1)
- mem Address defined with the full range of addressing modes

In some cases, a third line will be added to show specifically what will be in a register or memory location. For example, it may be useful to know that a register is to contain an address. The notation used in this line is as follows:
addr Address
efa Effective address
AD Access descriptor

18.2.4 Description
The Description section describes what the instruction does and the functions of the operands. It also gives programming hints when appropriate.

18.2.5 Action
The Action section gives an algorithm written in a pseudo-code that describes in detail what actions the processor takes when executing the instruction and the precise order of these actions. The main purpose of this section is to show the possible side effects of the instruction. The following is an example of the action algorithm for the alterbit instruction:

```
if (AC.cc and 2#010#) = 0 then
    dst ← src and not (2^(bitpos mod 32));
else
    dst ← src or 2^(bitpos mod 32);
end if;
```

In these action statements, the term AC.cc means the condition-code bits in the arithmetic controls. The notation 2#value# means that the value enclosed in the "#" signs is in base 2.

Some of the action statements use the following notation:

- byte ( )
- halfword ( )
- word ( )
- memory ( )
- atomic_read ( )
- atomic_write( )

The expression given in parentheses is a memory address (either virtual or linear); however, all arithmetic in the expression applies only to the linear address, or the offset part of a virtual address. Byte (x) denotes the byte at address x in memory; halfword (x) denotes a 16-bit quantity at memory address x; and word (x) denotes a 32-bit quantity at memory address x. Memory (x), atomic_read (x), and atomic_write (x) denote a quantity x at a memory address, where the type or size of the quantity is obvious from the context.

On an atomic read operation, it is assumed that external hardware provides a memory lock. The read is not performed until the lock is unlocked and is not completed until the lock is relocked. On an atomic write operation, the read is not performed until the lock is unlocked.

18.2.6 Faults
The Faults section lists the faults that can be signaled as the result of execution of the instruction. Faults listed with all-capital letters refer to a group of faults; faults listed with initial-capital letters refer to a specific fault.

All instructions can signal a group of general faults which are referred to as STANDARD FAULTS. The list of standard faults is as follows:
STANDARD FAULTS
Trace Instruction
Virtual Memory Object
Virtual Memory PTD
Virtual Memory PTE
Invalid Opcode
Unimplemented Operation
Invalid AD
Type Mismatch
Contents
Process Time Slice
Invalid Descriptor
Protection Length
Protection Page Rights
Protection Rep Rights
Protection Type Rights
Machine Bad Access

Note that the virtual memory and protection faults listed above can occur on instructions that only access registers. Here, they can occur as a result of the memory access to fetch the instruction.

The following additional standard faults can occur on any instruction that accesses memory:

STANDARD FAULTS
Invalid AD
Invalid Descriptor
Protection Rep Rights

The invalid opcode fault is a standard fault for all instructions that use the MEM machine-format (load, store, branch extended, call extended, and so on).

Finally, the type mismatch, contents, and protection type rights faults are standard faults for all instructions that perform operations on specific object types.

The following list shows the various fault groups and the individual faults in each group:

TRACE FAULTS
Instruction Trace
Branch Trace
Call Trace
Return Trace
Prereturn Trace
Supervisor Trace
Breakpoint Trace

OPERATION
Invalid Opcode
Invalid Operand

ARITHMETIC
Integer Overflow
Arithmetic Zero-Divide

FLOATING-POINT
Floating Overflow
Floating Underflow
Floating Invalid-Operation
Floating Zero-Divide
Floating Inexact
Floating Reserved-Encoding

CONSTRANT
  Constraint Range
  Invalid AD

VIRTUAL MEMORY
  Invalid Object
  Invalid Page-Table-Directory-Entry (PTDE)
  Invalid Page-Table-Entry (PTE)

PROTECTION
  Object Length
  Page Rights

MACHINE
  Bad Access

STRUCTURAL
  Control
  Dispatch
  IAC

TYPE
  Type Mismatch
  Contents

PROCESS
  Time Slice

DESCRIPTION
  Invalid Descriptor

EVENT
  Event Notice

18.2.7 Example

The Example section gives an assembly-language example of an application of the instruction.

18.2.8 Opcode and Instruction Format

The Opcode and Instruction Format section gives the opcode and machine language instruction format for each instruction, for example:

```shell
subi 593 REG
```

The opcode is given in hexadecimal format.

The machine language format is one of four possible formats: REG, COBR, CTRL, and MEM. Refer to Chapter 17 for more information on the machine-language instruction formats.
18.2.9 See Also

The See Also section gives the mnemonics of related instructions, which can then be looked up alphabetically in this chapter for comparison. For instructions that are grouped on one page (such as addr and addrl), only the first mnemonic is given.

18.3 Instructions

This section contains reference information on the processor's instructions. It is arranged alphabetically by instruction or instruction group.
**Mnemonic:**

```
addc      5B0    REG    Add Ordinal With Carry
```

**Format:**

```
addc       src1,     src2,     dst
          reg/lit    reg/lit   reg
```

**Description:**

Adds the `src2` and `src1`, and bit 1 of the condition code (used here as a carry in), and stores the result in `dst`. If the ordinal addition results in a carry, bit 1 of the condition code is set; otherwise, bit 1 is cleared. If integer addition results in an overflow, bit 0 of the condition code is set; otherwise, bit 0 is cleared. Bit 2 of the condition code is always set to 0. Regardless of the result of the addition, the condition code is always updated.

The `addc` instruction can be used for either ordinal or integer arithmetic. The instruction does not distinguish between ordinal and integer source operands. Instead, the processor evaluates the result for both data types and sets condition code accordingly.

This instruction never signals an integer overflow fault.

**Action:**

```
# Let the condition code be xCx.
dst ← src2 + src1 + C;
AC.cc ← 2#OCV#;
# C is carry from ordinal addition.
# V is 1 if integer addition would have generated an overflow.
```

**Faults:**

**Example:**

```
# Example of double-precision arithmetic
# Assume 64-bit source operands
# in g0, g1 and g2, g3
cmpo 1, 0     # clears carry bit in AC.cc
addc g0, g2, g0 # add low-order 32 bits;
addc g1, g3, g1 # add high-order 32 bits;
# 64-bit result is in g0, g1
```

**See Also:**

```
subc
```
addi, addo

Mnemonic:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Code</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>addi</td>
<td>591</td>
<td>REG</td>
<td>Add Integer</td>
</tr>
<tr>
<td>addo</td>
<td>590</td>
<td>REG</td>
<td>Add Ordinal</td>
</tr>
</tbody>
</table>

Format:

```
add*        src1,  src2,  dst
reg/lit    reg/lit  reg
```

Description:

Adds the src1 and src2 and stores the result in dst. The binary results from these two instructions are identical. The only difference is that addi can signal an integer overflow.

Action:

```
dst ← src2 + src1;
```

Faults:

Integer Overflow
Mnemonics:

<table>
<thead>
<tr>
<th></th>
<th>78F</th>
<th>REG</th>
<th>Add Real</th>
</tr>
</thead>
<tbody>
<tr>
<td>addr</td>
<td>79F</td>
<td>REG</td>
<td>Add Long Real</td>
</tr>
</tbody>
</table>

Format:

addr*  src1,  src2,  dst  
freg/flit  freg/flit  freg

Description:

Adds src2 and src1 and stores the result in dst.

For the addr instruction, if any operand references a general register, two successive registers are used.

The following table shows the results obtained when adding various classes of numbers, assuming that neither overflow nor underflow occurs.

<table>
<thead>
<tr>
<th>Src1</th>
<th>Src2</th>
<th>-∞</th>
<th>-F</th>
<th>-0</th>
<th>+0</th>
<th>+F</th>
<th>±F or ±0</th>
<th>+∞</th>
<th>NaN</th>
</tr>
</thead>
<tbody>
<tr>
<td>-∞</td>
<td>-∞</td>
<td>-∞</td>
<td>-∞</td>
<td>-∞</td>
<td>-∞</td>
<td>-∞</td>
<td>INV</td>
<td>NaN</td>
<td>NaN</td>
</tr>
<tr>
<td>-F</td>
<td>-∞</td>
<td>-F</td>
<td>src2</td>
<td>src2</td>
<td>±F</td>
<td>+∞</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
</tr>
<tr>
<td>-0</td>
<td>-∞</td>
<td>src1</td>
<td>-0</td>
<td>±0</td>
<td>src1</td>
<td>+∞</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
</tr>
<tr>
<td>+0</td>
<td>-∞</td>
<td>src1</td>
<td>±0</td>
<td>+0</td>
<td>src1</td>
<td>+∞</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
</tr>
<tr>
<td>+F</td>
<td>-∞</td>
<td>±F or ±0</td>
<td>src2</td>
<td>src2</td>
<td>+F</td>
<td>+∞</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
</tr>
<tr>
<td>+∞</td>
<td>INV</td>
<td>+∞</td>
<td>+∞</td>
<td>+∞</td>
<td>+∞</td>
<td>+∞</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
</tr>
</tbody>
</table>

Notes:

P Means finite-real number.
INV Indicates floating invalid-operation exception.

When the sum of two operands with opposite signs is zero, the result is +0, except for the round toward -∞ mode, in which case, the result is -0.

Action:

dst ← src2 + src1;

Faults:

Floating Reserved Encoding
Floating Overflow
Floating Underflow
Floating Invalid Operation
Floating Inexact
alterbit

Mnemonic:

\[
\text{alterbit} \quad 58F \quad \text{REG} \quad \text{Alter Bit}
\]

Format:

\[
\text{alterbit} \quad \text{bitpos}, \quad \text{src}, \quad \text{dst} \\
\text{reg/lit} \quad \text{reg/lit} \quad \text{reg}
\]

Description:

Copies the src to dst with one bit altered. Bit 1 of the condition code is copied into bit bitpos
of the dst.

Action:

\[
\text{if } (AC.cc \text{ and } 2\#010\#) = 0 \text{ then} \\
\quad \text{dst} \leftarrow \text{src and not } (2^{\text{bitpos} \mod 32}) \\
\text{else} \\
\quad \text{dst} \leftarrow \text{src or } 2^{\text{bitpos} \mod 32} \\
\text{end if;}
\]

Faults:

Example:

\[
\text{# mov bit 10 of g3 into bit 24 of g4 and store in g9} \\
\text{chkbit 10, g3} \quad \text{# test bit 10 of g3} \\
\text{alterbit 24, g4, g9} \quad \text{# g9 \leftarrow g4, with bit 24 changed}
\]
amplify

Mnemonic:

amplify 653 REG Amplify Rights

Format:

amplify tdo_ad, rtsmsk, src/dst
   reg/lit reg/lit reg
   AD

Description:

Amplifies selected rights (read, write, and type) of an AD from src/dst and stores the amplified AD in src/dst. The rights to be amplified are specified by a rights-mask in rtsmsk, which has the same format as an AD, except that the local bit, the object index field, and the tag bit are not used. The rights to be amplified are set to 1 in the rights mask. This rights mask is logically ORed with the access rights of the specified AD.

The amplify rights operation is carried out under the control of a type definition object, the AD of which is specified with tdo_ad.

The local bit cannot be amplified; the cread instruction has to be used.

Action:

if src/dst.tag = 0 then
   raise invalid-AD-fault; # AD to be amplified must be valid
elsif TDO_of(src/dst) = tdo_ad then
   continue; # TDO matches
elsif object_type_of(tdo_ad) ≠ TDO then
   raise type-mismatch-fault; # tdo_ad must be of object type TDO
elsif super TDO bit in tdo_ad object = 1 then
   continue; # no check necessary for super TDO
elsif extended bit in tdo_ad object = 1 then
   raise type-mismatch-fault; # TDO must match
elsif object_type_of(src/dst) ≠ (object type field in tdo_ad object) then
   raise type mismatch fault; # object type must match
endif

src/dst ← src/dst or (rtsmsk and 2#11111#);

Faults:

Invalid AD
Type Mismatch
MEMORY FAULT

See Also:

restrict, cread
and, andnot

Mnemonics:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Opcode</th>
<th>Type</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>and</td>
<td>581</td>
<td>REG</td>
<td>And</td>
</tr>
<tr>
<td>andnot</td>
<td>582</td>
<td>REG</td>
<td>And Not</td>
</tr>
</tbody>
</table>

Format:

```
and     src1, src2, dst
      reg/lit  reg/lit   reg
andnot src1, src2, dst
      reg/lit  reg/lit   reg
```

Description:

Performs a bitwise AND (and instruction) or AND NOT (andnot instruction) operation on the src2 and src1 values and stores the result in dst.

Action:

```
and:    dst <- src2 and src1;
andnot: dst <- src2 and not src1;
```

Faults:

See Also:

LOGICAL
Mnemonic:

atadd 612 REG Atomic Add

Format:

atadd ataddr, src, dst
reg reg/lit reg
addr

Description:

Adds the src to the ordinal in memory specified by the ataddr. The initial value from memory is stored in dst. The ataddr is the linear or virtual address of the the ordinal. The address is automatically aligned to a word boundary.

The read and write of memory are done atomically.

Action:

tempa ← ataddr and not 2#11#;  # force word alignment
temp ← atomic_read (tempa);
atomic_write (tempa) ← temp + src;
dst ← temp;

Faults:

MEMORY FAULTS
atanr, atanrl

Mnemonics:

atanr  680  REG  Arctangent Real
atanrl 690  REG  Arctangent Long Real

Format:

atanr*  src1,  src2,  dst
          freg/flit  freg/flit  freg

Description:

Computes the arctangent of src2/src1 and stores the result in dst. The result is returned in radians and is in the range of -π to +π, inclusive. If src1 is the floating-point literal value +1.0, then these instructions return a result in the range of -π/2 to +π/2. The sign of the result is always the sign of src2.

For the atanrl instruction, if any operand references a general register, two successive registers are used.

These instructions are commonly used as part of an algorithm to convert rectangular coordinates to polar coordinates. They can also be used to implement the FORTRAN intrinsic functions ATAN and ATAN2.

The following table gives the range of results for various values of src2 and src1, assuming that neither overflow nor underflow occurs.

<table>
<thead>
<tr>
<th>Src1 $\rightarrow$ Src2 $\downarrow$</th>
<th>$\infty$</th>
<th>$-\infty$</th>
<th>0</th>
<th>+0</th>
<th>$+\infty$</th>
<th>$+-\infty$</th>
<th>NaN</th>
</tr>
</thead>
<tbody>
<tr>
<td>$-\infty$</td>
<td>$-3\pi/4$</td>
<td>$-\pi/2$</td>
<td>$-\pi/2$</td>
<td>$-\pi/2$</td>
<td>$-\pi/2$</td>
<td>$-\pi/4$</td>
<td>NaN</td>
</tr>
<tr>
<td>$-F$</td>
<td>$-\pi$</td>
<td>$-\pi$ to $-\pi/2$</td>
<td>$-\pi/2$</td>
<td>$-\pi/2$ to 0</td>
<td>0</td>
<td>NaN</td>
<td></td>
</tr>
<tr>
<td>$-0$</td>
<td>$-\pi$</td>
<td>$-\pi$</td>
<td>$-\pi$</td>
<td>-0</td>
<td>-0</td>
<td>-0</td>
<td>NaN</td>
</tr>
<tr>
<td>$+0$</td>
<td>$+\pi$</td>
<td>$+\pi$</td>
<td>$+\pi$</td>
<td>+0</td>
<td>+0</td>
<td>+0</td>
<td>NaN</td>
</tr>
<tr>
<td>$+F$</td>
<td>$+\pi$</td>
<td>$+\pi$ to $+\pi/2$</td>
<td>$+\pi/2$</td>
<td>$+\pi/2$ to +0</td>
<td>+0</td>
<td>NaN</td>
<td></td>
</tr>
<tr>
<td>$+-\infty$</td>
<td>$+3\pi/4$</td>
<td>$+\pi/2$</td>
<td>$+\pi/2$</td>
<td>$+\pi/2$</td>
<td>$+\pi/4$</td>
<td>NaN</td>
<td></td>
</tr>
<tr>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
</tr>
</tbody>
</table>

Notes:

F Means finite-real number.

Action:

dst $\leftarrow$ arctan (src2/src1);

Faults:

Floating Reserved Encoding
Floating Underflow
Floating Invalid Operation
Floating Inexact
Mnemonic:
atmod 610 REG Atomic Modify

Format:
atmod ataddr, mask, src/dst
   reg reg/lit reg
addr

Description:
Replaces the bits of the ordinal in memory specified by ataddr by the corresponding bits in src/dst under the controls of a bit mask. The bits set in the mask select the bits to be modified in memory. The initial value from memory is stored in src/dst. The ataddr is the address of the the ordinal. The address is automatically aligned to a word boundary.

The read and write of memory are done atomically.

Action:
\[
\begin{align*}
\text{tempa} & \leftarrow \text{ataddr} \text{ and } \text{not } 2\#11#; \quad \# \text{force word alignment} \\
\text{temp} & \leftarrow \text{atomic_read (tempa);} \\
\text{atomic_write (tempa)} & \leftarrow (\text{src/dst and mask}) \\
 & \quad \text{or (temp and not(mask));} \\
\text{src/dst} & \leftarrow \text{temp;}
\end{align*}
\]

Faults:
MEMORY FAULTS
atrep

Mnemonic:

\[
\begin{array}{ccc}
\text{atrep} & 611 & \text{REG} \\
\end{array}
\]

Atomic Replace Mixed

Format:

\[
\begin{array}{ccc}
\text{atrep} & \text{ataddr, src, dst} \\
\text{reg} & \text{reg/lit} & \text{reg} \\
\end{array}
\]

Description:

Copies the mixed word (with tag bit) specified by \textit{ataddr} to \textit{dst}. Copies \textit{src} (with tag bit) to the mixed word specified by \textit{ataddr}. The \textit{ataddr} is the address of the the mixed word. The address is automatically aligned to a word boundary.

The read and write of memory are done atomically.

Action:

\[
\begin{align*}
\text{tempa} & \leftarrow \text{src/dst} \ \text{and not 2#11#}; \quad \# \text{force word alignment} \\
\text{perform lifetime check of src with memory (tempa);} \\
\text{dst} & \leftarrow \text{atomic_read (tempa);} \\
\text{atomic_write (tempa)} & \leftarrow \text{src};
\end{align*}
\]

Faults:

Object Lifetime
MEMORY FAULTS
Mnemonic:

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>bal</td>
<td>0B</td>
<td>CTRL</td>
<td>Branch And Link</td>
</tr>
<tr>
<td>balx</td>
<td>85</td>
<td>MEM</td>
<td>Branch And Link Extended</td>
</tr>
</tbody>
</table>

Format:

bal    targ  disp

balx   targ,   dst
       mem     reg

Description:
Stores the address of the next instruction (the instruction following the bal or balx instruction) and branches to the instruction specified with the targ operand.

With the bal instruction, the branch target is within \(-2^{23}\) and \((2^{23} - 4)\) from the current IP. The address of the next instruction is stored in g14.

With the balx instruction, the branch target can be anywhere in the linear address space. The address of the next instruction is stored in dst. The targ is specified using the full range of addressing modes. (Refer to Section 17.5 for different addressing modes.)

Action:

bal:    G14 ← IP + 4;    # destination next IP is always g14
        IP ← IP + targ;  # resume execution at the new IP

balx:    dst ← IP + inst length; # instruction length
          # is 4 or 8 bytes
         IP ← effective_address(targ); # resume execution at the new IP

Faults:
b, bx

Mnemonic:

\[
\begin{array}{cccc}
\text{b} & 08 & \text{CTRL} & \text{Branch} \\
\text{bx} & 84 & \text{MEM} & \text{Branch Extended}
\end{array}
\]

Format:

\[
\begin{array}{c}
b & \text{targ} \\
\text{disp} & \\
\hline
\text{bx} & \text{targ} \\
\text{mem} &
\end{array}
\]

Description:
Branches to the instruction specified by the \text{targ}.

With the b instruction, the branch target is within \(-2^{23}\) and \(2^{23} - 4\) from the current IP.

With the bx instruction, the branch target can be anywhere in the linear address space. The \text{targ} is specified using the full range of addressing modes. (Refer to Section 17.5 for the different addressing modes.)

Action:

\[
\begin{array}{l}
b: & \text{IP} \leftarrow \text{IP} + \text{targ} \times 4; \ # \text{resume execution at the new IP} \\
\text{bx}: & \text{IP} \leftarrow \text{effective_address}(	ext{targ}); \ # \text{resume execution at the new IP}
\end{array}
\]

Faults:
Mnemonic:

<table>
<thead>
<tr>
<th>bbc</th>
<th>30</th>
<th>COBR</th>
<th>Check Bit and Branch If Clear</th>
</tr>
</thead>
<tbody>
<tr>
<td>bbs</td>
<td>37</td>
<td>COBR</td>
<td>Check Bit and Branch If Set</td>
</tr>
</tbody>
</table>

Format:

```
bb*       bitpos,  src,  targ
reg/lit   reg       |
```

Description:

Copies the bit in `src` (designated by `bitpos`) to bit 1 of the condition code. Bits 0 and 2 are set to zeros. If the selected bit is 0, the condition code is set to $000_2$, if the selected bit is 1, the condition code is set to $010_2$. The processor then performs a conditional branch based on the condition code.

For the `bbc` instruction, if the selected bit in `src` is 0, the processor sets the condition code to $000_2$ and branches to `targ`; otherwise, it sets the condition code to $010_2$ and goes to the next instruction.

For the `bbs` instruction, if the selected bit is 1, the processor sets the condition code to $010_2$ and branches to `targ`; otherwise, it sets the condition code to $000_2$ and goes to the next instruction.

The branch target is within $-2^{12}$ and $(2^{12} - 4)$ from the current IP.

The `chkbit` instruction followed by one of the branch-if instructions is equivalent to these check-bit-and-branch instructions. The latter method produces more compact code; however, the former method can be faster because the branch instruction may not have to wait for the result of the comparison.
Action:

```c
bbc:
if (src and 2^(bitpos mod 32)) = 0 then
    AC.cc ← 2#000#;
    # resume execution at the new IP
    IP ← IP + (displacement * 4);
else
    AC.cc ← 2#010#;
    # resume execution at the next IP
    IP ← IP + 4;
end if;

bbs:
if (src and 2^(bitpos mod 32)) = 0 then
    AC.cc ← 2#000#;
    # resume execution at the next IP
    IP ← IP + 4;
else
    AC.cc ← 2#010#;
    # resume execution at the new IP
    IP ← IP + (displacement * 4);
end if;
```

Faults:
BRANCH IF

Mnemonics:

<table>
<thead>
<tr>
<th></th>
<th>Value</th>
<th>12</th>
<th>15</th>
<th>14</th>
<th>16</th>
<th>11</th>
<th>13</th>
<th>17</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>be</td>
<td>CTRL</td>
<td>12</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bne</td>
<td>CTRL</td>
<td>15</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bl</td>
<td>CTRL</td>
<td>14</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ble</td>
<td>CTRL</td>
<td>16</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bg</td>
<td>CTRL</td>
<td>11</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bge</td>
<td>CTRL</td>
<td>13</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bo</td>
<td>CTRL</td>
<td>17</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bno</td>
<td>CTRL</td>
<td>10</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Branch If Equal
Branch If Not Equal
Branch If Less
Branch If Less Or Equal
Branch If Greater
Branch If Greater Or Equal
Branch If Ordered
Branch If Unordered

Format:

b*  targ
disp

Description:

Branches to a new instruction according to the condition code. The branch target is within \(-2^{23}\) and \((2^{23} - 4)\) from the current IP.

For all branch-if instructions except the bno instruction, the processor branches to the instruction specified by the targ, if the logical AND of the condition code and the mask-part of the opcode is not zero. Otherwise, it goes to the next instruction. The mask is in bits 0-2 of the opcode.

For the bno instruction, the processor branches to the instruction specified with targ, if the condition code is 000_2. Otherwise, it goes to the next instruction.

The following table shows the condition-code mask for each instruction:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Mask</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>bno</td>
<td>000</td>
<td>Unordered</td>
</tr>
<tr>
<td>bg</td>
<td>001</td>
<td>Greater</td>
</tr>
<tr>
<td>be</td>
<td>010</td>
<td>Equal</td>
</tr>
<tr>
<td>bge</td>
<td>011</td>
<td>Greater or equal</td>
</tr>
<tr>
<td>bl</td>
<td>100</td>
<td>Less</td>
</tr>
<tr>
<td>bne</td>
<td>101</td>
<td>Not equal</td>
</tr>
<tr>
<td>ble</td>
<td>110</td>
<td>Less or equal</td>
</tr>
<tr>
<td>bo</td>
<td>111</td>
<td>Ordered</td>
</tr>
</tbody>
</table>

Action:

if ((mask and AC.cc) ≠ 2#000#) or (mask = AC.cc) then
  IP ← IP + targ * 4;  # resume execution at new IP
end if;

Faults:
call

Mnemonic:
call 09 CTRL Call

Format:
call targ disp

Description:
Calls a new procedure. The processor performs a local call operation as described in Chapter 6 in the section titled "Local Calls." As part of this operation, the processor allocates a new set of local registers and a new stack frame for the called procedure. The processor then goes to the instruction specified with the targ argument and begins execution of the new procedure.

The called procedure must be within -2^{23} and (2^{23} - 4) from the current IP.

Action:
synct; -- wait for all possible faults
temp ← (SP + 63) and not 16#3f#; -- round to next boundary
RIP ← next_IP; -- IP of the next instruction after the call
if register_set_full then
   save a register_set in memory at its FP;
end if;
allocate as new frame;
-- local register references now refer to new frame
IP ← IP + displacement * 4;
PFP ← FP;
FP ← temp;
SP ← temp + 64;

Faults:
MEMORY FAULTS
Call Trace
Mnemonic:

```
call       661       REG       Call Domain
```

Format:

```
calld       proc_no,       dmn_ad,       ---
    reg/lit       reg       AD
```

Description:

Calls a procedure in a different subsystem (that is, performs a subsystem call). The `dmn_ad` contains the AD of the domain object for the called subsystem. The `proc_no` contains the procedure number of the called procedure.

This operation causes linkage information between the calling and called subsystem and the calling and called procedures to be saved. A new 64-byte stack frame is allocated in the called subsystem. The processor then gets the IP for the called procedure from the domain object of the called subsystem and begins execution of the new procedure.

For more information about this instruction, refer to Chapter 7.

Action:

```
syncf;       -- wait for all possible faults
RIP ← next_IP;       -- IP of the instruction after the call

    -- check the input operands
    pe_offset ← ((proc_no * 4) + 48) mod 2^32;
    if pe_offset < 48 then       -- wraps around 32 bits
        raise invalid-operand fault;
    end if;
    if object_type_off(dmn_ad) ≠ domain_type then
        raise type-mismatch fault;
    end if;

    -- read the procedure entry and the first 4 words of the domain object
    proc_entry ← read va(dmn_ad, pe_offset, word);
    dmn_base ← read va(dmn_ad, 0, quad mixed);
    -- read new_region_0_ad, new_region_1_ad, new_subsystem_id,
    -- supervisor_sp, new_trace_enable

    -- handle different procedure type
    case proc_entry.entry_type is
        when local =>
            perform a callx operation with
            proc_entry.offset as the target procedure
```
when supervisor =>$ 
  if process_controls.supervisor then 
    -- use current stack if already in supervisor mode 
    perform a call_x operation with 
    proc_entry.offset as the target procedure, and 
    supervisor_sp as the current stack pointer 
  else 
    -- use the supervisor stack if calling from user mode 
    perform a call_x operation with 
    proc_entry.offset as the target procedure 
    if implicit_fault_call then 
      null; 
    elsif process_controls.trace_enable then 
      new_frame_status $= 2#011# 
    else 
      new_frame_status $= 2#010# 
    end if; 
  end if; 
  -- always change the trace controls 
  process_controls.trace_enable $= new_trace_enable; 
  process_controls.supervisor $= 1; 
  -- check for trace events (the new_trace_enable is in effect) 
  if call or supervisor/subsystem trace enabled then 
    raise call and/or supervisor/subsystem-trace fault; 
  end if; 

called => 
  when subsystem =>$ 
    -- compose the new control stack entry 
    new_control_stack_entry.region_0_ad $= current_region_0_ad; 
    new_control_stack_entry.region_1_ad $= current_region_1_ad; 
    new_control_stack_entry.trace_enable $= process_controls.trace_enable; 
    new_control_stack_entry.subsystem_table_offset $= 
      current_subsystem_table_offset; 
    new_control_stack_entry.calling_domain_ad $= dmn_ad; 
    -- separate intra- vs inter-subsystem call 
    if subsystem_id = current_subsystem_id or 
      subsystem_id = 0 or process_controls.interrupted then 
  -- intra-subsystem call 
      if implicit_fault_call then 
        new_control_stack_entry.return_mode $= 2#100#; 
      else 
        new_control_stack_entry.return_mode $= 2#000#; 
      end if; 
    -- push the new control stack entry 
    write_va(current_environment_table_ad, 
      current_control_stack_pointer, quad_mixed) $= 
      new_control_stack_entry; 
    -- use the current stack 
    perform a call_x operation with 
    proc_entry.offset as the target procedure 
    new_frame_status $= 2#100# 
  else
-- inter-subsystem call
if implicit_fault_call then
    new_control_stack_entry.return_mode ← 2#101#;
else
    new_control_stack_entry.return_mode ← 2#001#;
end if;
-- push the new control stack entry
write_va(current_environment_table_ad,
        current_control_stack_pointer, quad_mixed) ←
        new_control_stack_entry;

-- compute hash index
init_subsystem_table_offset ←
    (new_subsystem_id/4) and (subsystem_table_size);
new_subsystem_table_offset ← init_subsystem_table_offset;

-- search subsystem table (backward)
loop
    new_subsystem_entry ← read_va(current_environment_table_ad,
        new_subsystem_table_offset, quad_mixed);
    if new_subsystem_entry.subsystem_id = new_subsystem_id then
        exit; -- found
    elsif new_subsystem_entry.subsystem_id = 0 then
        -- a zero means the entry is available,
        -- thus the new_subsystem_id cannot be in the other entries
        raise subsystem-not-found fault;
    elsif new_subsystem_table_offset = init_subsystem_table_offset then
        -- search all entries already
        raise subsystem-not-found fault;
    else
        -- performing BACKWARD search
        new_subsystem_table_offset ← new_subsystem_table_offset - 16;
        if new_subsystem_table_offset = 0 then
            new_subsystem_table_offset ← subsystem_table_size;
        end if;
    end if;
end loop;
-- new_subsystem_entry contains
topmost_fp
-- topmost_sp
-- new_region_2_ad
-- new_event_fault_mask
-- (type rights 1 of the subsystem_id in the subsystem table)

-- save topmost_fp and topmost_sp of current subsystem table entry
write_va(current_environment_table_ad,
        current_subsystem_table_offset, long_word) ←
        (current_fp, current_sp);

-- update the intersubsystem specific part of the execution enviroment

        current_region_2_ad ← new_region_2_ad;
current_subsystem_id ← new_subsystem_id;
current_subsystem_offset ← new_subsystem_offset;
current_event_fault_mask ← new_event_fault_mask;

perform a callx operation with
proc_entry.offset as the target procedure
topmost_sp as the current stack pointer
topmost_fp as the current frame pointer

new_frame_status ← 2#101#
end if;

-- update the current environment for all subsystem calls

        current_region_0_ad ← new_region_0_ad;
current_region_1_ad ← new_region_1_ad;
process_controls.trace_enable ← new_trace_enable;
current_control_stack_pointer ← current_control_stack_pointer + 16;

-- check for control stack overflow
if current_control_stack_pointer = control_stack_limit then
    raise control-stack-overflow;
end if;

-- check for trace events (the new_trace_enable is in effect)
if call or supervisor/subsystem trace enabled then
    raise call and/or supervisor/subsystem-trace fault;
end if;
end case;

Faults:
The following faults applies to all cases:

Invalid AD
  dmn_ad is invalid.

Invalid Operand
  proc_no too large.

Type Mismatch
  dmn_ad does not point to a domain object.

Call Trace

The following faults are specific supervisor calls:

  Supervisor/Subsystem Trace
The following faults are specific subsystem calls:

Control Stack Overflow
Supervisor/Subsystem Trace

See Also:

call, callx, calls
calls

Mnemonic:
calls 660 REG Call System

Format:
calls proc_no, ---, ---
reg/lit

Description:
Calls a procedure in the system domain. The proc_no contains the procedure number of the called procedure.

The calls performs the same operation as the calld except that the system domain is used instead of specifying the domain using dmn_ad. The system domain AD can be found in the processor control block.

Action:
See calld, replace dmn_ad with an AD to the system domain.

Faults:
See calld, except that neither Type Mismatch Fault (on the object specified by dmn_ad), nor Rep Rights Fault (on the dmn_ad) is possible.
Mnemonic:

*callx*  
86  
MEM  
Call Extended

Format:

```
callx  
targ  
mem
```  

Description:

Calls a new procedure. The processor performs a local call operation as described in Chapter 6 in the section titled "Local Calls." As part of this operation, the processor allocates a new set of local registers and a new stack frame for the called procedure. The processor then goes to the instruction specified with the *targ* argument and begins execution of the new procedure. This instruction performs the same operation as the *call* instruction except that the target procedure can be anywhere in the linear address space. The *targ* is specified using the full range of addressing modes. (Refer to Section 17.5 for the different addressing modes.)

Action:

```
syncl;  -- wait for all possible faults
new_FP ← SP + 63;
if implicit_fault_call then
    new_FP ← new_FP + size-of-fault-resumption-record;
end if;  -- round to next boundary
new_FP ← new_FP and not 16#3f#;
if implicit_fault_call then
    new_FP ← new_FP + size-of-fault-resumption-record;
    store fault and resumption records relative to new_FP
end if;  -- round to next boundary
RIP ← next_IP;  -- IP of the instruction after the call
if register_set_full then
    save a register_set in memory at its FP;
end if;
allocate as new frame;
-- local register references now refer to new frame
IP ← effective_address(targ);
PFP ← FP;
if implicit_fault_call then
    PFP ← FP or 2#001#;  -- fault procedure
else
    PFP ← FP or 2#000#;  -- local procedure
end if;
FP ← new_FP;
SP ← temp + 64;
```  

Faults:

MEMORY FAULTS

Call Trace
See Also:
call
Mnemonic:

chkbit 5AE REG Check Bit

Format:

chkbit bitpos, src, ---
reg/lit reg/lit

Description:
Copies the bit in src designated by bitpos to bit 1 of the condition code. Bits 0 and 2 are set to zeros. If the selected bit is 0, the condition code is set to 000₂, if the selected bit is 1, the condition code is set to 010₂.

Action:

if (src and 2^(bitpos mod 32)) = 0 then
  AC.cc ← 2#000#;
else
  AC.cc ← 2#010#;
end if;

Faults:
chktag

Mnemonic:

| chktag | 5A8 | REG | Check Tag |

Format:

chktag  src,
reg/lit

Description:

Copies the tag bit of the src to bit 1 of the condition code. Bits 0 and 2 are set to zeros. If the tag is 1, the condition code is set to 2#010#; if the tag is 0, the condition code is set to 2#100#.

The purpose of this instruction is to check whether or not the word is an AD.

Action:

if src.tag = 1 then
    AC.cc ← 2#010#;
else
    AC.cc ← 2#000#;
end if;

Faults:
Mnemonic:
- classr  Classify Real
- classrl Classify Long Real

Format:
- classr*  \( src \)
- freg/flit

Description:
Checks the classification of the real number in \( src \) and stores the class in arithmetic-status bits (3 through 6) of the arithmetic controls.

For the classrl instruction, if the \( src \) operand references a global or local register, this register is the first (lowest numbered) of two successive registers. Also, this register must be even numbered (e.g., g0, g2, g4).

The following table shows the setting of the arithmetic-status bits depending on the classification of the operand.

<table>
<thead>
<tr>
<th>AStatus</th>
<th>Classification</th>
</tr>
</thead>
<tbody>
<tr>
<td>s000</td>
<td>Zero</td>
</tr>
<tr>
<td>s001</td>
<td>Denormalized number</td>
</tr>
<tr>
<td>s010</td>
<td>Normal finite number</td>
</tr>
<tr>
<td>s011</td>
<td>Infinity</td>
</tr>
<tr>
<td>s100</td>
<td>Quiet NaN</td>
</tr>
<tr>
<td>s101</td>
<td>Signaling NaN</td>
</tr>
<tr>
<td>s110</td>
<td>Reserved operand</td>
</tr>
</tbody>
</table>

The "s" bit is set to the sign of the \( src \) operand.

Refer to Chapter 5 for a discussion of the different real number classifications.
Action:

\[
\begin{align*}
&s \leftarrow \text{sign_of}(\text{src}) \\
&\text{if } \text{src} = 0 \\
&\quad \text{then arithmetic_status} \leftarrow 000; \\
&\text{elseif } \text{src} = \text{denormalized} \\
&\quad \text{then arithmetic_status} \leftarrow 001; \\
&\text{elseif } \text{src} = \text{normal finite} \\
&\quad \text{then arithmetic_status} \leftarrow 010; \\
&\text{elseif } \text{src} = \infty \\
&\quad \text{then arithmetic_status} \leftarrow 011; \\
&\text{elseif } \text{src} = \text{QNan} \\
&\quad \text{then arithmetic_status} \leftarrow 100; \\
&\text{elseif } \text{src} = \text{SNaN} \\
&\quad \text{then arithmetic_status} \leftarrow 101; \\
&\text{elseif } \text{src} = \text{reserved operand} \\
&\quad \text{then arithmetic_status} \leftarrow 110; \\
&\text{end if}
\end{align*}
\]

Faults:

\[
\begin{align*}
&\text{STANDARD} \\
&\quad \text{Refer to the discussion of faults at the beginning of this chapter.}
\end{align*}
\]

None of the floating-point exceptions can be raised.

Example:

\[
\text{\texttt{classrl g12 \# classifies long real in g12,g13}}
\]

Opcode:

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>classr</td>
<td>68F</td>
<td>REG</td>
</tr>
<tr>
<td>classrl</td>
<td>69F</td>
<td>REG</td>
</tr>
</tbody>
</table>
Mnemonic:

```
clrbit  58C   REG   Clear Bit
```

Format:

```
clrbit  bitpos, src, dst
reg/lit  reg/lit  reg
```

Description:

Copies the `src` to `dst` with one bit cleared. The `bitpos` specifies the bit to be cleared.

Action:

\[
dst \leftarrow src \text{ and } \text{not}(2^{\text{bitpos mod 32}});
\]

Faults:

See Also:

```
alterbit, chkbit, notbit, setbit
```
cmpl, cmpo

Mnemonics:

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>cmpi</td>
<td>5A1</td>
<td>REG</td>
<td>Compare Integer</td>
</tr>
<tr>
<td>cmpl</td>
<td>5A0</td>
<td>REG</td>
<td>Compare Ordinal</td>
</tr>
</tbody>
</table>

Format:

\[
\text{cmp* } \quad \text{src1, src2} \\
\text{reg/lit } \quad \text{reg/lit}
\]

Description:

Compares the src2 and src1 and sets the condition code according to the results of the comparison. The following table shows the setting of the condition code for the three possible results of the comparison.

<table>
<thead>
<tr>
<th>Condition Code</th>
<th>Comparison</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>src1 &lt; src2</td>
</tr>
<tr>
<td>010</td>
<td>src1 = src2</td>
</tr>
<tr>
<td>001</td>
<td>src1 &gt; src2</td>
</tr>
</tbody>
</table>

The cmp* instruction followed by one of the branch-if instructions is equivalent to one of the compare-and-branch instructions. The latter method of comparing and branching produces more compact code; however, the former method can be faster because the branch instruction may not have to wait for the result of the comparison.

Action:

\[
\begin{align*}
\text{if } \text{src1} < \text{src2} \text{ then } & \text{AC.cc } \leftarrow 2\#100#; \\
\text{elseif } \text{src1} = \text{src2} \text{ then } & \text{AC.cc } \leftarrow 2\#010#; \\
\text{else } & \text{AC.cc } \leftarrow 2\#001#;
\end{align*}
\]

Faults:
cmpdeci, cmpdeco

Mnemonics:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Code</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>cmpdeci</td>
<td>5A7</td>
<td>REG</td>
<td>Compare and Decrement Integer</td>
</tr>
<tr>
<td>cmpdeco</td>
<td>5A6</td>
<td>REG</td>
<td>Compare and Decrement Ordinal</td>
</tr>
</tbody>
</table>

Format:

```
cmpdec* src1, src2, dst
    reg/lit  reg/lit  reg
```

Description:

Compares the `src2` and `src1` and sets the condition code according to the results of the comparison. The `src2` is then decremented by one and the result is stored in `dst`.

The following table shows the setting of the condition code for the three possible results of the comparison.

<table>
<thead>
<tr>
<th>Condition Code</th>
<th>Comparison</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>src1 &lt; src2</td>
</tr>
<tr>
<td>010</td>
<td>src1 = src2</td>
</tr>
<tr>
<td>001</td>
<td>src1 &gt; src2</td>
</tr>
</tbody>
</table>

These instructions are intended for use in ending iterative loops. For the `cmpdeci` instruction, integer overflow is ignored to allow looping through the minimum integer values.

Action:

```
if src1 < src2 then AC.cc <- 2#100#;
elsif src1 = src2 then AC.cc <- 2#010#;
elsif src1 > src2 then AC.cc <- 2#001#;
end if;
dst <- src2 - 1;  # no overflow, ordinal arithmetic
```

Faults:
cmpinci, cmpinco

Mnemonics:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Op</th>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>cmpinci</td>
<td>5A5</td>
<td>REG</td>
<td>Compare and Increment Integer</td>
</tr>
<tr>
<td>cmpinco</td>
<td>5A4</td>
<td>REG</td>
<td>Compare and Increment Ordinal</td>
</tr>
</tbody>
</table>

Format:

\[
\text{cmpinc}^* \quad src_1, \quad src_2, \quad dst \\
\text{reg/lit} \quad \text{reg/lit} \quad \text{reg}
\]

Description:

Compares the \( src_2 \) and \( src_1 \) and sets the condition code according to the results of the comparison. The \( src_2 \) is then incremented by one and the result is stored in \( dst \).

The following table shows the setting of the condition code for the three possible results of the comparison.

<table>
<thead>
<tr>
<th>Condition Code</th>
<th>Comparison</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>( src_1 &lt; src_2 )</td>
</tr>
<tr>
<td>010</td>
<td>( src_1 = src_2 )</td>
</tr>
<tr>
<td>001</td>
<td>( src_1 &gt; src_2 )</td>
</tr>
</tbody>
</table>

These instructions are intended for use in ending iterative loops. For the \( \text{cmpinci} \) instruction, integer overflow is ignored to allow looping through the maximum integer values.

Action:

\[
\text{if } src_1 < src_2 \text{ then } \text{AC.cc} \leftarrow 2\#100\#; \]
\[
\text{elsif } src_1 = src_2 \text{ then } \text{AC.cc} \leftarrow 2\#010\#; \]
\[
\text{elsif } src_1 > src_2 \text{ then } \text{AC.cc} \leftarrow 2\#001\#; \]
\[
\text{end if; } \]
\[
dst \leftarrow src_2 + 1; \quad \# \text{ no overflow, ordinal arithmetic}
\]

Faults:
Mnemonic:
icmpm  5AA  REG  Compare Mixed

Format:
cmpm   src1, i[src2], ---
      reg    reg

Description:
Compares src1 and src2 for either access equality (point to the same object) or data equality (contain the same ordinal value) depending if both tag bits are both 1s or 0s. The condition code is set accordingly.

If both words have tag bits of 1 and both words have the same object index (bits 6 through 31), they have access equality and the condition code is set to 0102. If both words have tag bits of 0 and the words are the same, they have data equality and the condition code is also set to 0102. Otherwise, the condition code is set to 0002.

Action:
if (src1.tag = src2.tag) and
   ((src1.tag = 1 and src1.object_index = src2.object_index)
   or
   (src1.tag = 0 and src1.word = src2.word)) then
   AC.cc ← 2#010#;
else
   AC.cc ← 2#100#;
end if;

Faults:
COMPARE AND BRANCH

Mnemonics:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Code</th>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>cmpibe</td>
<td>3A</td>
<td>COBR</td>
<td>Compare Integer And Branch If Equal</td>
</tr>
<tr>
<td>cmpibne</td>
<td>3D</td>
<td>COBR</td>
<td>Compare Integer And Branch If Not Equal</td>
</tr>
<tr>
<td>cmpibl</td>
<td>3C</td>
<td>COBR</td>
<td>Compare Integer And Branch If Less</td>
</tr>
<tr>
<td>cmpible</td>
<td>3E</td>
<td>COBR</td>
<td>Compare Integer And Branch If Less Or Equal</td>
</tr>
<tr>
<td>cmpibge</td>
<td>39</td>
<td>COBR</td>
<td>Compare Integer And Branch If Greater</td>
</tr>
<tr>
<td>cmpibge</td>
<td>3B</td>
<td>COBR</td>
<td>Compare Integer And Branch If Greater Or Equal</td>
</tr>
<tr>
<td>cmpibo</td>
<td>3F</td>
<td>COBR</td>
<td>Compare Integer And Branch If Ordered</td>
</tr>
<tr>
<td>cmpibno</td>
<td>38</td>
<td>COBR</td>
<td>Compare Integer And Branch If Unordered</td>
</tr>
<tr>
<td>cmpobe</td>
<td>32</td>
<td>COBR</td>
<td>Compare Ordinal And Branch If Equal</td>
</tr>
<tr>
<td>cmpobne</td>
<td>35</td>
<td>COBR</td>
<td>Compare Ordinal And Branch If Not Equal</td>
</tr>
<tr>
<td>cmpobl</td>
<td>34</td>
<td>COBR</td>
<td>Compare Ordinal And Branch If Less</td>
</tr>
<tr>
<td>cmpoble</td>
<td>36</td>
<td>COBR</td>
<td>Compare Ordinal And Branch If Less Or Equal</td>
</tr>
<tr>
<td>cmpobg</td>
<td>31</td>
<td>COBR</td>
<td>Compare Ordinal And Branch If Greater</td>
</tr>
<tr>
<td>cmpobge</td>
<td>33</td>
<td>COBR</td>
<td>Compare Ordinal And Branch If Greater Or Equal</td>
</tr>
</tbody>
</table>

Format:

- **cmpib***: 
  - `src1`, `src2`, `targ`
  - `reg/lit reg`

- **cmpob***: 
  - `src1`, `src2`, `targ`
  - `reg/lit reg disp`

Description:

Compares the `src2` and `src1` and sets the condition code according to the results of the comparison. If the logical AND of the condition code and the mask-part of the opcode is not zero, the processor branches to the instruction specified with the `targ` operand; otherwise, the processor goes to the next instruction.

The branch target is within $-2^{12}$ and $(2^{12} - 4)$ from the current IP.

The following table shows the condition-code mask for each instruction:
<table>
<thead>
<tr>
<th>Instruction</th>
<th>Mask</th>
<th>Branch Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>cmpibno</td>
<td>000</td>
<td>Never</td>
</tr>
<tr>
<td>cmpibg</td>
<td>001</td>
<td>src1 &gt; src2</td>
</tr>
<tr>
<td>cmpibe</td>
<td>010</td>
<td>src1 = src2</td>
</tr>
<tr>
<td>cmpibge</td>
<td>011</td>
<td>src1 ≥ src2</td>
</tr>
<tr>
<td>cmpibl</td>
<td>100</td>
<td>src1 &lt; src2</td>
</tr>
<tr>
<td>cmpibne</td>
<td>101</td>
<td>src1 ≠ src2</td>
</tr>
<tr>
<td>cmpible</td>
<td>110</td>
<td>src1 ≤ src2</td>
</tr>
<tr>
<td>cmpibo</td>
<td>111</td>
<td>Always</td>
</tr>
<tr>
<td>cmpobg</td>
<td>001</td>
<td>src1 &gt; src2</td>
</tr>
<tr>
<td>cmpobe</td>
<td>010</td>
<td>src1 = src2</td>
</tr>
<tr>
<td>cmpobge</td>
<td>011</td>
<td>src1 ≥ src2</td>
</tr>
<tr>
<td>cmpobl</td>
<td>100</td>
<td>src1 &lt; src2</td>
</tr>
<tr>
<td>cmpobne</td>
<td>101</td>
<td>src1 ≠ src2</td>
</tr>
<tr>
<td>cmpoble</td>
<td>110</td>
<td>src1 ≤ src2</td>
</tr>
</tbody>
</table>

The cmpibo instruction always branches; the cmpibno instruction never branches.

The cmp* instruction followed by one of the branch-if instructions is equivalent to one of the compare-and-branch instructions. The latter method of comparing and branching produces more compact code; however, the former method can be faster because the branch instruction may not have to wait for the result of the comparison.

**Action:**

if src1 < src2 then AC.cc ← 2#100#;
elseif src1 = src2 then AC.cc ← 2#010#;
else AC.cc ← 2#001#;
end if;
if ((mask and AC.cc) ≠ 2#000#) or (mask = AC.cc) then
    # resume execution at the new IP
    IP ← IP + (displacement * 4);
else
    # resume execution at the next IP
    IP ← IP + 4;
end if;

**Faults:**

**See Also:**

BRANCH IF, cmpi
cmpor, cmporl

Mnemonics:

\[
\begin{array}{llll}
\text{cmpor} & 684 & \text{REG} & \text{Compare Ordered Real} \\
\text{cmporl} & 694 & \text{REG} & \text{Compare Ordered Long Real} \\
\end{array}
\]

Format:

\[
\text{cmpor} \quad \text{src1}, \quad \text{src2}, \quad \text{---} \\
\quad \text{freg/flit} \quad \text{freg/flit}
\]

Description:

Compares the src2 and src1 and sets the condition code according to the results of the comparison.

For the cmporl instruction, if any operand references a general register, two successive registers are used.

The following table shows the setting of the condition code for the four possible results of the comparison.

<table>
<thead>
<tr>
<th>Condition Code</th>
<th>Comparison</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>src1 &lt; src2</td>
</tr>
<tr>
<td>010</td>
<td>src1 = src2</td>
</tr>
<tr>
<td>001</td>
<td>src1 &gt; src2</td>
</tr>
<tr>
<td>000</td>
<td>if either src1 or src2 is a NaN</td>
</tr>
</tbody>
</table>

If either operand is in the NaN class, the condition code is set to 0002 and a floating invalid-operation exception is raised. The cmpor and cmporl instructions operate the same as the cmpor and cmporl instructions, except that they do not signal an exception if a NaN value is detected.

If a floating-reserved-encoding fault occurs, the condition code results are undefined.

Action:

\[
\text{if } \text{src1} < \text{src2} \text{ then AC.cc} \leftarrow 2\#100\#; \\
\text{elsif src1} = \text{src2} \text{ then AC.cc} \leftarrow 2\#010\#; \\
\text{elsif src1} > \text{src2} \text{ then AC.cc} \leftarrow 2\#001\#; \\
\text{else} \\
\quad \text{AC.cc} \leftarrow 2\#000\#; \quad \# \text{ indicates one number is a NaN} \\
\quad \text{raise floating invalid operation fault} \\
\text{end if;}
\]

Faults:

Floating Reserved Encoding
Floating Invalid Operation
Mnemonics:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Opcode</th>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>cmpr</td>
<td>685</td>
<td>REG</td>
<td>Compare Real</td>
</tr>
<tr>
<td>cmpl</td>
<td>695</td>
<td>REG</td>
<td>Compare Long Real</td>
</tr>
</tbody>
</table>

Format:

```
cmpr* src1, src2, ---
freg/flit freg/flit
```

Description:

Compares the `src2` and `src1` and sets the condition code according to the results of the comparison.

For the cmpl instruction, if any operand references a general register, two successive registers are used.

The following table shows the setting of the condition code for the four possible results of the comparison.

<table>
<thead>
<tr>
<th>Condition Code</th>
<th>Comparison</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td><code>src1 &lt; src2</code></td>
</tr>
<tr>
<td>010</td>
<td><code>src1 = src2</code></td>
</tr>
<tr>
<td>001</td>
<td><code>src1 &gt; src2</code></td>
</tr>
<tr>
<td>000</td>
<td>if either <code>src1</code> or <code>src2</code> is a NaN</td>
</tr>
</tbody>
</table>

If either operand is in the NaN class, the condition code is set to 0002, and no fault is raised. The cmpr and cmpl instructions operate the same as the cmp or cmpp instructions, except that the latter instructions raise an invalid-operand exception if a NaN value is detected.

If a floating-reserved-encoding fault occurs, the condition code results are undefined.

Action:

```
if src1 < src2 then AC.cc ← 2#100#;
elseif src1 = src2 then AC.cc ← 2#010#;
elseif src1 > src2 then AC.cc ← 2#001#;
else
    AC.cc ← 2#000#; # indicates one number is a NaN
end if;
```

Faults:

- Floating Reserved Encoding
- Floating Invalid Operation
**cmpstr**

**Mnemonic:**

```
cmpstr    603    REG    Compare String
```

**Format:**

```
cmpstr     src1,     src2,     len
           addr       addr      reg/lit
```

**Description:**

Compares two strings of equal length and sets the condition code according to the result. The `src1` and `src2` specify the addresses of the first byte in each string, and the `len` specifies the string length in bytes, from 0 to $2^{32} - 1$.

The two strings are compared in lexicographical order. The strings are compared byte-by-byte, from low address to high address, according to their ordinal value. If the byte-by-byte comparison shows that the two strings are identical, the condition code is set to $010_2$. If the byte from the `src1` string is greater than the byte from the `src2` string, the condition code is set to $001_2$. If the byte from the `src1` string is less than the byte from the `src2` string, the condition code is set to $100_2$.

**Action:**

```
AC.cc ← 2#010#;
for i in 0 .. len - 1 loop
  if byte (src1 + i) > byte (src2 + i) then
    AC.cc ← 2#001#;
    Exit;
  elsif byte (src1 + i) < byte (src2 + i) then
    AC.cc ← 2#100#;
    Exit;
  end if;
end loop;
```

**Faults:**

MEMORY_FAULT

**See Also:**

fill, movstr, movqstr
conmpi, concmpo

Mnemonics:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Opcode</th>
<th>Access</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>conmpi</td>
<td>5A3</td>
<td>REG</td>
<td>Conditional Compare Integer</td>
</tr>
<tr>
<td>concmpo</td>
<td>5A2</td>
<td>REG</td>
<td>Conditional Compare Ordinal</td>
</tr>
</tbody>
</table>

Format:

```
concmp src1, src2
  reg/lit    reg/lit
```

Description:

Compares the src2 and src1 if bit 2 of the condition code is 0. If the comparison is performed, the condition code is set according to the results of the comparison.

These instructions are provided to facilitate bounds checking by means of two-sided range comparisons (e.g., is A between B and C?). They are generally used after a compare instruction to test whether a value is inclusively between two other values.

The example below illustrates this application by testing whether the value in g3 is between the values in g5 and g6, where g5 is assumed to be less than g6. First a comparison (cmpo) of g3 and g6 is performed. If g3 is less than or equal to g6 (i.e., condition code is either 010₂ or 001), a conditional comparison (concmpo) of g3 and g5 is then performed. If g3 is greater than or equal to g5 (indicating that g3 is within the bounds of g5 and g6), the condition code is set to 010₂; otherwise, it is set to 001₂.

Action:

```
if (AC.cc and 2#100#) = 0 then
  if src1 ≤ src2 then
    AC.cc ← 2#010;
  else
    AC.cc ← 2#001;
  endif;
endif;
```

Faults:

Example:

```
cmpo g6, g3      # compares g6 and g3 and sets
                 # condition code
concmpo g5, g3   # if condition code is not
                 # 2#1xx#, g5 is compared
                 # with g3
```
condrec

Mnemonic:
condrec 646 REG Conditional Receive

Format:

condrec  port_ad,  dst
         reg       reg
         AD        AD

Description:
Attempts to receive a message from a port and sets the condition code to indicate whether the
message was received successfully or not. The port_ad contains the AD of the port.

If the message is received successfully, the AD of the message is stored in the dst, the con-
dition code is set to 010_2.

If a message is not available, the dst is undefined and the condition code is set to 000_2.

This instruction is similar to the receive instruction, except that with the receive instruction,
the process blocks and is suspended if a message is not available at the port.

Action:

if not port_ad.tag then
  raise invalid-AD fault;
elsif not port_ad.type_rights_2 then
  raise type-rights fault;
elsif object_type_off(port_ad) ≠ port_type then
  raise type-mismatch fault;
end if;

-- loop the port
loop
  port_header ← atomic_read_ad(port_ad, 0, long_word);
  if (port_header.lock_byte and 2#1#) = 2#0#) then exit end if;
  -- wait until the semaphore is unlocked
  atomic_write_va(port_ad, 0, word) ← port_header.word_0;
  delay;
end loop;

if port_header.queue_state = process or else
  (port_header.enq_mode = fifo and port_header.queue_head = 0) or
  (port_header.enq_mode = priority and port_header.queue_status = 0) then
  -- port is empty
  -- unlock the port
  port_header ← atomic_read_ad(port_ad, 0, long_word);
  port_header.lock_byte ← port_header.lock_byte and not 2#1#;
  atomic_write_va(port_ad, 0, word) ← port_header.word_0;

  -- set condition code
  AC.cc ← 2#000#;}
else
    -- there is one or more messages
    if port_header.enq_mode = fifo then
        dequeue the first message;
    else
        dequeue the first message from the highest priority non-empty queue;
    end if;

    -- unlock the port
    port_header ← atomic_read_ad(port_ad, 0, long_word);
    port_header.lock_byte ← port_header.lock_byte and not 2#1#;
    atomic_write_va(port_ad, 0, word) ← port_header.word_0;

    dst ← dequeded_message;
    AC.cc ← 2#010#
end if;

Faults:

Invalid AD
Type Rights
Type Mismatch
MEMORY FAULTS
condwait

Mnemonics:
condwait  668  REG  Conditional Wait

Format:
condwait  sem_ad
reg
AD

Description:
Attempts to wait on the semaphore and sets the condition code to indicate whether the wait was completed successfully or not. The sem_ad operand contains the AD of the semaphore.

If the queue tail is non-zero or the count is zero, the condition code is set to 000_2. Otherwise, the count is decremented by one and the condition code is set to 010_2.

This instruction is similar to the wait instruction, except that with the wait instruction, the process is suspended and enqueued on the semaphore if the semaphore queue tail is non-zero or the semaphore count is zero.

Action:
if not sem_ad.tag then
  raise invalid-AD fault;
elsif not sem_ad.type_rights_2 then
  raise type-rights fault;
end if;

sem_desc_offset ← sem_ad.objec_index * 16;
sem_desc ← atomic_read_ad(current_object_table_ad, sem_desc_offset, quad_mixed);

if sem_desc.entry_type ≠ invalid_descriptor then
  atomic_write_va(current_object_table_ad, sem_desc_offset + 4, mixed) ←
  semd_desc.word_1;
  raise invalid-descriptor fault;
elsif sem_desc.entry_type ≠ embedded_descriptor or
  sem_desc.object_type ≠ semaphore then
  atomic_write_va(current_object_table_ad, sem_desc_offset + 4, mixed) ←
  semd_desc.word_1;
  raise type-mismatch fault;
end if;

while (sem_desc.lock_byte and 2#1#) = 2#1#) loop
  -- wait until the semaphore is unlocked
  atomic_write_va(current_object_table_ad, sem_desc_offset, word) ←
  semd_desc.word_0;
  delay;
  sem_desc ← atomic_read_ad(current_object_table_ad, sem_desc_offset, long_mixed);
end loop;
if sem_desc.sem_tail ≠ 0 or else sem_desc.count = 0 then
    atomic_write_va(current_object_table_ad, sem_desc_offset, word) ← semd_desc.word_0;
    AC.cc ← 2#000#;
else
    sem_desc.sem_count ← - 1;
    atomic_write_va(current_object_table_ad, sem_desc_offset, word) ← semd_desc.word_0;
    AC.cc ← 2#010#;
end if;

Faults:

Invalid AD
Type Rights
Type Mismatch
MEMORY FAULTS
cosr, cosrl

Mnemonics:

<table>
<thead>
<tr>
<th>cosr</th>
<th>68D</th>
<th>REG</th>
<th>Cosine Real</th>
</tr>
</thead>
<tbody>
<tr>
<td>cosrl</td>
<td>69D</td>
<td>REG</td>
<td>Cosine Long Real</td>
</tr>
</tbody>
</table>

Format:

\[
\text{cosr*} \quad \begin{array}{c} \text{src}, \quad \ldots, \quad \text{dst} \\ \text{freg/flit} \quad \text{freg} \end{array}
\]

Description:

Computes the cosine of src and stores the result in dst. The src is an angle given in radians. The result is in the range -1 to +1, inclusive.

For the cosrl instruction, if any operand references a general register, two successive registers are used.

The following table shows the results obtained when taking the cosine of various classes of numbers with neither overflow nor underflow.

<table>
<thead>
<tr>
<th>Src</th>
<th>Dst</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\infty$</td>
<td>INV</td>
</tr>
<tr>
<td>$-F$</td>
<td>-1 to +1</td>
</tr>
<tr>
<td>$-0$</td>
<td>+1</td>
</tr>
<tr>
<td>$+0$</td>
<td>+1</td>
</tr>
<tr>
<td>$+F$</td>
<td>-1 to +1</td>
</tr>
<tr>
<td>$\infty$</td>
<td>INV</td>
</tr>
<tr>
<td>NaN</td>
<td>NaN</td>
</tr>
</tbody>
</table>

Notes:

F Means finite-real number.
INV Indicates floating invalid-operation exception.

The 80960MC uses a value for $\pi$ with a 66-bit mantissa. As a result, the cosine of any values never equals to 0. Refer to the section in Chapter 5 titled "Pi" for further details.

Action:

\[
dst \leftarrow \text{cosine} (\text{src});
\]

Faults:

Floating Reserved Encoding
Floating Invalid Operation when src is $\infty$.
Floating Inexact when src is not 0.
Mnemonics:
cpysre 6E2 REG Copy Sign Real Extended
cpyrsre 6E3 REG Copy Reversed Sign Real Extended

Format:
cpy* src1, src2, dst
  freg/flit freg/flit freg

Description:
Copies src1 into dst with the exception of the sign bit. For the cpysre instruction, the sign of src2 is copied to dst; for the cpyrsre instruction, the opposite of the sign of src2 is copied to dst.

If any operand references a general register, three successive registers are used.

These instructions only operate on extended-real formats. The same operations can be performed on real- and long-real values using the setbit and clearbit instructions, or a combination of the chkbit and alterbit instructions. The same technique should be used for extended-real operands if they are stored in general registers.

Action:
cpysre dst ← src1;
   dst.sign ← sign(src2);

cpyrsre dst ← src1;
   dst.sign ← not sign(src2);

Faults:
**cread**

**Mnemonic:**

```
cread 648 REG Create Access Descriptor
```

**Format:**

```
cread tdo_ad, ad_image, dst
  reg  reg  reg
```

**Description:**

Copies the AD image in `ad_image` with the tag bit set to the `dst`. The creation of ADs is under the controls of a type definition object specified by `tdo_ad`.

**Action:**

```
if tdo_ad.tag = 0 then
  raise invalid-AD faults;
elsif tdo_ad.type_rights = 1 then
  # needs creation rights
  raise type-rights fault;
elsif object_type_of(tdo_ad) s TDO then
  # must be TDO object type
  raise type-mismatch fault;
elsif super TDO bit in tdo_ad object = 0 then
  # must be super TDO
  raise type-mismatch fault;
end if;

dst ← ad_image;
dst.tag ← 1;
```

**Faults:**

- Invalid AD Faults
- Type Mismatch Fault
- Type Rights Fault
Mnemonic:

\[
\text{cvtadr} \quad 672 \quad \text{REG} \quad \text{Convert Address}
\]

Format:

\[
\text{cvtadr} \quad src, \quad ---, \quad dst \\
\text{reg/lit} \quad \text{reg}
\]

Description:

Converts the linear address in \textit{src} into a virtual address (AD plus offset). The region offset is stored in the register specified by \textit{dst}, and the region AD is stored in the next highest register.

If this instruction is executed in physical mode, the value returned is undefined.

Action:

\# \textit{src1} is an address in the processor’s current
\# linear address space.
\[dst \leftarrow \text{region offset of } src1\]
\[dst + 1 \leftarrow \text{region AD of } src1\]

Faults:
cvtilr, cvtir

Mnemonics:

- cvtir 674 REG  Convert Long Integer to Real
- cvtilr 675 REG  Convert Integer to Real

Format:

\[
\text{cvti*} \quad src, \quad ---, \quad dst \\
\text{reg/lit} \quad \text{freg}
\]

Description:

Converts the integer in \( src \) to a real and stores the result in \( dst \). For the cvtilr instruction, the \( src \) operand references the first (lowest numbered) of two successive registers.

Converting an integer to long real format requires two instructions. The integer is first converted to extended real, then the extended-real is converted to long real using the movrl instruction.

Action:

\[ dst \leftarrow \text{real} \ (src); \]

Faults:

Floating Inexact

Example:

\[
\text{# Conversion of an integer to a long real value} \\
\text{cvtir g6, fp3} \\
\text{movrl fp3, g8} \quad \text{# result stored in g8,g9}
\]
cvtri, cvtril, cvtzri, cvtzril

Mnemonics:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Opcode</th>
<th>Mode</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>cvtri</td>
<td>6C0</td>
<td>REG</td>
<td>Convert Real To Integer</td>
</tr>
<tr>
<td>cvtril</td>
<td>6C1</td>
<td>REG</td>
<td>Convert Real To Integer Long</td>
</tr>
<tr>
<td>cvtzri</td>
<td>6C2</td>
<td>REG</td>
<td>Convert Truncated Real To Integer</td>
</tr>
<tr>
<td>cvtzril</td>
<td>6C3</td>
<td>REG</td>
<td>Convert Truncated Real To Long Integer</td>
</tr>
</tbody>
</table>

Format:

```
 cvtri*   src, ---, dst
       freg/flit   reg
```

Description:

Converts the `src` to an integer and stores the result in `dst`. The conversion never raise floating inexact exception. The nontruncated versions of these instructions round according to the current rounding mode in the Arithmetic Controls. The truncated versions always round toward zero.

For the cvtril and cvtzril instructions, the `dst` operand references the first (lowest numbered) of two successive registers.

Converting a long real value to an integer requires two instructions. The long real value is first converted to extended real (always exact), then one of the convert real-to-integer instructions can be used. The example section below illustrates this conversion.

If the magnitude of the result cannot be represented in the destination, an integer-overflow fault is raised, and the maximum positive or maximum negative value is stored in the destination (depending on whether the real value was positive or negative, respectively).

Action:

```
dst ← integer (src1);
# src1 is rounded to integer value
```

Faults:

Floating Reserved Encoding
Integer Overflow

Example:

```
# Conversion of long real value to a long integer
movril g4, fp2  # convert long-real to extended-real
cvtril fp2, g12  # extended-real to long integer
```
daddc

Mnemonic:

\[
\text{daddc} \quad 642 \quad \text{REG} \quad \text{Decimal Add With Carry}
\]

Format:

\[
daddc \quad src1, \quad src2, \quad dst \\
\text{reg/lit} \quad \text{reg/lit} \quad \text{reg}
\]

Description:

Adds (in decimal) the bits 0-3 of \(src2\) and \(src1\) and bit 1 of the condition code (used here as a carry in), and stores result in bits 0-3 of \(dst\). If the decimal addition results in a decimal carry, bit 1 of the condition code is set. Bits 4-31 of \(src2\) are copied to bits 4-31 of \(dst\).

This instruction is intended to be used iteratively to add binary-coded-decimal (BCD) values in which the least-significant four bits of the operands represent the decimal numbers 0 to 9. The instruction assumes that the least significant 4 bits of both operands are valid BCD numbers. If these bits are not valid BCD numbers, the resulting value in \(dst\) is unpredictable.

Action:

\[
\# \text{Let the value of the condition code be hCx.} \\
\text{temp} \leftarrow (src2 \text{ and } 2\#1111\#) + (src1 \text{ and } 2\#1111\#) + C; \\
\text{if} \ \text{temp} > 10 \ \text{then} \\
\quad \text{temp} \leftarrow \text{temp} - 10; \\
\quad \text{AC.cc} \leftarrow 2\#010\#; \\
\text{else} \\
\quad \text{AC.cc} \leftarrow 2\#000\#; \\
\text{end if; } \\
\text{dst} \leftarrow (src2 \text{ and not } 2\#1111\#) + \text{temp};
\]

Faults:

See Also:

\text{dsbuc, dmovt}
Mnemonic:

- divi 74B REG Divide Integer
- divo 70B REG Divide Ordinal

Format:

\[
\text{div*} \quad src1, \quad src2, \quad dst \\
\quad \text{reg/lit} \quad \text{reg/lit} \quad \text{reg}
\]

Description:

Divides the src2 by the src1 and stores the result in dst.

The divi instruction can signal an integer-overflow fault.

Action:

\[
dst \leftarrow src2 / src1;
\]

Faults:

- Integer Overflow In subi, \(-2^{31} / -1\).
- Arithmetic Zero Divide When src1 is 0.
divr, divrl

Mnemonic:

<table>
<thead>
<tr>
<th>divr</th>
<th>78B</th>
<th>REG</th>
<th>Divide Real</th>
</tr>
</thead>
<tbody>
<tr>
<td>divrl</td>
<td>79B</td>
<td>REG</td>
<td>Divide Long Real</td>
</tr>
</tbody>
</table>

Format:

```
    divr*  src1,  src2,  dst
    freg/flit  freg/flit  freg
```

Description:

Divides `src2` by `src1` and stores the result in `dst`. The sign of the result is always the exclusive-OR of the source signs, even if one or more of the source values is 0 or ±∞.

For the `divrl` instruction, if any operand references a general register, two successive registers are used.

The following table shows the results obtained when dividing various classes of numbers, assuming that neither overflow nor underflow occurs.

<table>
<thead>
<tr>
<th><code>Src1</code> → <code>Src2</code></th>
<th>-∞</th>
<th>-F</th>
<th>-0</th>
<th>+0</th>
<th>+F</th>
<th>+∞</th>
<th>NaN</th>
</tr>
</thead>
<tbody>
<tr>
<td>-∞</td>
<td>INV</td>
<td>+∞</td>
<td>≈</td>
<td>≈</td>
<td>≈</td>
<td>≈</td>
<td>NaN</td>
</tr>
<tr>
<td>-F</td>
<td>+0</td>
<td>+F</td>
<td>+Z</td>
<td>-Z</td>
<td>-F</td>
<td>-0</td>
<td>NaN</td>
</tr>
<tr>
<td>-0</td>
<td>+0</td>
<td>0</td>
<td>INV</td>
<td>INV</td>
<td>-0</td>
<td>-0</td>
<td>NaN</td>
</tr>
<tr>
<td>+0</td>
<td>-0</td>
<td>-0</td>
<td>INV</td>
<td>INV</td>
<td>+0</td>
<td>+0</td>
<td>NaN</td>
</tr>
<tr>
<td>+F</td>
<td>-0</td>
<td>-F</td>
<td>-Z</td>
<td>+Z</td>
<td>+F</td>
<td>+0</td>
<td>NaN</td>
</tr>
<tr>
<td>+∞</td>
<td>INV</td>
<td>-∞</td>
<td>-∞</td>
<td>+∞</td>
<td>+∞</td>
<td>INV</td>
<td>NaN</td>
</tr>
</tbody>
</table>

| NaN | NaN | NaN | NaN | NaN | NaN | NaN |

Notes:
F Means finite-real number.
INV Indicates floating invalid-operation exception.
Z Indicates floating zero-divide exception, or ∞ when masked.

Action:

```
    dst ← src2 / src1;
```

Faults:

- Floating Zero Divide when `src1` is 0 and `src2` is finite.
- Floating Invalid Operation when `src1` and `src2` are 0.
- Floating Inexact
- Floating Overflow
- Floating Underflow
- Floating Reserved Encoding

See Also:

scaler
Mnemonic:

dmovt 644 REG Decimal Move And Test

Format:

dmovt src, ---, dst
reg/lit reg

Description:
Copies the src value into dst. If the least-significant eight bits of src are between 00110000₂ (ASCII 0) and 0011001₁₂ (ASCII 9), the condition code is set to 000₂ for valid ASCII decimal; otherwise, it is set to 010₂.

This instruction can be used iteratively to validate decimal strings.

Action:

dst ← src;
temp ← bits 0-7 of src;
if (temp ≥ 2#0011000#) and (temp ≤ 2#0011001#) then
  AC.cc ← 2#000#;
else
  AC.cc ← 2#010#;
end if;

Faults:

See Also:

daddc, dsvec
dsubc

Mnemonic:

\[
\begin{array}{ccc}
\text{dsubc} & 643 & \text{REG} \\
\text{Mnemonic:} & \text{DECIMAL SUBTRACT WITH CARRY} \\
\end{array}
\]

Format:

\[
\begin{array}{ccc}
\text{dsubc} & \text{src1, src2, dst} \\
\text{REG/lit} & \text{REG/lit} & \text{REG} \\
\end{array}
\]

Description:

Subtracts (in decimal) the bits 0-3 of src1 and (1 - carry) from the bits 0-3 of src1, and stores the result in bits 0-3 of dst. Bit 1 of the condition code is used as the carry bit, which is the complement of the borrow bit. If the (decimal) subtraction results in a carry (or no borrow), bit 1 of the condition code is set. Bits 0 and 2 of the condition code are set to zeros. Bits 4-31 of src are copied to bits 4-31 of the dst.

This instruction is intended to be used iteratively to subtract binary-coded-decimal (BCD) values in which the least-significant four bits of the operands represent the decimal numbers 0 to 9. The instruction assumes that the least significant 4 bits of both operands are valid BCD numbers. If these bits are not valid BCD numbers, the resulting value in dst is unpredictable.

Action:

\[
\begin{align*}
&\text{# Let the value of the condition code be xCx.} \\
&\text{temp} \leftarrow (\text{src2 and 2#1111#}) - (\text{src1 and 2#1111#}) - (1 - C); \\
&\text{if temp < 0 then} \\
&\quad \text{temp} \leftarrow \text{temp + 10}; \\
&\quad \text{AC.cc} \leftarrow 2#0000#; \\
&\text{else} \\
&\quad \text{AC.cc} \leftarrow 2#0100#; \\
&\quad \text{end if;} \\
&\text{dst} \leftarrow (\text{src2 and not 2#1111#}) + \text{temp};
\end{align*}
\]

Faults:

See Also:

\[
\begin{array}{l}
\text{daddc, dmovt}
\end{array}
\]
Mnemonic:

```
ediv  671  REG  Extended Divide
```

Format:

```
ediv  src1,  src2,  dst
reg/lit  reg/lit  reg
```

Description:

Divides src2 by src1 and stores the quotient and remainder in dst. This instruction performs ordinal arithmetic. The src2 is a long ordinal (i.e., 64 bits), which is contained in two adjacent registers. The src2 operand specifies the lower numbered register, which contains the least significant bits of the operand. The src2 operand must be an even numbered register. The src1 is a normal ordinal (i.e., 32 bits).

The remainder is stored in the register designated by dst and the quotient is stored in the next highest numbered register. The dst operand must be an even numbered register.

If this operation overflows, the quotient does not fit in 32-bits, no fault is raised and the result is undefined.

Action:

```
dst.lower ← (src2 - (src2 / src1)) * src1; # remainder
dst.upper ← (src2 / src1); # quotient
```

Faults:

Arithmetic Integer Divide

See Also:

emul
emul

Mnemonic:

\[
\begin{array}{cccc}
\text{emul} & 670 & \text{REG} & \text{Extended Multiply} \\
\end{array}
\]

Format:

\[
\begin{array}{ccc}
\text{emul} & \text{src1,} & \text{src2,} \\
\text{reg/lit} & \text{reg/lit} & \text{dst} \\
\end{array}
\]

Description:

Multiplies \text{src2} by \text{src1} and stores the result in \text{dst}. This instruction performs ordinal arithmetic. The result is a long ordinal (i.e., 64 bits), which is stored in two adjacent registers. The \text{dst} operand specifies the lower numbered register, which receives the least significant bits of the result. The \text{dst} operand must be an even numbered register.

Action:

\[
\begin{align*}
dst.\text{lower} & \leftarrow (\text{src1} \times \text{src2}) \mod 2^{32}; \\
dst.\text{upper} & \leftarrow (\text{src} \times \text{src2})/\mod 2^{32}; \\
\end{align*}
\]

Faults:

See Also:

\text{ediv}
expr, exprl

Mnemonic:

<table>
<thead>
<tr>
<th></th>
<th>689</th>
<th>REG</th>
<th>Exponent Real</th>
</tr>
</thead>
<tbody>
<tr>
<td>expr</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>exprl</td>
<td>699</td>
<td>REG</td>
<td>Exponent Long Real</td>
</tr>
</tbody>
</table>

Format:

\[
\text{exp* } \quad \text{src, ---, dst} \\
\text{freg/flit} \quad \quad \quad \text{freg}
\]

Description:

Computes 2 to the power of the src, then minus 1, and stores the result in dst. The src value must be within the range of -0.5 to +0.5, inclusive. If the src value is outside this range, the result is undefined.

For the exprl instruction, if any operand references a general register, two successive registers are used.

The following table shows the results obtained when computing the exponent of various classes of numbers.

<table>
<thead>
<tr>
<th>Src</th>
<th>Dst</th>
</tr>
</thead>
<tbody>
<tr>
<td>-0.5</td>
<td>-1.0 to -0</td>
</tr>
<tr>
<td>-0</td>
<td>0</td>
</tr>
<tr>
<td>+0</td>
<td>+0</td>
</tr>
<tr>
<td>+0 to 0.5</td>
<td>+0 to √2 - 1</td>
</tr>
</tbody>
</table>

Notes:

*** Results are unpredictable.

Action:

\[
dst \leftarrow (2^{\text{src}}) - 1;
\]

Faults:

- Floating Reserved Encoding
- Floating Underflow
- Floating Invalid Operation
- Floating Inexact

Example:

```bash
# y = 2^x  (y and x in g0)
# uses identity
# 2^x = 2^(I+f)
#   = 2^I * ((2^f - 1)+1)
# where: I integer, -0.5 <= f <= +0.5
# assumes round-to-nearest
# does not handle infinities or NaNs
_pow2x:
    roundr g0,fp0       # I in fp0
    subr      fp0,g0,g0  # f in g0
```

Instruction Reference 18-63
<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Arguments</th>
</tr>
</thead>
<tbody>
<tr>
<td>expr</td>
<td>g0, g0</td>
<td></td>
</tr>
<tr>
<td>addr</td>
<td>0f1.0, g0, g0</td>
<td></td>
</tr>
<tr>
<td>cvtri</td>
<td>fp0, g1</td>
<td></td>
</tr>
<tr>
<td>scaler</td>
<td>g1, fp0, g0</td>
<td></td>
</tr>
</tbody>
</table>

**See Also:**

scaler, logr
Mnemonic:

extract 651 REG Extract

Format:

extract bitpos, len, src/dst
reg/lit reg/lit reg

Description:

Shifts src/dst right by bitpos with zero fills, and copies the least-significant len bits to src/dst.

Action:

\[ src/dst \leftarrow (src/dst / 2^{(bitpos \mod 32)}) \text{ and } (2^{len} - 1); \]

Faults:
FAULT IF

Mnemonic:

<table>
<thead>
<tr>
<th>Fault Character</th>
<th>Mask</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>faulte</td>
<td>1A</td>
<td>Fault If Equal</td>
</tr>
<tr>
<td>faultne</td>
<td>1D</td>
<td>Fault If Not Equal</td>
</tr>
<tr>
<td>faultl</td>
<td>1C</td>
<td>Fault If Less</td>
</tr>
<tr>
<td>faultle</td>
<td>1E</td>
<td>Fault If Less Or Equal</td>
</tr>
<tr>
<td>faultg</td>
<td>19</td>
<td>Fault If Greater</td>
</tr>
<tr>
<td>faultge</td>
<td>1B</td>
<td>Fault If Greater Or Equal</td>
</tr>
<tr>
<td>faulto</td>
<td>1F</td>
<td>Fault If Ordered</td>
</tr>
<tr>
<td>faultno</td>
<td>18</td>
<td>Fault If Unordered</td>
</tr>
</tbody>
</table>

Format:

`fault*`

Description:

Raised a constraint-range fault if the logical AND of the condition code and the mask-part of the opcode is not zero, or if the condition code equals the mask-part of the opcode.

The following table shows the condition-code mask for each instruction:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Mask</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>faultno</td>
<td>000</td>
<td>Unordered</td>
</tr>
<tr>
<td>faultg</td>
<td>001</td>
<td>Greater</td>
</tr>
<tr>
<td>faulte</td>
<td>010</td>
<td>Equal</td>
</tr>
<tr>
<td>faultge</td>
<td>011</td>
<td>Greater or equal</td>
</tr>
<tr>
<td>faultl</td>
<td>100</td>
<td>Less</td>
</tr>
<tr>
<td>faultne</td>
<td>101</td>
<td>Not equal</td>
</tr>
<tr>
<td>faultle</td>
<td>110</td>
<td>Less or equal</td>
</tr>
<tr>
<td>faulto</td>
<td>111</td>
<td>Ordered</td>
</tr>
</tbody>
</table>

Action:

if ((mask and AC.cc) ≠ 2#000#) or (mask = AC.cc) then
   raise constraint-range fault;
end if;

Faults:

Constraint Range
Mnemonic:

fill 617 REG Fill String

Format:

fill dst value len
addr reg/lit reg/lit

Description:

Fills a string in memory with repeated copies of the word given in `value`. The `dst` operand specifies the address of the first byte of the string, and the `len` operand specifies the length of the string in bytes.

Action:

```plaintext
for i in 0..(len/4) - 1 loop
    word (dst + i) ← value;
end loop;
```
```plaintext
  case len rem 4 is
    when 0 => null;
    when 1 => byte (dst + len - 1) ← value;
    when 2 => halfword(dst + len - 2) ← value;
    when 3 => halfword(dst + len - 3) ← value;
    byte (dst + len - 1) ← value/65536;
end case;
```

Faults:

MEMORY_FAULT
flushreg

Mnemonic:
flushreg 66D REG Flush Local Registers

Format:
flushreg

Description:
Copies the contents of all the cached local-register sets, with the exception of the current one, into their associated register-save areas in the procedure stack. All the non-current local-register sets are marked invalid. This allows software to examine the contents of previous frames, and forces a return instruction to load the previous frame from memory. It is possible to perform non-local returns if the current L0 or the RIP of a previous frame is modified.

Action:
Each register set except the current set is flushed to its associated stack frame in memory and marked invalid, meaning that they will be reloaded from memory if and when they become the current local register set.

Faults:
Mnemonic:

```
fmark 66C REG Force Mark
```

Format:

```
fmark
```

Description:
Generates a breakpoint trace-event, regardless of the breakpoint trace mode.

The *fmark* instruction differs from *mark* where the breakpoint trace mode must be enabled. For more information on trace-fault generation, refer to Chapter 10.

Action:

```
if process_controls.trace_enable then
    raise breakpoint-trace fault;
end if;
```

Faults:

```
Breakpoint Trace
```

---

*Instruction Reference*
inspacce

Mnemonic:

```
inspacce       613     REG     Inspect Access
```

Format:

```
inspacce    src_addr,    ---,    dst
reg          reg
addr
```

Description:

Loads the effective page representation rights of the byte specified by src_addr in dst. The src_addr is an address contained in register(s).

The page representation rights are contained in a two-bit field (bits 1 and 2) in the page table entry for the page that contains the selected byte. This field is loaded into bits 0 and 1 of the dst.

Action:

- If the reference is via an invalid descriptor, raises an invalid-descriptor fault.
- If the offset is greater than the length of the segment, raises a object-length fault.
- If the object is a simple object, returns 2#11#.
- Otherwise, returns the effective page-representation rights of the access path in bits 0 and 1 of the dst operand.

Faults:

Invalid Descriptor, Object Length
Mnemonic:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Code</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ld</td>
<td>90</td>
<td>MEM</td>
<td>Load</td>
</tr>
<tr>
<td>ldob</td>
<td>80</td>
<td>MEM</td>
<td>Load Ordinal Byte</td>
</tr>
<tr>
<td>ldos</td>
<td>88</td>
<td>MEM</td>
<td>Load Ordinal Short</td>
</tr>
<tr>
<td>ldib</td>
<td>C0</td>
<td>MEM</td>
<td>Load Integer Byte</td>
</tr>
<tr>
<td>ldis</td>
<td>C8</td>
<td>MEM</td>
<td>Load Integer Short</td>
</tr>
<tr>
<td>ldl</td>
<td>98</td>
<td>MEM</td>
<td>Load Long</td>
</tr>
<tr>
<td>ldt</td>
<td>A0</td>
<td>MEM</td>
<td>Load Triple</td>
</tr>
<tr>
<td>ldq</td>
<td>B0</td>
<td>MEM</td>
<td>Load Quad</td>
</tr>
</tbody>
</table>

Format:

\[
\text{ld} \quad \text{src}, \quad \text{dst} \\
\text{mem} \quad \text{reg}
\]

Description:

Copies a byte or string of bytes from memory into a register or group of successive registers. The src operand specifies the address of the first byte to be loaded. The full range of linear addressing modes may be used in specifying src. (Refer to Section 17.5 for the different addressing modes.)

The dst operand specifies a register or the first (lowest numbered) register of successive registers.

The ldob and ldib, and ldos and ldis instructions load a byte and half word, respectively, and convert it to a full 32-bit word. The ld, ldl, ldt, and ldq instructions copy 4, 8, 12, and 16 bytes, respectively, from memory into successive registers.

For the ldt instruction, dst must specify an even numbered register (e.g., g0, g2, ..., g12). For the ldt and ldq instructions, dst must specify a register number that is a multiple of four (e.g., g0, g4, g8). If the data extends beyond register g15 or r15 for the ldl, ldt, or ldq instruction, the results are unpredictable.

Action:

\[
dst \leftarrow \text{memory (src)};
\]

Faults:

MEMORY FAULTS
Idm

Mnemonics:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Op</th>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Idm</td>
<td>D0</td>
<td>MEM</td>
<td>Load Mixed</td>
</tr>
<tr>
<td>Idml</td>
<td>D8</td>
<td>MEM</td>
<td>Load Mixed Long</td>
</tr>
<tr>
<td>Idmq</td>
<td>F0</td>
<td>MEM</td>
<td>Load Mixed Quad</td>
</tr>
</tbody>
</table>

Format:

```
Idm*     \_ src, \_ dst
mem      \_ reg
```

Description:

Loads `src`, including the tag bits, into `dst`. The `src` operand is a memory type, which allows the full range of linear addressing modes to be used to specify the word or words in memory to be loaded. (Refer to Section 17.5 for the different addressing modes.)

If multiple words are loaded, they are placed in adjacent registers. Here, the `dst` operand specifies the lowest numbered register, which receives the word from the address specified with `src`.

Action:

```
dst ← read (src);
```

Faults:

MEMORY FAULTS
LOAD VIRTUAL

Mnemonic:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Code</th>
<th>Class</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ldv</td>
<td>91</td>
<td>MEM</td>
<td>Load Virtual</td>
</tr>
<tr>
<td>ldvib</td>
<td>C1</td>
<td>MEM</td>
<td>Load Virtual Integer Byte</td>
</tr>
<tr>
<td>ldvis</td>
<td>C9</td>
<td>MEM</td>
<td>Load Virtual Integer Short</td>
</tr>
<tr>
<td>ldvob</td>
<td>81</td>
<td>MEM</td>
<td>Load Virtual Ordinal Byte</td>
</tr>
<tr>
<td>ldvos</td>
<td>89</td>
<td>MEM</td>
<td>Load Virtual Ordinal Short</td>
</tr>
<tr>
<td>ldvl</td>
<td>99</td>
<td>MEM</td>
<td>Load Virtual Long</td>
</tr>
<tr>
<td>ldvt</td>
<td>A1</td>
<td>MEM</td>
<td>Load Virtual Triple</td>
</tr>
<tr>
<td>ldvq</td>
<td>B1</td>
<td>MEM</td>
<td>Load Virtual Quad</td>
</tr>
</tbody>
</table>

Format:

ldv* src, dst
    mem    reg

Description:

Copies a byte or string of bytes from memory into a register or group of successive registers, with tag bits ignored. The src operand specifies the virtual address of the first byte to be loaded. The full range of virtual addressing modes may be used in specifying src. (Refer to Section 17.5 for the different addressing modes.)

The dst operand specifies a register or the first (lowest numbered) register of successive registers.

The ldvob and ldvib, and ldvos and ldvis instructions load a byte and half word, respectively, and convert it to a full 32-bit word. The ldv, ldvl, ldvt, and ldvq instructions copy 4, 8, 16, and 32 bytes, respectively, from memory into successive registers.

Action:

dst ← memory (src);

Faults:

MEMORY FAULTS
ldvm

Mnemonics:

<table>
<thead>
<tr>
<th>mnemonic</th>
<th>type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ldvm</td>
<td>D1</td>
<td>MEM Load Virtual Mixed</td>
</tr>
<tr>
<td>ldvmi</td>
<td>D9</td>
<td>MEM Load Virtual Mixed Long</td>
</tr>
<tr>
<td>ldvmq</td>
<td>F1</td>
<td>MEM Load Virtual Mixed Quad</td>
</tr>
</tbody>
</table>

Format:

ldvm* src, dst
      mem  reg

Description:

Loads src, including the tag bits, into dst. The src operand is a memory type, which allows the full range of virtual addressing modes to be used to specify the word or words in memory to be loaded. (Refer to Section 17.5 for the different addressing modes.)

If multiple words are loaded, they are placed in adjacent registers. Here, the dst operand specifies the lowest numbered register, which receives the word from the address specified with src.

Action:

dst ← read (src);

Faults:

MEMORY FAULTS
**Mnemonic:**

| lda | 8C | MEM | Load Address |

**Format:**

| lda | src | dst |
|     | mem | reg |
|     | efa |

**Description:**

Computes the effective address specified with src and stores it in dst. (Refer to Section 17.5 for the different addressing modes.) The src address is not checked for validity.

An important application of this instruction is to load a constant longer than 5 bits into a register. (To load a register with a constant of 5 bits or less, the move instruction (mov) can be used with a literal as the src operand.)

**Action:**

\[ dst \leftarrow \text{effective_address(src)}; \]

**Faults:**

**Example:**

```
lda 58 (g9), g1  # Computes the effective
                # address specified with
                # 58 (g9) and stores it in g1

lda 0x749, r8    # loads the constant 16#749#
                # in r8
```
**ldscp**

**Mnemonic:**

| ldscp | 657 | REG | Load Control Stack Pointer |

**Format:**

```
ldscp    ---,    ---,   dst
         reg
```

**Description:**

Loads the control stack pointer of the current process into *dst*. The control stack pointer in the environment is not kept up to date when the process is running.

**Action:**

\[ dst \leftarrow \text{current control stack pointer} \]

**Faults:**
Mnemonic:

Idglobals  64A  REG  Load From Process Globals

Format:

Idglobals  offset,  ---,  dst
reg/lit     reg        reg

Description:

Loads a word from the process-globals object into dst. The offset specifies the offset of the word in the process-globals object. The AD of the process-globals object is specified in the process object for the current process.

Action:

\[ dst \leftarrow \text{read (src)} \]

Faults:
Idphy

Mnemonic:

\[
\text{Idphy} \quad 614 \quad \text{REG} \quad \text{Load Physical Address}
\]

Format:

\[
\text{Idphy} \quad src, \quad ---, \quad dst \\
\text{reg} \quad \text{reg} \\
\text{addr} \quad 
\]

Description:

Translates the linear or virtual address in \( src \) into the corresponding physical address and stores the result in \( dst \). This instruction is provided to convert linear or virtual addresses into physical addresses.

Action:

\[ dst \leftarrow \text{physical address (src)} \]

Faults:

MEMORY FAULT
Mnemonic:
Idtime  673  REG  Load Process Time

Format:
Idtime  ---,  ---,  dst
           reg

Description:
Stores the elapsed execution time (in units of ticks) of the current process up until the time of
evaluation of this instruction in dst. The elapsed time is computed by subtracting the execution
time (ET) from the residual time slice (RTS). Both of these values are cached in the processor.

Action:
\[ dst \leftarrow \text{execution\_time} - \text{residual\_time\_slice}; \]

Faults:
Mnemonic:

\[
\text{lntypdef} \quad 649 \quad \text{REG} \quad \text{Load Type Definition}
\]

Format:

\[
\text{lntypdef} \quad src, \quad ---, \quad dst \\
\quad \text{reg} \quad \text{reg}
\]

Description:
Stores the type definition object AD associated with the \text{src} object in \text{dst}.

Action:

\[
\begin{align*}
\text{if} \ src.tag &= 0 \ \text{then} \\
\quad &\text{raise invalid-AD fault;} \\
\text{elsif} \ \text{OTE}_\text{of}(src).entry\_type \text{is embedded or invalid type and} \\
\quad &\text{OTE}_\text{of}(src).use\_default\_t\text{do then} \\
\quad &\quad \text{# use default TDO} \\
\quad &\quad dst \leftarrow \text{AD of default TDO} \\
\text{else} \\
\quad &\quad \text{# use the TDO ad in the OTE} \\
\quad &\quad dst \leftarrow \text{OTE}_\text{of}(src).TDO; \\
\text{endif}
\end{align*}
\]

Faults:

Invalid AD Fault

MEMORY FAULTS
logbnr, logbnrl

Mnemonic:

<table>
<thead>
<tr>
<th>Operation</th>
<th>Code</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>logbnr</td>
<td>68A</td>
<td>REG</td>
<td>Log Binary Real</td>
</tr>
<tr>
<td>logbnrl</td>
<td>69A</td>
<td>REG</td>
<td>Log Binary Long Real</td>
</tr>
</tbody>
</table>

Format:

```
logbnr* src, ---, dst
freg/flit freg
```

Description:

Computes the \( \log_2 src \) and stores the integral part of this value as a real number in \( dst \). The result of this operation is the unbiased exponent of the number. When the \( src \) is a denormalized number, the number is first normalized before the unbiased exponent is stored in \( dst \).

This instruction implements the IEEE recommended function \( \log b \). It is useful for calculating the order of magnitude of a number. If the fractional part of \( \log_2 src \) is needed, use the logr or logrl instruction.

For the logbnrl instruction, if any operand references a general register, two successive registers are used.

The following table shows the results obtained when taking the log binary of various classes of numbers, assuming that neither overflow nor underflow occurs.

<table>
<thead>
<tr>
<th>Src</th>
<th>Dst</th>
</tr>
</thead>
<tbody>
<tr>
<td>-∞</td>
<td>±∞</td>
</tr>
<tr>
<td>-F</td>
<td>±F</td>
</tr>
<tr>
<td>-0</td>
<td>Z</td>
</tr>
<tr>
<td>+0</td>
<td>Z</td>
</tr>
<tr>
<td>+F</td>
<td>±F</td>
</tr>
<tr>
<td>±∞</td>
<td>±∞</td>
</tr>
<tr>
<td>NaN</td>
<td>NaN</td>
</tr>
</tbody>
</table>

Notes:
F Means finite-real number.
Z Indicates floating zero-divide exception, or ±∞ when masked.

Action:

\[
dst \leftarrow \text{truncateto_integral} \left( \log_2 src \right);
# return the integral part of \( \log_2 src \)
\]

Faults:

Floating Reserved Encoding
Floating Invalid Operation
Floating Zero Divide when \( src \) is 0.
**logepr, logeprl**

**Mnemonic:**

<table>
<thead>
<tr>
<th>logepr</th>
<th>681</th>
<th>REG</th>
<th>Log Epsilon Real</th>
</tr>
</thead>
<tbody>
<tr>
<td>logeprl</td>
<td>691</td>
<td>REG</td>
<td>Log Epsilon Long Real</td>
</tr>
</tbody>
</table>

**Format:**

\[
\text{logepr} \quad \text{src1}, \quad \text{src2}, \quad \text{dst} \\
\text{freg/flit} \quad \text{freg/flit} \quad \text{freg}
\]

**Description:**

Computes \((\text{src2} \times \log_2(\text{src1} + 1))\), and stores the result in \(\text{dst}\). The range of \(\text{src1}\) is restricted to the following:

\[1/\sqrt{2} \leq \text{src1} + 1 \leq \sqrt{2}\]

For the logeprl instruction, if any operand references a general register, two successive registers are used.

The following table shows the results obtained when taking the log epsilon of various classes of numbers, assuming that neither overflow nor underflow occurs.

<table>
<thead>
<tr>
<th>Src1 →</th>
<th>(1/\sqrt{2})-1 to 0</th>
<th>-0</th>
<th>+0</th>
<th>+0 to 1-2</th>
<th>NaN</th>
</tr>
</thead>
<tbody>
<tr>
<td>-∞</td>
<td>-∞</td>
<td>-∞</td>
<td>-∞</td>
<td>-∞</td>
<td>NaN</td>
</tr>
<tr>
<td>-F</td>
<td>+F</td>
<td>+0</td>
<td>-0</td>
<td>-F</td>
<td>NaN</td>
</tr>
<tr>
<td>0</td>
<td>+0</td>
<td>+0</td>
<td>-0</td>
<td>-0</td>
<td>NaN</td>
</tr>
<tr>
<td>+0</td>
<td>-0</td>
<td>-0</td>
<td>+0</td>
<td>+0</td>
<td>NaN</td>
</tr>
<tr>
<td>+F</td>
<td>-F</td>
<td>-0</td>
<td>+0</td>
<td>+F</td>
<td>NaN</td>
</tr>
<tr>
<td>±∞</td>
<td>±∞</td>
<td>INV</td>
<td>INV</td>
<td>±∞</td>
<td>NaN</td>
</tr>
</tbody>
</table>

| NaN    | NaN                  | NaN| NaN| NaN       | NaN |

**Notes:**

- F Means finite-real number.
- INV Indicates floating invalid-operation exception.

This instruction offers optimal accuracy when \(\text{src1} + 1\) is close to 1, or \(\text{src1}\) is close to 0. This is commonly found in compound interest and annuity calculations. When the \(\text{src1}\) operand is outside the specified range, the logpr or logprl instruction can be used with very insignificant loss of accuracy.

This instruction can be used to implement logarithm of a different base with the following identity:

\[
\log_n m = \log_2 2 \times \log_2 m
\]

**Action:**

\[
\text{dst} \leftarrow \text{src2} \times \log_2(\text{src1} + 1);
\]
Faults:

- Floating Reserved Encoding
- Floating Overflow
- Floating Underflow
- Floating Invalid Operation
  
  when $src_1$ is 0 and $src_2$ is $\infty$.

  when $src_1$ falls outside the range defined above.

- Floating Inexact
logr, logrl

Mnemonic:

<table>
<thead>
<tr>
<th></th>
<th>logr</th>
<th>logrl</th>
</tr>
</thead>
<tbody>
<tr>
<td>682</td>
<td>REG</td>
<td>Log Real</td>
</tr>
<tr>
<td>692</td>
<td>REG</td>
<td>Log Long Real</td>
</tr>
</tbody>
</table>

Format:

\[
\text{logr* } s\text{rc1}, \quad s\text{rc2}, \quad dst \\
\text{freg/flit } \quad \text{freg/flit } \quad \text{freg}
\]

Description:

Computes \((s\text{rc2} \times \log_2 (s\text{rc1}))\), and stores the result in \(dst\).

For the \text{logrl} instruction, if any operand references a general register, two successive registers are used.

The following table shows the results obtained when taking the log of various classes of numbers, assuming that neither overflow nor underflow occurs.

<table>
<thead>
<tr>
<th>Src1 \rightarrow Src2 \downarrow</th>
<th>-∞</th>
<th>-F</th>
<th>-0</th>
<th>+0</th>
<th>+F</th>
<th>±∞</th>
<th>NaN</th>
</tr>
</thead>
<tbody>
<tr>
<td>-∞</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>±∞</td>
<td>-∞</td>
<td>NaN</td>
</tr>
<tr>
<td>-F</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>+F</td>
<td>-∞</td>
<td>NaN</td>
</tr>
<tr>
<td>-0</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>±0</td>
<td>*</td>
<td>NaN</td>
</tr>
<tr>
<td>+0</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>+0</td>
<td>*</td>
<td>NaN</td>
</tr>
<tr>
<td>+F</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>±F</td>
<td>±∞</td>
<td>NaN</td>
</tr>
<tr>
<td>±∞</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>±F</td>
<td>±∞</td>
<td>NaN</td>
</tr>
<tr>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
</tr>
</tbody>
</table>

Notes:

- "F" means finite-real number.
- "*" indicates floating invalid-operation exception.
- "**" indicates floating zero-divide exception.

If \(s\text{rc1}\) is very close to 1, the result may suffer significant loss of precision. In such case, use the logepr or logeprl instruction.

These instructions can be used to implement logarithm of a different base with the following identity:

\[
\log_n m = \log_2 m \times \log_2 n
\]

Action:

\[
dst \leftarrow s\text{rc2} \times \log_2 (s\text{rc1});
\]

Faults:

Floating Reserved Encoding
Floating Overflow
Floating Underflow
Floating Zero Divide
when src1 is 0 and src2 is finite.
when src1 is less than 0.
when src1 and src2 are 0.
when src1 is 1 and src2 is \( \infty \).
when src1 is \( \infty \) and src2 is 0.
always

Floating Invalid Operation

Floating Inexact
mark

Mnemonic:
mark 66B REG Mark

Format:
mark

Description:
Generates a breakpoint trace event if the breakpoint trace mode is enabled. The breakpoint trace mode is enabled if the trace-enable bit (bit 0) of the process controls and the breakpoint-trace mode bit (bit 7) of the trace controls have been set.

The mark instruction differs from fmark where the breakpoint trace mode is ignored. For more information on trace-fault generation, refer to Chapter 11.

Action:
if process_controls.trace_enable and trace_controls.breakpoint_trace_mode then
  raise breakpoint-trace fault;
end if;

Faults:
Breakpoint Trace
Mnemonic:
modac  645  REG  Modify AC

Format:
modac  mask,  src,  dst
reg/lit  reg/lit  reg

Description:
Reads and modifies the arithmetic controls for the current process. The src contains new value for the arithmetic controls and the mask specifies the bits that may be changed. Only the bits set in mask are modified in the arithmetic controls. The initial arithmetic controls is copied into dst.

Action:
temp ← AC
AC ← (src and mask) or (AC and not mask);
dst ← temp;

Faults:
modi

Mnemonic:

| modi      | 749 | REG | Modulo Integer |

Format:

modi \( \text{src1}, \text{src2}, \text{dst} \)
\( \text{reg/lit} \quad \text{reg/lit} \quad \text{reg} \)

Description:
Divides \( \text{src2} \) by \( \text{src1} \), where both are integers, and stores the modulo remainder of the result in \( \text{dst} \). The sign of the result (if nonzero) is the same as the sign of \( \text{src1} \). The result is between 0 (inclusive) and \( \text{src1} \) (exclusive).

Action:

\[
\text{tmp} \leftarrow \text{src2} - \left(\frac{\text{src2}}{\text{src1}}\right) \times \text{src1}; \\
\text{if} \ (\text{src2} \times \text{src1} < 0) \text{ and } (\text{tmp} \neq 0) \text{ then} \\
\quad \text{then } \text{tmp} \leftarrow \text{tmp} + \text{src1}; \\
\text{end if;}
\]
\[
\text{dst} \leftarrow \text{tmp};
\]

Faults:

Arithmetic Zero Divide
Mnemonic:

modify 650 REG Modify

Format:

modify mask, src, src/dst
reg/lit reg/lit reg

Description:

Modifies selected bits in src/dst with bits from src. The mask selects the bits to be modified: only the bits set in the mask are modified in src/dst.

Action:

src/dst ← (src and mask) or (src/dst and not (mask));

Faults:
modpc

Mnemonic:

| modpc 655 | REG | Modify Process Controls |

Format:

| modpc  | prcs_ad,  | mask,  | src/dst |
|        | reg/lit,  | reg/lit | reg     |
| AD     |           |         |         |

Description:

Reads and modifies the process controls for the current process. The processor changes its internally cached process controls as specified with mask and src/dst. The src/dst contains the new process controls and the mask operand specifies the bits that may be changed. Only the bits set in the mask are modified in the process controls. Once the process controls have been changed, their initial value is copied into src/dst. The prcs_ad points to the current process AD.

The prcs_ad must match the current process AD, or the processor must be in the supervisor mode to modify the process controls. If the mask operand is set to 0, the modpc returns the process controls, without modifying the process controls.

If the priority of the current process being lowered, pending interrupts are checked.

Changing the state, resume, internal state, and trace enable fields of the process controls can lead to unpredictable behavior, as described in Section 15.5.

Action:

```
if mask ≠ 0 or process_controls.execution_mode ≠ supervisor then
  if prcs_ad ≠ current_process_ad then
    raise type-mismatch fault;
  end if;
  if not prcs_ad.type_rights .3 then
    raise type-rights fault;
  end if;
end if

temp ← process.process_controls;
process_controls ← (src/dst and mask) or (process_controls and not (mask));
src/dst ← temp;

if temp.priority > process_controls.priority then
  check_pending_interrupts;
end if;
```

Faults:

Type Mismatch
modtc

Mnemonic:

| modtc | 654 | REG | Modify Trace Controls |

Format:

```
modtc    mask,    new_tc,    dst
reg/lit  reg/lit  reg
```

Description:

Reads and modifies the trace controls for the current process. The processor changes trace controls as specified with `mask` and `new_tc`. The `new_tc` contains the new trace controls and the `mask` specifies the bits that may be changed. Only the bits set in the mask are modified in the trace controls. Once the trace controls have been changed, their initial trace controls is copied into `dst`.

Since bits 8-15 and 24-31 of the trace-controls are reserved, the `mask` operand is ANDed with 00FF00FF\textsubscript{16} to insure that these bits are not set in the mask.

The changed trace controls take effect on the first non-branching instruction fetched from memory. Since instructions are prefetched four at a time, the trace controls may not take effect for up to the next four instructions executed.

For more information on the trace controls, refer to Chapters 11.

Action:

```
temp ← trace_controls;
temp1 ← 16#00FF00FF# and mask;
trace_controls ← (new_tc and temp1) or (trace_controls and not temp1);
dst ← temp;
```

Faults:
MOVE

Mnemonic:

\[
\begin{array}{llll}
\text{mov} & \text{SCC} & \text{REG} & \text{Move} \\
\text{movl} & \text{SQC} & \text{REG} & \text{Move Long} \\
\text{movt} & \text{SEC} & \text{REG} & \text{Move Triple} \\
\text{movq} & \text{SFC} & \text{REG} & \text{Move Quad}
\end{array}
\]

Format:

\[
\text{mov}^* \quad \text{src}, \quad \text{dst} \\
\text{reg/lit} \quad \text{reg}
\]

Description:

Copies the content of one or more source registers (specified with the src operand) to one or more destination registers (specified with the dst operand).

For the movl, movt, and movq instructions, the src and dst operands specify the first (lowest numbered) register of several successive registers.

When the src and dst operands overlap, the value moved is unpredictable.

Action:

\[
\text{dst} \leftarrow \text{src};
\]

Faults:
**Move Mixed**

**Mnemonic:**

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Op2</th>
<th>Op1</th>
<th>Mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>movm</td>
<td>5CD</td>
<td>REG</td>
<td>Move Mixed</td>
<td></td>
</tr>
<tr>
<td>movml</td>
<td>5DD</td>
<td>REG</td>
<td>Move Mixed Quad</td>
<td></td>
</tr>
<tr>
<td>movmq</td>
<td>5FD</td>
<td>REG</td>
<td>Move Mixed Long</td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

```plaintext
movm* src, dst 
reg reg
```

**Description:**

Copies the content of `src` (including the tag bits) to `dst`. For the `movml` and `movmq` instructions, the `src` and `dst` operands specify the first (lowest numbered) register of several successive registers.

These instructions are intended for moving words among registers that contain ADs or combinations of data and ADs.

For the `movml` and `movmq` instructions, the `src` and `dst` operands specify the first (lowest numbered) register of several successive registers.

When the `src` and `dst` operands overlap, the value moved is unpredictable.

**Action:**

```plaintext
dst ← src
```

**Faults:**

---

**Instruction Reference**
movqstr

Mnemonic:

\[
\text{movqstr} \quad 604 \quad \text{REG} \quad \text{Move Quick String}
\]

Format:

\[
\text{movqstr} \quad \text{dst}, \quad \text{src}, \quad \text{len} \\
\quad \text{addr} \quad \text{addr} \quad \text{reg/lit}
\]

Description:

Copies a string of bytes from one location in memory to another, where the source and destination strings are assumed not to overlap. The \text{src} specifies the address of the first byte of the source string and the \text{dst} specifies the address of the first byte of the destination string. The \text{len} specifies the length of the string in bytes, from 0 to \(2^{32}-1\).

If the strings overlap, the value copied is not predictable. (Use the \text{movstr} instruction instead.)

Action:

\[
\text{for } i \text{ in } 0 .. \text{len} - 1 \text{ loop} \\
\quad \text{byte (dst + i)} \leftarrow \text{byte (src + i)}; \\
\text{end loop;}
\]

Faults:

\text{MEMORY FAULT}
movr, movre, movrl

Mnemonic:

<table>
<thead>
<tr>
<th>mnemonic</th>
<th>op code</th>
<th>sub-field</th>
<th>type</th>
<th>description</th>
</tr>
</thead>
<tbody>
<tr>
<td>movr</td>
<td>6C9</td>
<td>REG</td>
<td>REG</td>
<td>Move Real</td>
</tr>
<tr>
<td>movrl</td>
<td>6D9</td>
<td>REG</td>
<td>REG</td>
<td>Move Long Real</td>
</tr>
<tr>
<td>movre</td>
<td>6E9</td>
<td>REG</td>
<td>REG</td>
<td>Move Extended Real</td>
</tr>
</tbody>
</table>

Format:

```
movr*  src, ---,  dst
       freg/flit    freg
```

Description:

Copies a real value from one or more source registers (specified with the `src` operand) to one or more destination registers (specified with the `dst` operand). The `movr` and `movrl` instructions can raise a floating-point exception or faults. The `movre` instruction can never raise an exception and thus never faults.

For the `movrl` instruction, if any operand references a general register, two successive registers are used. For the `movre` instruction, if any operand references a general register, three successive registers are used.

When copying real numbers between general registers and floating-point registers, conversion between real or long-real format to extended-real format is performed implicitly. Conversion between real and long-real formats must be done through floating-point registers and requires two instructions, as illustrated in the example below.

When the `movre` instruction moves an operand from general registers to a floating-point register, the most-significant 16 bits of the third register is ignored (refer to Figure 5-5). Likewise, when this instruction is used to move an operand from a floating-point register to general registers, the most-significant 16 bits of the third register are filled with zero.

These instructions are mainly used to copy numbers between general registers and floating-point registers, and within floating-point registers. When a floating-point value is copied without format conversion, the source and destination formats are the same, the `mov` and `movl` instructions are faster and never raise a floating-point exception. When the extended real value is in general registers, the `movt` instruction should be used instead.

Action:

```
dst ← src;
```

Faults:

- Floating Reserved Encoding
- Floating Overflow
- Floating Underflow
- Floating Invalid Operation
- Floating Inexact
Example:

```plaintext
# Conversion of real value to long real
movr    g3, fp2
movrl   fp2, g4
```
Mnemonic:

```
movstr   605    REG    Move String
```

Format:

```
movstr   dst,   src,   len
           addr   addr   reg/lit
```

Description:
Copies a string of bytes from one location in memory to another. The `src` specifies the address of the first byte of the source string and the `dst` specifies the address of the first byte of the destination string. The `len` specifies the length of the string in bytes, from 0 to $2^{32}-1$.

If the strings overlap, the `movstr` guarantees that no byte of the source string is overwritten before it is copied into the destination string. If it is guaranteed that there are no overlaps, the `movqstr` instruction should be used instead. The overlap check is based on virtual addresses, thus virtual address aliases will not be detected.

Action:
```
if src ≤ dst then
    for i in 1 .. len loop
        byte (dst + len - i) ← byte (src + len - i);
    end loop;
else
    for i in 0 .. len - 1 loop
        byte (dst + i) ← byte (src + i);
    end loop;
end if;
```

Faults:

```
MEMORY FAULT
```
muli, mulo

Mnemonic:

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>muli</td>
<td>741</td>
<td>REG</td>
<td>Multiply Integer</td>
</tr>
<tr>
<td>mulo</td>
<td>701</td>
<td>REG</td>
<td>Multiply Ordinal</td>
</tr>
</tbody>
</table>

Format:

\[
\text{mul} \quad \text{src1, src2, dst} \\
\quad \text{reg/lit} \quad \text{reg/lit} \quad \text{reg}
\]

Description:

Multiplies src2 by src1 and stores the result in dst.

Action:

\[
dst \leftarrow src2 \times src1;
\]

Faults:

Integer Overflow (in muli)
mulr, mulrl

Mnemonic:

<table>
<thead>
<tr>
<th></th>
<th>mulr</th>
<th>mulrl</th>
</tr>
</thead>
<tbody>
<tr>
<td>78C</td>
<td>REG</td>
<td>Multiply Real</td>
</tr>
<tr>
<td>79C</td>
<td>REG</td>
<td>Multiply Long Real</td>
</tr>
</tbody>
</table>

Format:

```
mulr* src1, src2, dst
freg/flit freg/flit freg
```

Description:

Multiplies src2 by src1 and stores the result in dst. The sign of the result is always the exclusive-OR of the source signs, even if one or more of the source is 0 or ∞.

For the mulrl instruction, if any operand references a general register, two successive registers are used.

The following table shows the results obtained when multiplying various classes of numbers together, assuming that neither overflow nor underflow occurs.

<table>
<thead>
<tr>
<th>Src1 → Src2</th>
<th>-∞</th>
<th>+∞</th>
<th>-F</th>
<th>+0</th>
<th>+F</th>
<th>+∞</th>
<th>NaN</th>
</tr>
</thead>
<tbody>
<tr>
<td>-∞</td>
<td>+∞</td>
<td>INV</td>
<td>INV</td>
<td>-∞</td>
<td>→</td>
<td>→</td>
<td>NaN</td>
</tr>
<tr>
<td>-F</td>
<td>+∞</td>
<td>+F</td>
<td>+0</td>
<td>+0</td>
<td>-F</td>
<td>→</td>
<td>NaN</td>
</tr>
<tr>
<td>-0</td>
<td>INV</td>
<td>+0</td>
<td>-0</td>
<td>-0</td>
<td>INV</td>
<td>NaN</td>
<td>NaN</td>
</tr>
<tr>
<td>+0</td>
<td>INV</td>
<td>-0</td>
<td>+0</td>
<td>+0</td>
<td>INV</td>
<td>NaN</td>
<td>NaN</td>
</tr>
<tr>
<td>+F</td>
<td>→</td>
<td>-F</td>
<td>-0</td>
<td>+0</td>
<td>+F</td>
<td>NaN</td>
<td>NaN</td>
</tr>
<tr>
<td>+∞</td>
<td>→</td>
<td>→</td>
<td>INV</td>
<td>INV</td>
<td>+∞</td>
<td>→</td>
<td>NaN</td>
</tr>
<tr>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
</tr>
</tbody>
</table>

Notes:

- F Means finite-real number.
- INV Indicates floating invalid-operation exception.

The scaler and scalerl instructions can be used to multiply by the power of 2.

Action:

```
dst ← src2 * src1;
```

Faults:

- Floating Reserved Encoding
- Floating Overflow
- Floating Underflow
- Floating Invalid Operation when 0 * ∞
- Floating Inexact destination format.

See Also:

- scaler

Instruction Reference 18-99
nand

Mnemonic:

\[
\begin{array}{c|ccc|c}
\text{nand} & 58E & \text{REG} & \text{Nand} \\
\end{array}
\]

Format:

\[
\begin{array}{c|c|c|c}
\text{nand} & \text{src1} & \text{src2} & \text{dst} \\
\text{reg/lit} & \text{reg/lit} & \text{reg} \\
\end{array}
\]

Description:

Performs a bitwise NAND operation on the `src2` and `src1` and stores the result in `dst`.

Action:

\[
dst \leftarrow \text{not} \ (\text{src2} \text{ and } \text{src1});
\]

Faults:

See Also:

LOGICAL
Mnemonic:

nor  588  REG  Nor

Format:

nor  src1,  src2,  dst
reg/lit  reg/lit  reg

Description:
Performs a bitwise NOR operation on the src2 and src1 and stores the result in dst.

Action:

dst ← not (src2 or src1);

Faults:

See Also:

LOGICAL
not, notand

Mnemonic:

<table>
<thead>
<tr>
<th>not</th>
<th>58A</th>
<th>REG</th>
<th>Not</th>
</tr>
</thead>
<tbody>
<tr>
<td>notand</td>
<td>584</td>
<td>REG</td>
<td>Not And</td>
</tr>
</tbody>
</table>

Format:

<table>
<thead>
<tr>
<th>not</th>
<th>src,</th>
<th>---,</th>
<th>dst</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>reg/lit</td>
<td></td>
<td>reg</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>notand</th>
<th>src1,</th>
<th>src2,</th>
<th>dst</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>reg/lit</td>
<td>reg/lit</td>
<td>reg</td>
</tr>
</tbody>
</table>

Description:

Performs a bitwise NOT (not instruction) or NOT AND (notand instruction) operation on the src2 and src1 and stores the result in dst.

Action:

not:    $dst \leftarrow \text{not } src1$;

notand: $dst \leftarrow (\text{not } src2) \text{ and } src1$;

Faults:

See Also:

LOGICAL
Mnemonic:

\[
\text{notbit} \quad 580 \quad \text{REG} \quad \text{Not Bit}
\]

Format:

\[
\text{notbit} \quad \text{bitpos}, \quad \text{src}, \quad \text{dst} \\
\text{reg/lit} \quad \text{reg/lit} \quad \text{reg}
\]

Description:
Copies the src to dst with one bit inverted. The bitpos operand specifies the bit to be inverted.

Action:
\[
dst \leftarrow \text{src \ xor} \ 2^{\text{bitpos \ mod \ 32}};
\]

Faults:

See Also:
alterbit, chkbit, clrbit, setbit
notor

Mnemonic:

\[
\begin{array}{cccc}
\text{notor} & 58D & \text{REG} & \text{Not Or}
\end{array}
\]

Format:

\[
\begin{array}{cccc}
\text{notor} & \text{src1}, & \text{src2}, & \text{dst} \\
\text{reg/lit} & \text{reg/lit} & \text{reg}
\end{array}
\]

Description:
Performs a bitwise NOT OR operation on the src2 and src1 and stores the result in dst.

Action:

\[
dst \leftarrow (\text{not } src2) \text{ or } src1;
\]

Faults:

See Also:

LOGICAL
Mnemonic:

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>or</td>
<td>587</td>
<td>REG</td>
<td>Or</td>
</tr>
<tr>
<td>ornot</td>
<td>58B</td>
<td>REG</td>
<td>Or Not</td>
</tr>
</tbody>
</table>

Format:

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>or</td>
<td>src1,</td>
<td>src2,</td>
<td>dst</td>
</tr>
<tr>
<td></td>
<td>reg/lit</td>
<td>reg/lit</td>
<td>reg</td>
</tr>
<tr>
<td>ornot</td>
<td>src1,</td>
<td>src2,</td>
<td>dst</td>
</tr>
<tr>
<td></td>
<td>reg/lit</td>
<td>reg/lit</td>
<td>reg</td>
</tr>
</tbody>
</table>

Description:

Performs a bitwise OR (or instruction) or ORNOT (ornot instruction) operation on the src2 and src1 and stores the result in dst.

Action:

or: \( dst \leftarrow src2 \lor src1; \)

ornot: \( dst \leftarrow src2 \lor \neg src1; \)

Faults:

See Also:

LOGICAL
receive

Mnemonic:

| receive | 656 | REG | Receive |

Format:

| receive | port_ad, | ---, | dst |
| reg | | reg |
| AD | | AD |

Description:

Receive a message from a port. The port_ad contains the AD of the port. If the port has enqueued messages, the AD of the message at the head of the message queue is stored in dst and execution continues.

If the port is empty (i.e., has no messages queued), the process is suspended, with its IP left pointing to the current instruction. The process is then enqueued at the port at the tail of the blocked-processes queue.

The receive-blocked process remains blocked until a message is bound to it by another send or sendserv instruction. This message is then stored in the process object of the blocked process, and the process is dequeued from the port and enqueued at its dispatching port.

When the process is again dispatched, the processor resumes the receive instruction, but this time it reads the message stored in its process object, rather than going to the communication port again.

Action:

```plaintext
if not port_ad.tag then
    raise invalid-AD fault;
elsif not port_ad.type_rights_2 then
    raise type-rights fault;
elsif object_type_of(port_ad) ≠ port_type then
    raise type-mismatch fault;
end if;

-- loop the port
loop
    port_header ← atomic_read_ad(port_ad, 0, long_word);
    if (port_header.lock_byte and 2#1#) = 2#0#) then exit end if;
    -- wait until the semaphore is unlocked
    atomic_write_va(port_ad, 0, word) ← port_header.word_0;
    delay;
end loop;
```
if port_header.queue_state = process or else
  (port_header.enq_mode = fifo and port_header.queue_head = 0) or
  (port_header.enq_mode = priority and port_header.queue_status = 0) then
  -- port is empty, suspend process, and enqueue process
  suspend current process;
  if port_header.enq_mode = fifo then
    enqueue current process;
  else
    enqueue current process at the current process priority;
  end if;

  -- unlock the port
  port_header ← atomic_read_ad(port_ad, 0, long_word);
  port_header.lock_byte ← port_header.lock_byte and not 2#1#;
  atomic_write va(port_ad, 0, word) ← port_header.word_0;

  -- the processor is free
  perform dispatch action;
else
  -- there is one or more messages
  if port_header.enq_mode = fifo then
    dequeue the first message;
  else
    dequeue the first message from the highest priority non-empty queue;
  end if;

  -- unlock the port
  port_header ← atomic_read_ad(port_ad, 0, long_word);
  port_header.lock_byte ← port_header.lock_byte and not 2#1#;
  atomic_write va(port_ad, 0, word) ← port_header.word_0;

  dst ← dequeued_message;
end if;

Faults:

Invalid AD
Type Rights
Type Mismatch
MEMORY FAULTS
remi, remo

Mnemonic:

| remi  | 748 | REG | Remainder Integer |
| remo  | 708 | REG | Remainder Ordinal  |

Format:

`rem* src1, src2, dst`

reg/lit reg/lit reg

Description:

Divides `src2` by `src1` and stores the remainder in `dst`. The sign of the result (if nonzero) is the same as the sign of `src2`.

Action:

`dst ← src2 - ((src2 / src1) * src1);`

Faults:
remr, remrl

Mnemonic:

| remr  | 683 | REG | Remainder Real  |
| remrl | 693 | REG | Remainder Long Real |

Format:

```
remr*  srl,  src2,  dst
       freg/flit freg/flit  freg
```

Description:

Divides src2 by src1 and stores the remainder in dst. The sign of the result is the same as the sign of src2.

For the remrl instruction, if any operand references a general register, two successive registers are used.

The following table shows the results obtained when computing the remainder of various classes of numbers, assuming that neither overflow nor underflow occurs.

<table>
<thead>
<tr>
<th>Src1 → Src2</th>
<th>NaN</th>
<th>NaN</th>
<th>NaN</th>
<th>NaN</th>
<th>NaN</th>
<th>NaN</th>
</tr>
</thead>
<tbody>
<tr>
<td>-∞</td>
<td>INV</td>
<td>INV</td>
<td>INV</td>
<td>INV</td>
<td>INV</td>
<td>NaN</td>
</tr>
<tr>
<td>-F</td>
<td>src2</td>
<td>-F or -0</td>
<td>INV</td>
<td>INV</td>
<td>-F or -0</td>
<td>NaN</td>
</tr>
<tr>
<td>-0</td>
<td>-0</td>
<td>-0</td>
<td>INV</td>
<td>INV</td>
<td>-0</td>
<td>NaN</td>
</tr>
<tr>
<td>+0</td>
<td>+0</td>
<td>+0</td>
<td>INV</td>
<td>INV</td>
<td>+0</td>
<td>NaN</td>
</tr>
<tr>
<td>+F</td>
<td>src2</td>
<td>+F or +0</td>
<td>INV</td>
<td>INV</td>
<td>+F or +0</td>
<td>NaN</td>
</tr>
<tr>
<td>+∞</td>
<td>INV</td>
<td>INV</td>
<td>INV</td>
<td>INV</td>
<td>INV</td>
<td>NaN</td>
</tr>
<tr>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
</tr>
</tbody>
</table>

Notes:
F Means finite-real number.
INV Indicates floating invalid-operation exception.

The result of this operation is always exact if the destination format is at least as wide as the src2 and src1.

The remr and remrl instructions are different from the remainder described in the IEEE floating-point standard. The difference is the integral quotient (N) of the expression (src2/src1) is truncated toward zero, while the standard calls for rounding toward the nearest even integer quotient.

To help determine the IEEE remainder from the result given by the remr and remrl instructions, the following information about the quotient is given in the arithmetic-status field in the arithmetic:
<table>
<thead>
<tr>
<th>Arithmetic Status Bit</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>Q1, the next-to-last quotient bit</td>
</tr>
<tr>
<td>5</td>
<td>Q0, the last quotient bit</td>
</tr>
<tr>
<td>4</td>
<td>QR, the value the next quotient bit would have if one more reduction</td>
</tr>
<tr>
<td></td>
<td>were performed (the &quot;round&quot; bit of the quotient)</td>
</tr>
<tr>
<td>3</td>
<td>QS, set if the remainder after the QR reduction would be nonzero</td>
</tr>
<tr>
<td></td>
<td>(the &quot;sticky&quot; bit of the quotient)</td>
</tr>
</tbody>
</table>

The information can then be used to determine the IEEE standard remainder, as shown in the example below.

**Action:**

\[
dst \leftarrow src2 - (N \times src1);
\]

# where N = truncate (src2/src1).
# Here, (src2/src1) is truncated
# toward zero to the nearest integer.

**Faults:**

Floating Reserved Encoding
Floating Overflow
Floating Underflow
Floating Invalid Operation when src2 is \(\infty\) or src1 is 0.
Floating Inexact

**Example:**

```
# z = ieee_rem(x, y)
#
# z is in g0, g1
# x is in g0, g1
# y is in g2, g3
#
_ieee_rem:
  remrl g2, g0, g0  ; rem x \mod y
  modac 0, 0, g4    ; g4 \equiv x \mod y
  bbc 4, g4, 2f     ; # QR=0
  bbs 3, g4, 1f     ; # QR=1, QS=1
  bbc 5, g4, 2f     ; # QR=1, QS=0, Q0=0
  clrbit 31, g3, g3  ; # |y|
  subrl g2, g0, g0   ; z = |x| - y
1: ret
```

18-110
Mnemonic:
restrict 652 REG Restrict Rights

Format:
restrict ---, rtsmsk, src/dst
           reg/lit   reg

Description:
Restricts the rights in the AD in src/dst using a rights mask in rtsmsk. The AD with restricted rights is stored in src/dst. The rights to be restricted are set to 0 in the rights mask.

Action:
if src/dst.tag = 1 then
    src/dst ← src/dst and not (rtsmsk and 2#11111#);
endif

Faults:

See Also:
amplify
resumprcs

Mnemonic:
resumprcs 664 REG Resume Process

Format:
resumprcs prcs_ad, ---, ---
reg
AD

Description:
Bind the processor to a new PCB specified by prcs_ad.

Any state information for the current process that has been cached on the processor chip, such as the PCB, the environment table, and the stack frames, is discarded (i.e., not updated in memory, not unlocked). Thus, to save the state of the current process, the resumprcs instruction should be preceded by a saveprcs instruction.

The saveprcs and resumprcs instructions are similar to the save and resume functions in most UNIX kernels. These instructions allow task (or process) switching without using the processor's automatic dispatching mechanism.

Action:
if prcs_ad.tag = 0 then
    raise invalid-ad fault;
elsif prcs_ad.type_right_3 = 0 then
    raise type-rights fault;
elsif object_type_of(prcs_ad) ≠ process_type then
    raise type-mismatch fault;
end if;
perform process-bind action

Faults:
Invalid AD
Type Rights
Type Mismatch
MEMORY FAULTS
Mnemonic:

ret 0A CTRL Return

Format:

ret

Description:

Returns to the calling procedure. Deallocates the current stack frame, changes the FP to point to the stack frame of the calling procedure. Instruction execution is continued at the instruction pointed to by the RIP in the calling procedure’s stack frame, which is the instruction immediately following the call instruction.

As shown in the action statement below, the action that the processor takes on the return is determined by the return status and prereturn trace bits. These bits are contained in bits 0-3 of register L0 of the current set of local registers.

Refer to Chapters 6 and 7 for further discussion of the ret instruction.

Action:

syncf; -- wait for all possible faults
if pre_return and process_controls.trace_enable then
    pre_return ← 0;
    raise pre-return trace fault;
end if;

-- the frame status determines different return actions
case frame_status is
    when 2#000# => -- local return
        FP ← PFP;
        deallocate current register set;
        if register_set (FP) not allocated then
            retrieve from memory(FP);
        end if;
        IP ← RIP;
    when 2#001# => -- fault return
        x ← memory(FP-16);
        y ← memory(FP-12);
        do case 000 action;
        arithmetic_controls ← y;
        if execution_mode = supervisor then
            process_controls ← x;
        end if;

when 2#010# | 2#011# =>  -- supervisor return
    if execution_mode ≠ supervisor then
        goto case 000;
    else
        process_controls.trace_enable ← frame_status and 2#1#;
        execution_mode ← user;
        do case 000;
        if return or supervisor/subsystem-trace enabled then
            raise return and/or supervisor/subsystem-trace fault;
        end if;
    end if;
end if;

when 2#100# | 2#101# =>  -- any subsystem return
    -- pop the top control stack entry
    current_control_stack_pointer ← current_control_stack_pointer - 16;
    control_stack_entry ← read_va(current_environment_table,
                              current_control_stack_pointer, quad_mixed);

    -- the topmost_sp is just an approximate value
    if control_stack_entry.return_mode = fault_return then
        -- the size is fault record and resumption record (implementation dependent)
        topmost_sp ← current_fp - 64;
    else
        topmost_sp ← current_fp;
    end if;

    -- cannot trust the return status to determine inter- vs intra-
    -- subsystem return
    if control_stack_entry.return_mode = inter_subsystem or
    control_stack_entry.return_mode = inter_subsystem_fault then
        -- intersubsystem specific actions

        -- save the topmost_fp and topmost_sp
        write_va(current_environment_table, current_subsystem_table_offset,
                  quad_mixed) ← (previous_fp, topmost_sp);

        -- get current subsystem table entry
        current_subsystem_table_offset ← control_stack_entry.subsystem_table_offset;
        subsystem_table_entry ← read_va(current_environment_table,
                                            current_subsystem_table_offset, quad_mixed);
        previous_fp ← subsystem_table_entry.topmost_fp;
        current_region_2_ad ← subsystem_table_entry.region_2_ad;
        current_event_fault_mask ← subsystem_table_entry.subsystem_id.type_rights_1;
    end if;
process_controls.trace_enable ← control_stack_entry.trace_enable;
current_region_0_ad ← control_stack_entry.region_0_ad;
current_region_1_ad ← control_stack_entry.region_1_ad;

do case 000 action;

-- check trace events
if return or supervisor/subsystem-trace enabled then
    raise return and/or supervisor/subsystem-trace fault;
end if;

when 2#110# => -- idle interrupt
    if execution_mode = supervisor then
        free current register set;
        check_pending_interrupts;
        -- if continue here, no interrupt to do
        if processor_controls.state = 2#10# then
            enter idle state;
        end if;
    else
        do case 000 action;
    end if;

when 2#110# | 2#111# => -- interrupt return
    x ← memory(FP-16);
    y ← memory(FP-12);
    do case 000 action;
    arithmetic_controls ← y;
    if execution_mode = supervisor then
        process_controls ← x;
        check_pending_interrupts;
    end if;
end case;

Faults:

The following faults are specific to any types of returns:

MEMORY FAULTS

Pre-return Trace when the pre-return trace bit is set.
Return Trace

The following faults are specific to supervisor or subsystem returns:

Event Fault when event fault is postponed.
Supervisor/Subsystem Trace in supervisor/subsystem return.

The following faults are specific to fault returns or subsystem fault returns:

TRACE FAULTS
Trace fault pending in the saved process controls.
See Also:
call, calls, callx
Mnemonic:
\[
\text{rotate} \quad 59D \quad \text{REG} \quad \text{Rotate}
\]

Format:
\[
\text{rotate} \quad \text{len}, \quad \text{src}, \quad \text{dst} \\
\text{reg/lit} \quad \text{reg/lit} \quad \text{reg}
\]

Description:
Rotates the src left (toward the more significant bits) by len number of bits and stores the result in dst. Bits shifted out of the most significant bit position are wrapped around and shift back in from the least significant bit position.

This instruction can also be used to rotate bits to the right. The number of bits to be rotated right is subtracted from 32 to get the len.

Action:
\[
dst \leftarrow \text{src \ rotate} (\text{len mod } 32)
\]

Faults:
roundr, roundrl

Mnemonic:

| roundr  | 6B  | REG | Round Real |
| roundrl | 69B | REG | Round Long Real |

Format:

roundr* src, ---, dst
freg/flit freg

Description:

Rounds src to the nearest integral value, depending on the rounding mode, and stores the result in dst.

For the roundrl instruction, if any operand references a general register, two successive registers are used.

If the src is ±∞, the result is src. If the src is not an integral value, a floating-inexact exception is raised.

Action:

dst ← round_to_integral_value (src1);

Faults:

Floating Reserved Encoding
Floating Overflow
Floating Underflow
Floating Invalid Operation
Floating Inexact
Mnemonic:
\[
\text{saveprcs}  \quad 666  \quad \text{REG}  \quad \text{Save Process}
\]

Format:
\[
\text{saveprcs}
\]

Description:
Updates the state of the current process in memory by saving that part of the process state that is cached on the processor chip during the execution of the process. The part of the process state that is cached includes part of the PCB and any cached local-register frames. The process is not unlocked and continues to execute with its cached state.

The `saveprcs` and `resumprcs` instructions are similar to the `save` and `resume` functions in most UNIX kernels. These instructions allow task (or process) switching without using the processor’s automatic dispatching mechanism.

The primary function of the `saveprcs` instruction is to save the state of a process prior to switching processes using the `resumprcs` instruction.

Action:
\[
\text{if PRCB.processor\_controls.state = process\_executing then}
\quad \text{perform process-suspension action}
\quad \text{else}
\quad \text{flush any local register sets;}
\quad \text{endif;}
\]

Faults:
\[
\text{MEMORY FAULTS}
\]
scaler, scalerl

Mnemonic:

<table>
<thead>
<tr>
<th></th>
<th>677</th>
<th>REG</th>
<th>Scale Real</th>
</tr>
</thead>
<tbody>
<tr>
<td>scaler</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>scalerl</td>
<td>676</td>
<td>REG</td>
<td>Scale Long Real</td>
</tr>
</tbody>
</table>

Format:

scaler* src1, src2, dst
reg/lit freg/flit freg

Description:

Multiples src2 by 2 to the power of src1 and stores the result in dst. If src1 is negative, the operation becomes a division. The src1 operand is an integer, whereas, src2 and dst are reals.

For the scalerl instruction, if any operand references a general register, two successive registers are used.

The following table shows the results obtained when scaling various classes of numbers, assuming that neither overflow nor underflow occurs.

<table>
<thead>
<tr>
<th>Src1 → Src2 ↓</th>
<th>-N</th>
<th>0</th>
<th>+N</th>
</tr>
</thead>
<tbody>
<tr>
<td>-∞</td>
<td>-∞</td>
<td>-∞</td>
<td>-∞</td>
</tr>
<tr>
<td>-F</td>
<td>-F</td>
<td>-F</td>
<td>-F</td>
</tr>
<tr>
<td>-0</td>
<td>-0</td>
<td>-0</td>
<td>0</td>
</tr>
<tr>
<td>+0</td>
<td>+0</td>
<td>+0</td>
<td>+0</td>
</tr>
<tr>
<td>+F</td>
<td>+F</td>
<td>+F</td>
<td>+F</td>
</tr>
<tr>
<td>±∞</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
</tr>
</tbody>
</table>

Notes:
F Means finite-real number.
N Means integer

In most cases, only the exponent is changed and the mantissa (fraction) remains unchanged. However, when the src1 is a denormalized value, the mantissa is also changed and the result may turn out to be a normalized number. Similarly, if overflow or underflow results from a scale operation, the resulting mantissa will differ from the source’s mantissa.

Unlike multiply and divide, the scale operation can cause massive underflow and overflow. Refer to Section 5.10.5 and Section 5.10.6 for further details.

Action:

dst ← src2 * (2^src1)

Faults:

Floating Reserved Encoding
Floating Overflow
Floating Underflow
Floating Zero Divide
Floating Invalid Operation
Floating Inexact
scanbit

Mnemonic:

\[
\begin{array}{l}
\text{scanbit} & \text{641} & \text{REG} & \text{Scan For Bit} \\
\end{array}
\]

Format:

\[
\begin{array}{l}
\text{scanbit} \quad \text{src}, \quad \text{---}, \quad \text{dst} \\
\text{reg/lit} \quad \text{---} \quad \text{reg} \\
\end{array}
\]

Description:

Searches the src for the most-significant set bit (1 bit). If a most-significant 1 bit is found, its bit number is stored in dst and the condition code is set to 010\text{2}. If the src is zero, all 1's are stored in dst and the condition code is set to 000\text{2}.

Action:

\[
\begin{array}{l}
dst \leftarrow 16\#FFFFFFF\#; \\
AC.cc \leftarrow 2\#000\#; \\
\text{for } i \text{ in } 31..0 \text{ reverse loop} \\
\quad \text{if } (\text{src and } 2^i) \neq 0 \text{ then} \\
\quad \quad dst \leftarrow i; \\
\quad \quad AC.cc \leftarrow 2\#010\#; \\
\quad \quad \text{exit;} \\
\quad \text{end if;} \\
\text{end loop;} \\
\end{array}
\]

Faults:

See Also:

spanbit
scanbyte

Mnemonic:

```
scanbyte  5AC   REG   Scan Byte Equal
```

Format:

```
scanbyte  src1,    src2,    ---
     reg/lit  reg/lit
```

Description:

Performs a byte-by-byte comparison of \( src1 \) and \( src2 \) and sets the condition code to 2#010# if any two corresponding bytes are equal. Otherwise, the condition code is set to 0002.

Action:

```
if (src1 and 16#000000FF#) = (src2 and 16#000000FF#) or
    (src1 and 16#0000FF00#) = (src2 and 16#0000FF00#) or
    (src1 and 16#0FF0000#) = (src2 and 16#0FF0000#) or
    (src1 and 16#FF00000#) = (src2 and 16#FF00000#) then
    AC.cc ← 2#010#;
else
    AC.cc ← 2#000#;
end if;
```

Faults:

Example:

```
# assume g8 = 0x11AB1100
scanbyte 0, g8
# AC.cc ← 2#010#
```

See Also:

cmpstr
schedprcs

Mnemonic:

schedprcs 665 REG Schedule Process

Format:

schedprcs pces_ad, ---, ---
reg
AD

Description:
 Sends a process to its dispatching port. The pces_ad specifies the AD of the PCB for the process to be scheduled. The process is enqueued at the head of its priority queue at its dispatching port. If the preempt bit in PCB of the process is set, a preemption action is initiated.

The AD of the dispatching port and the priority of the process are determined from the process's PCB.

Action:

if not pces_ad.tag then
  raise invalid-AD fault;
elsif not pces_ad.type_rights_3 then
  raise type-rights fault;
elsif object_type_of(pces_ad) ≠ process_type then
  raise type-mismatch fault;
end if;

perform unblock action on process specified with pces_ad;

Faults:

Invalid AD
Type Rights
Type Mismatch
MEMORY FAULTS
Mnemonic:

| send  | 662  | REG | Send |

Format:

| send | port_ad, | msg_priority, | msg_ad |
| reg  | reg/lit  | reg       |
| AD   |          | AD        |

Description:

Sends a message to a port. The \textit{msg\_ad} contains the AD of the message being sent and the \textit{port\_ad} contains the AD of the port the message is to be sent to.

If the port is a priority-type port, the message is handled as follows. If there are processes enqueued at the port, the message is bound to the process at the head of the highest priority queue that has queued processes. The process is then rescheduled at its dispatching port. If there are no processes enqueued at the port, the message is enqueued at the end of the queue of the priority specified in the \textit{msg\_priority}. The \textit{msg\_priority} can range from 0 to 31.

If the port is a FIFO port, the message is handled in the same way, except that the \textit{msg\_priority} is ignored.

When the dequeued process is rescheduled, a preemption action is initiated if the preempt bit in the process object is set and if the process has a higher priority than the currently running process.

Action:

if not \textit{port\_ad}.tag or \textit{msg\_ad}.tag then
    raise invalid-AD fault;
elsif not \textit{port\_ad}.type\_rights\_2 then
    raise type-rights fault;
elsif the queue link record of \textit{msg\_ad} cannot be accessed then
    raise rep-rights or page-rights fault;
elsif \textit{msg\_ad}.local \# \textit{port\_ad}.local then
    raise lifetime fault;
elsif object\_type\_of(\textit{port\_ad}) \# \textit{port\_type} then
    raise type-mismatch fault;
end if;

-- loop the port
loop
    \textit{port\_header} ← atomic\_read\_ad(\textit{port\_ad}, 0, long\_word);
    if (\textit{port\_header}.lock\_byte and 2\#1\# = 2\#0\#) then exit end if;
-- wait until the semaphore is unlocked
    atomic\_write\_va(\textit{port\_ad}, 0, word) ← \textit{port\_header}.word\_0;
    delay;
end loop;
if port_header.queue_state ≠ process then
    -- enqueue message
    if port_header.enq_mode = fifo then
        enqueue msg_ad;
    else
        enqueue msg_ad at \(msg\_priority \mod 32\) priority;
    end if;

    -- unlock the port
    port_header ← atomic_read_ad(port_ad, 0, long_word);
    port_header.lock_byte ← port_header.lock_byte and not 2#1#;
    atomic_write_va(port_ad, 0, word) ← port_header.word_0;
else
    if port_header.enq_mode = fifo then
        dequeue the first process;
    else
        dequeue the first process from the highest priority non-empty queue;
    end if;

    -- unlock the port
    port_header ← atomic_read_ad(port_ad, 0, long_word);
    port_header.lock_byte ← port_header.lock_byte and not 2#1#;
    atomic_write_va(port_ad, 0, word) ← port_header.word_0;

    dequeued_process.received_message ← msg_ad;
    perform unblock action on dequeue process
end if;

Faults:

Invalid AD
Type Rights
Type Mismatch
MEMORY FAULTS
sendserv

Mnemonic:

```
sendserv  663  REG  Send Service
```

Format:

```
sendserv  port_ad,  --,  ---
         reg
         AD
```

Description:

Suspends the current process and sends the AD of its process object as a message to the port specified in *port_ad*. The processor selects another process from its dispatching port afterward.

If there are blocked processes at the port, bind the message AD to highest priority process waiting at the port. If the port is a FIFO port, the process AD is queued at the end of the queue. If the port is a priority port, the process AD is queued at the end of the queue corresponding to the current process priority.

Action:

```
perform process suspension action;
perform send operation with
   port_ad as port_ad,
   the current process AD as msg_ad,
   the current process priority as msg_priority,
   and port_ad.type_rights_3 is checked instead of type_rights_2
-- the processor is free
perform dispatch action;
```

Faults:

```
see send instruction
```
setbit

Mnemonic:

\[
\begin{array}{cccc}
\text{setbit} & 583 & \text{REG} & \text{Set Bit} \\
\end{array}
\]

Format:

\[
\begin{array}{cccc}
\text{setbit} & \text{bitpos}, & \text{src}, & \text{dst} \\
\text{reg/lit} & \text{reg/lit} & \text{reg} \\
\end{array}
\]

Description:

Copies the src to dst with one bit set. The bitpos operand specifies the bit to be set.

Action:

\[
dst \leftarrow src \text{ or } 2^{(bitpos \mod 32)};
\]

Faults:

See Also:

alterbit, chkbit, clrbits, notbit,
SHIFT

Mnemonic:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Value</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>shlo</td>
<td>59C</td>
<td>REG</td>
<td>Shift Left Ordinal</td>
</tr>
<tr>
<td>shro</td>
<td>598</td>
<td>REG</td>
<td>Shift Right Ordinal</td>
</tr>
<tr>
<td>shli</td>
<td>59E</td>
<td>REG</td>
<td>Shift Left Integer</td>
</tr>
<tr>
<td>shri</td>
<td>59B</td>
<td>REG</td>
<td>Shift Right Integer</td>
</tr>
<tr>
<td>shrdi</td>
<td>59A</td>
<td>REG</td>
<td>Shift Right Dividing Integer</td>
</tr>
</tbody>
</table>

Format:

```
sh*    len,      src,      dst
      reg/lit  reg/lit  reg
```

Description:

Shifts `src` left or right by the number of digits indicated with the `len` operand and stores the result in `dst`. This operation (with the exception of the `shri` instruction) is equivalent to multiplying (shift left) or dividing (shift right) the `src` value by $2^{len}$.

The `shri` instruction performs a conventional arithmetic right shift, which rounds the result towards the more negative number. The `shrdi` instruction rounds the result towards zero, as in the divi.

Action:

```
shlo:   dst ← src* 2^len; -- ordinal arithmetic
shro:   dst ← src/2^len -- ordinal arithmetic
shli:   dst ← src* 2^len -- integer arithmetic
shri:
    sign_extension ← (src and 16#80000000#) / 2^len; -- integer arithmetic
    dst ← sign_extension or (src / 2^len); -- ordinal arithmetic
shrdi:  dst ← src/2^len
```

Faults:

Integer Overflow
signal

Mnemonic:

signal  66A  REG  Signal

Format:

signal  sem_ad, ---, ---
reg
AD

Description:

Unblocks (dequeues) a process from the semaphore queue if there are processes enqueued. If there is no process queued at the semaphore, the semaphore count is incremented by one.

The sem_ad contains the AD of the semaphore being signaled.

If a process is dequeued, it is rescheduled at its dispatching port.

Action:

if not sem_ad.tag then
  raise invalid-AD fault;
else if not sem_ad.type_rights_2 then
  raise type-rights fault;
end if;

sem_desc_offset ← sem_ad.objec_index * 16;
sem_desc ← atomic_read_ad(current_object_table_ad, sem_desc_offset, quad_mixed);

if sem_desc.entry_type ≠ invalid_descriptor then
  atomic_write_va(current_object_table_ad, sem_desc_offset + 4, mixed) ←
    semd_desc.word_1;
  raise invalid-descriptor fault;
else if sem_desc.entry_type ≠ embedded_descriptor or
  sem_desc.object_type ≠ semaphore then
  atomic_write_va(current_object_table_ad, sem_desc_offset + 4, mixed) ←
    semd_desc.word_1;
  raise type-mismatch fault;
end if;

while (sem_desc.lock_byte and 2#1#) = 2#1#) loop
  -- wait until the semaphore is unlocked
  atomic_write_va(current_object_table_ad, sem_desc_offset, word) ←
    semd_desc.word_0;
  delay;
  sem_desc ← atomic_read_ad(current_object_table_ad, sem_desc_offset, long_mixed);
end loop;

if sem_desc.sem_tail = 0 then
  sem_desc.sem_count ← + 1;
  atomic_write_va(current_object_table_ad, sem_desc_offset, word) ← semd_desc.word_0;
else
  sem_desc.lock_byte ← 1;
  atomic_write_va(current_object_table_ad, sem_desc_offset, word) ← semd_desc.word_0;

  dequeue first process from the semaphore queue;

  -- unlock the semaphore
  sema_desc ← sematomic_write_va(current_object_table_ad, sem_desc_offset, word);
  -- clear the lock bit
  sema_desc.lock_byte ← sema_desc.lock_byte and not 2#1#;
  atomic_write_va(current_object_table_ad, sem_desc_offset, word) ← semd_desc.word_0;

  perform unblock action on dequeued process;
end if;

Faults:

Invalid AD
Type Rights
Type Mismatch
MEMORY FAULTS
**sinr, sinrl**

**Mnemonics:**

<table>
<thead>
<tr>
<th>mnemonic</th>
<th>op code</th>
<th>type</th>
<th>description</th>
</tr>
</thead>
<tbody>
<tr>
<td>sinr</td>
<td>68C</td>
<td>REG</td>
<td>Sine Real</td>
</tr>
<tr>
<td>sinrl</td>
<td>69C</td>
<td>REG</td>
<td>Sine Long Real</td>
</tr>
</tbody>
</table>

**Format:**

```
sinr*         src, ---,        dst
            freg/flit          freg
```

**Description:**

Computes the sine of `src` and stores the result in `dst`. The `src` is an angle given in radians. The result is in the range -1 to +1, inclusive.

For the `sinrl` instruction, if any operand references a general register, two successive registers are used.

The following table shows the results obtained when taking the sine of various classes of numbers, assuming that neither overflow nor underflow occurs.

<table>
<thead>
<tr>
<th>Src</th>
<th>Dst</th>
</tr>
</thead>
<tbody>
<tr>
<td>-∞</td>
<td>INV</td>
</tr>
<tr>
<td>-F</td>
<td>-1 to +1</td>
</tr>
<tr>
<td>-0</td>
<td>-0</td>
</tr>
<tr>
<td>+0</td>
<td>+0</td>
</tr>
<tr>
<td>+F</td>
<td>-1 to +1</td>
</tr>
<tr>
<td>+∞</td>
<td>INV</td>
</tr>
<tr>
<td>NaN</td>
<td>NaN</td>
</tr>
</tbody>
</table>

**Notes:**
- F Means finite-real number.
- INV Indicates floating invalid-operation exception.

In the trigonometric instructions, the processor uses a value for π with a 66-bit mantissa which is 2 bits more than are available in the extended-real format. Section 5.8.6 gives this π value, along with some suggestions for representing this value in a program.

**Action:**

```
dst ← sin (src);
```

**Faults:**

- Floating Reserved Encoding
- Floating Underflow
- Floating Invalid Operation when `src` is ∞.
- Floating Inexact when `src` is not 0.
Mnemonic:

spanbit 640 REG Span Over Bit

Format:

spanbit src, ---, dst
reg/lit reg

Description:

Searches the src for the most-significant clear bit (0 bit). If a most-significant 0 bit is found, its bit number is stored in dst and the condition code is set to 0102. If the src is all 1's, all 1's are stored in dst and the condition code is set to 0002.

Action:

\[ \text{dst} \leftarrow 16\#FFFFFFF\#; \]
\[ \text{AC.cc} \leftarrow 2\#000\#; \]
\[ \text{for } i \text{ in } 31..0 \text{ reverse loop} \]
\[ \quad \text{if (src and } 2^i) = 0 \text{ then} \]
\[ \quad \quad \text{dst} \leftarrow i; \]
\[ \quad \quad \text{AC.cc} \leftarrow 2\#010\#; \]
\[ \quad \text{exit;} \]
\[ \quad \text{end if;} \]
\[ \text{end loop;} \]

Faults:

See Also:

scanbit
sqrtr, sqrtrl

Mnemonic:

<table>
<thead>
<tr>
<th>mnemonic</th>
<th>op</th>
<th>reg</th>
<th>description</th>
</tr>
</thead>
<tbody>
<tr>
<td>sqrtr</td>
<td>688</td>
<td>REG</td>
<td>Square Root Real</td>
</tr>
<tr>
<td>sqrtrl</td>
<td>698</td>
<td>REG</td>
<td>Square Root Long Real</td>
</tr>
</tbody>
</table>

Format:

sqrtr* src, ---, dst

freg/flit freg

Description:

Takes the square root of src and stores it in dst.

For the sqrtrl instruction, if any operand references a general register, two successive registers are used.

The following table shows the results obtained when taking the square root of various classes of numbers, assuming that neither overflow nor underflow occurs.

<table>
<thead>
<tr>
<th>Src</th>
<th>Dst</th>
</tr>
</thead>
<tbody>
<tr>
<td>-∞</td>
<td>INV</td>
</tr>
<tr>
<td>-F</td>
<td>INV</td>
</tr>
<tr>
<td>-0</td>
<td>-0</td>
</tr>
<tr>
<td>+0</td>
<td>+0</td>
</tr>
<tr>
<td>+F</td>
<td>+F</td>
</tr>
<tr>
<td>+∞</td>
<td>+∞</td>
</tr>
<tr>
<td>NaN</td>
<td>NaN</td>
</tr>
</tbody>
</table>

Notes:
  
  F Means finite-real number.
  
  INV Indicates floating invalid-operation exception.

With these instructions, it is not possible to raise a floating overflow or floating underflow fault unless the src operand is in a floating-point register and the dst operand is not.

Action:

dst ← sqrt (src);

Faults:

Floating Reserved Encoding
Floating Overflow
Floating Underflow
Floating Invalid Operation when src < 0.
Floating Inexact
STORE

Mnemonic:

<table>
<thead>
<tr>
<th>mnemonic</th>
<th>code</th>
<th>type</th>
<th>description</th>
</tr>
</thead>
<tbody>
<tr>
<td>st</td>
<td>92</td>
<td>MEM</td>
<td>Store</td>
</tr>
<tr>
<td>stob</td>
<td>82</td>
<td>MEM</td>
<td>Store Ordinal Byte</td>
</tr>
<tr>
<td>stos</td>
<td>8A</td>
<td>MEM</td>
<td>Store Ordinal Short</td>
</tr>
<tr>
<td>stib</td>
<td>C2</td>
<td>MEM</td>
<td>Store Integer Byte</td>
</tr>
<tr>
<td>stis</td>
<td>CA</td>
<td>MEM</td>
<td>Store Integer Short</td>
</tr>
<tr>
<td>stl</td>
<td>9A</td>
<td>MEM</td>
<td>Store Long</td>
</tr>
<tr>
<td>stt</td>
<td>A2</td>
<td>MEM</td>
<td>Store Triple</td>
</tr>
<tr>
<td>stq</td>
<td>B2</td>
<td>MEM</td>
<td>Store Quad</td>
</tr>
</tbody>
</table>

Format:

\[
\text{st}^* \quad \text{src}^*, \quad \text{dst}^* \\
\text{reg} \quad \text{mem}
\]

Description:

Copies a byte or string of bytes from a register or group of registers to memory. The \textit{src} operand specifies a register or the first (lowest numbered) register of successive registers.

The \textit{dst} operand specifies the address of the memory location where the first byte is to be stored. The full range of linear addressing modes may be used in specifying \textit{dst}. (Refer to Section 17.5 for the different addressing modes.)

The \textit{stob} and \textit{stib}, and \textit{stos} and \textit{stis} instructions store a byte and half word, respectively, from the low order bytes of the \textit{src} register. The \textit{st}, \textit{stl}, \textit{stt}, and \textit{stq} instructions copy 4, 8, 12, and 16 bytes, respectively, from successive registers to memory.

Action:

\[
\text{memory (dst) } \leftarrow \text{src};
\]

Faults:

MEMORY FAULTS

Integer Overflow Fault for \textit{stib} and \textit{stis} instructions
stm

Mnemonic:

<table>
<thead>
<tr>
<th>mnemonic</th>
<th>op1</th>
<th>op2</th>
<th>op3</th>
<th>op4</th>
</tr>
</thead>
<tbody>
<tr>
<td>stm</td>
<td>D2</td>
<td>MEM</td>
<td></td>
<td>Store Mixed</td>
</tr>
<tr>
<td>stml</td>
<td>DA</td>
<td>MEM</td>
<td></td>
<td>Store Mixed Long</td>
</tr>
<tr>
<td>stmq</td>
<td>F2</td>
<td>MEM</td>
<td></td>
<td>Store Mixed Quad</td>
</tr>
</tbody>
</table>

Format:

stm** src, dst
reg mem

Description:

Copies the contents, including the tag bits, of a register or group of registers to memory. The src operand specifies a register or the first (lowest numbered) register of successive registers.

The dst operand specifies the address of the memory location where the first byte of the word (or words) is to be stored. The full range of linear addressing modes may be used in specifying dst. (Refer to Section 17.5 for the different addressing modes.)

The stm instruction copies 1 words from a register to memory; stml copies two words from successive registers to memory; and stmq copies four words from successive registers to memory.

Action:

memory (dst) ← src;

Faults:

MEMORY FAULTS
 Lifetime faults
**STORE VIRTUAL**

**Mnemonic:**

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Opcode</th>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>stv</td>
<td>93</td>
<td>MEM</td>
<td>Store Virtual</td>
</tr>
<tr>
<td>stvob</td>
<td>83</td>
<td>MEM</td>
<td>Store Virtual Ordinal Byte</td>
</tr>
<tr>
<td>stvos</td>
<td>8B</td>
<td>MEM</td>
<td>Store Virtual Ordinal Short</td>
</tr>
<tr>
<td>stvib</td>
<td>C3</td>
<td>MEM</td>
<td>Store Virtual Integer Byte</td>
</tr>
<tr>
<td>stvis</td>
<td>CB</td>
<td>MEM</td>
<td>Store Virtual Integer Short</td>
</tr>
<tr>
<td>stvl</td>
<td>9B</td>
<td>MEM</td>
<td>Store Virtual Long</td>
</tr>
<tr>
<td>stvt</td>
<td>A3</td>
<td>MEM</td>
<td>Store Virtual Triple</td>
</tr>
<tr>
<td>stvq</td>
<td>B3</td>
<td>MEM</td>
<td>Store Virtual Quad</td>
</tr>
</tbody>
</table>

**Format:**

```
stv* src, dst
reg mem
```

**Description:**

Copies a byte or string of bytes from a register or group of registers to memory. The `src` operand specifies a register or the first (lowest numbered) register of successive registers.

The `dst` operand specifies the virtual address of the memory location where the first byte is to be stored. The full range of virtual addressing modes may be used in specifying `dst`. (Refer to Section 17.5 for the different addressing modes.)

The `stvob` and `stvib`, and `stvos` and `stvis` instructions store a byte and half word, respectively, from the low order bytes of the `src` register. The `stv`, `stvl`, `stvt`, and `stvq` instructions copy 4, 8, 16, and 32 bytes, respectively, from successive registers to memory.

**Action:**

```
memory (dst) ← read (src);
```

**Faults:**

- **MEMORY FAULTS**
  - Integer Overflow Fault for `stvib` and `stvis` instructions
stvm

Mnemonic:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Mode</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>stvm</td>
<td>D3</td>
<td>MEM</td>
<td>Store Virtual Mixed</td>
</tr>
<tr>
<td>stvml</td>
<td>DB</td>
<td>MEM</td>
<td>Store Virtual Mixed Long</td>
</tr>
<tr>
<td>stvmq</td>
<td>F3</td>
<td>MEM</td>
<td>Store Virtual Mixed Quad</td>
</tr>
</tbody>
</table>

Format:

stvm* src, dst
reg mem

Description:

Copies the contents, including the tag bits, of a register or group of registers to memory. The src operand specifies a register or the first (lowest numbered) register of successive registers.

The dst operand specifies the address of the memory location where the first byte of the word (or words) is to be stored. The full range of virtual addressing modes may be used in specifying dst. (Refer to Section 17.5 for different addressing modes.)

The stvm instruction copies 1 words from a register to memory; stvml copies two words from successive registers to memory; and stvmq copies four words from successive registers to memroy.

Action:

memory (dst) ← src;

Faults:

MEMORY FAULTS
Lifetime faults
Mnemonic:

\[ \text{subc} \quad 5B2 \quad \text{REG} \quad \text{Subtract Ordinal With Carry} \]

Format:

\[ \text{subc} \quad \text{src1}, \quad \text{src2}, \quad \text{dst} \]
\[ \text{reg/lit} \quad \text{reg/lit} \quad \text{reg} \]

Description:

Subtracts \( \text{src1} \) and \((1 - \text{carry})\) from the \( \text{src2} \), and stores the result in \( \text{dst} \). Bit 1 of the condition code is used as the carry bit, which is the complement of the borrow bit. If the ordinal subtraction results in a carry (or no borrow), bit 1 of the condition code is set; otherwise, bit 1 is cleared. If integer subtraction results in an overflow, bit 0 of the condition code is set; otherwise, bit 0 is cleared. Bit 2 of the condition code is always set to zero. Regardless of the result of the subtraction, the condition code is always updated.

The \text{subc} instruction can be used for either ordinal or integer arithmetic. The instruction does not distinguish between ordinal and integer source operands. Instead, the processor evaluates the result for both data types and the condition code accordingly.

This instruction never signals an integer overflow fault.

Action:

\# Let the value of the condition code be xCx.
\[ \text{dst} \leftarrow \text{src2} - \text{src1} - (1 - C) \]
\[ \text{AC.cc} \leftarrow 2\#0CV\#; \]
\# C is carry (or no borrow) from ordinal subtraction.
\# V is 1 if integer subtraction would have generated an overflow.

Faults:

Example:

\# Example of double-precision arithmetic
\# Assume 64-bit source operands \# in g0, g1 and g2, g3
\text{cmpo} 0, 0 \quad \# set carry bit in AC.cc
\text{subc} g0, g2, g0 \quad \# add low-order 32 bits;
\text{subc} g1, g3, g1 \quad \# add high-order 32 bits;
\# 64-bit result is in g0, g1

See Also:

\text{addc}
subi, subo

Mnemonic:

<table>
<thead>
<tr>
<th></th>
<th>subi</th>
<th>593</th>
<th>REG</th>
<th>Subtract Integer</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>subo</td>
<td>592</td>
<td>REG</td>
<td>Subtract Ordinal</td>
</tr>
</tbody>
</table>

Format:

\[
sub^* \quad src_1, \quad src_2, \quad dst \\
\quad \text{reg/lit} \quad \text{reg/lit} \quad \text{reg}
\]

Description:

Subtracts \( src_1 \) from \( src_2 \) and stores the result in \( dst \). The binary results from these two instructions are identical. The only difference is that subi can signal an integer overflow.

Action:

\[
dst \leftarrow src_2 - src_1;
\]

Faults:

Integer Overflow in subi
Mnemonic:

subr  78D  REG  Subtract Real
subrl  79D  REG  Subtract Long Real

Format:

subr*  src1,  src2,  dst
       freg/flit  freg/flit  freg

Description:

Subtracts src1 from src2 and stores the result in dst. For the subrl instruction, if any operand references a general register, two successive registers are used.

The following table shows the results obtained when subtracting various classes of numbers, assuming that neither overflow nor underflow occurs.

<table>
<thead>
<tr>
<th>Src1 →</th>
<th>→∞</th>
<th>-F</th>
<th>-0</th>
<th>+0</th>
<th>+F</th>
<th>+∞</th>
<th>NaN</th>
</tr>
</thead>
<tbody>
<tr>
<td>→∞</td>
<td>INV</td>
<td>→∞</td>
<td>→∞</td>
<td>→∞</td>
<td>→∞</td>
<td>→∞</td>
<td>NaN</td>
</tr>
<tr>
<td>-F</td>
<td>+∞</td>
<td>± F or 0</td>
<td>src2</td>
<td>src2</td>
<td>-F</td>
<td>→∞</td>
<td>NaN</td>
</tr>
<tr>
<td>-0</td>
<td>+∞</td>
<td>src1</td>
<td>± 0</td>
<td>-0</td>
<td>src1</td>
<td>→∞</td>
<td>NaN</td>
</tr>
<tr>
<td>+0</td>
<td>+∞</td>
<td>src1</td>
<td>+0</td>
<td>± 0</td>
<td>src1</td>
<td>→∞</td>
<td>NaN</td>
</tr>
<tr>
<td>+F</td>
<td>+∞</td>
<td>+F</td>
<td>src2</td>
<td>src2</td>
<td>± F or ± 0</td>
<td>→∞</td>
<td>NaN</td>
</tr>
<tr>
<td>+∞</td>
<td>+∞</td>
<td>+∞</td>
<td>+∞</td>
<td>+∞</td>
<td>+∞</td>
<td>INV</td>
<td>NaN</td>
</tr>
<tr>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
<td>NaN</td>
</tr>
</tbody>
</table>

Notes:
F Means finite-real number.
INV Indicates floating invalid-operation exception.

When the difference between two operands of like sign is zero, the result is +0, except for the round toward →∞ mode, in which case the result is -0. This instruction also guarantees that +0 - (-0) = +0, and that -0 - (+0) = -0.

Action:

dst ← src2 - src1;

Faults:

Floating Reserved Encoding
Floating Overflow
Floating Underflow
Floating Invalid Operation
Floating Inexact
syncf

Mnemonic:

    syncf        66F        REG        Synchronize Faults

Format:

    syncf

Description:

Waits for any faults, associated with any prior uncompleted instructions, to be generated.

Action:

    if not arithmetic_controls.nif then;
        wait until no imprecise faults can occur
        associated with any uncompleted instructions;
    end if;

Faults:
Mnemonic:

```
synld  615  REG  Synchronous Load
```

Format:

```
synld  src_addr, ---,  dst  reg
       reg       reg
       addr
```

Description:

Copies a word from the memory location specified with `src_addr` into `dst`. The reading of the memory location at `src_addr` is synchronized, where all prior memory operations have completed before the read operation is started. When the load has been successfully completed, the condition code is set to 0102. Otherwise the condition code is set to 0002.

The primary function of this instruction is to allow software to avoid bad-access fault on reading storage location which may signal bad-access. Another function of this instruction is to access the internal Interrupt Control Register.

The setting of the condition code indicates whether or not the load was completed successfully. If the load operation results in a bad access condition (e.g., reading an AP-bus interconnect register), the condition code is set to 0002 and the `dst` is undefined, but the bad-access fault is not raised.

Action:

```
if PRCB.addressing_mode = physical or
   (src_addr.tag and src_addr.ad = 0) then
   syn_addr ← src_addr.offset;
else
   syn_addr ← physical_address (src_addr);
end if;
syn_addr ← syn_addr and not 2#11#;  # force word alignment
if syn_addr = 16#FF000004# then
   dst ← interrupt_control_reg;
   AC.cc ← 2#010#;
else
   wait for all prior memory accesses to finish
   dst ← memory (syn_addr);  -- bad_access fault is disabled
   wait for completion;
   if bad_access then
      AC.cc ← 2#000#;
   else
      AC.cc ← 2#010#;
   end if;
end if;
```

Faults:

```
MEMORY FAULTS
```

Instruction Reference 18-143
synmov, synmovl, synmovq

Mnemonic:

| synmov  | 600 | REG | Synchronous Move |
| synmovl | 601 | REG | Synchronous Move Long |
| synmovq | 602 | REG | Synchronous Move Quad |

Format:

```
synmov*  dst_addr, ---, src_addr
        reg         reg
        addr       addr
```

Description:

Copies 1 (synmov), 2 (synmovl), or 4 (synmovq) words from the memory location specified with src_addr to the memory location specified with dst_addr. The writing of the memory location at src_addr is synchronized, where all prior memory operations have completed before the write operation is started. When the write operation has been successfully completed, the condition code is set to 010_2. Otherwise, the condition code is set to 000_2.

The src_addr and dst_addr specify the address of the first byte. These addresses should be for word boundaries (synmov), double-word boundaries (synmovl), or quad-word boundaries (synmovq). Otherwise, the processor forces alignment to these boundaries.

The primary function of these instructions is for sending IAC messages. Another function is to allow software to avoid bad-access fault on writing into storage location which may signal bad-access.

The setting of the condition code indicates whether or not the write operation was completed successfully. If the write operation results in a bad access condition (e.g., sending an IAC message to a busy BXU), the condition code is set to 000_2, but the Bad Access Fault is not raised.

Address FF000004_{16} is used in synmov to modify the internal Interrupt Control Register. Address FF000010_{16} is used in synmovq to send an IAC message to the processor executing the instruction.
Action:

```pseudo
synmov:

case instruction is
-- length of the memory operand in bytes
when synmov => length ← 4;
when synmovl => length ← 8;
when synmovq => length ← 16;
end case;
src_value ← memory(src_addr, length)
if PRCB.addressing_mode = physical or
  (src_addr.ad.tag = 1 and src_addr.ad = 0 then
  syn_addr ← dst_addr;
else
  syn_addr ← physical_address (dst_addr);
end if;
< tempa and not (length-1); -- force alignment
if syn_addr = 16#FF000004# and instruction = synmov then
  interrupt_control_reg ← memory (src_addr)
  AC.cc ← 2#010#;
elsif syn_addr = 16#FF000010# and instruction = synmovq then
  AC.cc ← 2#010#;
  use src_value as a received iac message;
else
  wait for all prior memory accesses to finish
  -- the following write is marked non-cacheable
  memory (syn_addr) ← src_value; -- bad_access fault is disable
  wait for completion;
  if bad_access then
    AC.cc ← 2#000#;
  else
    AC.cc ← 2#010#;
  end if;
end if;
```

Faults:

MEMORY FAULTS
tanr, tanrl

Mnemonics:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Op</th>
<th>Register</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>tanr</td>
<td>68E</td>
<td>REG</td>
<td>Tangent Real</td>
</tr>
<tr>
<td>tanrl</td>
<td>69E</td>
<td>REG</td>
<td>Tangent Long Real</td>
</tr>
</tbody>
</table>

Format:

\[
\text{tanr}*, \quad \text{src}, \quad \text{-}, \quad \text{dst} \quad \text{freg/flip} \rightarrow \text{freg}
\]

Description:

Computes the tangent of src and stores the result in dst. The src is an angle given in radians. The result is in the range of \(-\infty\) to \(+\infty\), inclusive.

For the tanrl instruction, if any operand references a general register, two successive registers are used.

The following table shows the results obtained when taking the tangent of various classes of numbers, assuming that neither overflow nor underflow occurs.

<table>
<thead>
<tr>
<th>Src</th>
<th>Dst</th>
</tr>
</thead>
<tbody>
<tr>
<td>(-\infty)</td>
<td>INV</td>
</tr>
<tr>
<td>(-F)</td>
<td>(-F) to (+F)</td>
</tr>
<tr>
<td>(-0)</td>
<td>(-0)</td>
</tr>
<tr>
<td>(+0)</td>
<td>(+0)</td>
</tr>
<tr>
<td>(+F)</td>
<td>(-F) to (+F)</td>
</tr>
<tr>
<td>(+\infty)</td>
<td>INV</td>
</tr>
<tr>
<td>NaN</td>
<td>NaN</td>
</tr>
</tbody>
</table>

Notes:
F Means finite-real number.
INV Indicates floating invalid-operation exception.

In the trigonometric instructions, the processor uses a value for \(\pi\) with a 66-bit mantissa which is 2 bits more than are available in the extended-real format. Section 5.8.6 gives this \(\pi\) value, along with some suggestions for representing this value in a program.

Action:

\[\text{dst} \leftarrow \text{tangent} (\text{src});\]

Faults:

Floating Reserved Encoding
Floating Underflow
Floating Invalid Operation when src is \(\infty\).
Floating Inexact when src is not 0.
Mnemonic:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>teste</td>
<td>22 COBR</td>
<td>Test For Equal</td>
</tr>
<tr>
<td>testne</td>
<td>25 COBR</td>
<td>Test For Not Equal</td>
</tr>
<tr>
<td>testl</td>
<td>24 COBR</td>
<td>Test For Less</td>
</tr>
<tr>
<td>testle</td>
<td>26 COBR</td>
<td>Test For Less or Equal</td>
</tr>
<tr>
<td>testg</td>
<td>21 COBR</td>
<td>Test For Greater</td>
</tr>
<tr>
<td>testge</td>
<td>23 COBR</td>
<td>Test For Greater or Equal</td>
</tr>
<tr>
<td>testo</td>
<td>27 COBR</td>
<td>Test For Ordered</td>
</tr>
<tr>
<td>testno</td>
<td>20 COBR</td>
<td>Test For Unordered</td>
</tr>
</tbody>
</table>

Format:

```
test*  ---,  ---,  dst  
        reg
```

Description:

Stores a 1 (for true) in `dst` if the logical AND of the condition code and the mask-part of the opcode is not zero, or if the condition code equals the mask-part of the opcode. Otherwise, the instruction stores a 0 (for false) in `dst`.

The following table shows the condition-code mask for each instruction:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Mask</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>testno</td>
<td>000</td>
<td>Unordered</td>
</tr>
<tr>
<td>testg</td>
<td>001</td>
<td>Greater</td>
</tr>
<tr>
<td>teste</td>
<td>010</td>
<td>Equal</td>
</tr>
<tr>
<td>testge</td>
<td>011</td>
<td>Greater or equal</td>
</tr>
<tr>
<td>testl</td>
<td>100</td>
<td>Less</td>
</tr>
<tr>
<td>testne</td>
<td>101</td>
<td>Not equal</td>
</tr>
<tr>
<td>testle</td>
<td>110</td>
<td>Less or equal</td>
</tr>
<tr>
<td>testo</td>
<td>111</td>
<td>Ordered</td>
</tr>
</tbody>
</table>

Action:

```cpp
if ((mask and AC.cc) ≠ 2#000#) or (mask # AC.cc) then
    dst ← 1; # dst set for true
else
    dst ← 0; # dst set for false
end if;
```

Faults:
wait

Mnemonic:

\[
\text{wait} \quad 669 \quad \text{REG} \quad \text{Wait}
\]

Format:

\[
\begin{align*}
\text{wait} & \quad \text{sem} \_\text{ad}, & \quad \text{---}, & \quad \text{---} \\
\text{reg} & \quad \text{AD}
\end{align*}
\]

Description:

Waits on the semaphore. The \textit{sem\_ad} contains the AD of the semaphore.

If the queue tail is non-zero or the count is zero, the process is suspended and enqueued on the semaphore. Otherwise, the count is decremented by one and execution of the process continues.

The process remains queued on the semaphore until it is dequeued by a signal instruction. The process is then dequeued and rescheduled at its dispatching port.

Action:

\[
\begin{align*}
\text{if} \ &\text{not} \ \text{sem} \_\text{ad}.\text{tag} \ \text{then} \\
\ &\text{raise invalid-AD fault;} \\
\text{elseif} \ &\text{not} \ \text{sem} \_\text{ad}.\text{type\_rights}_2 \ \text{then} \\
\ &\text{raise type-rights fault;} \\
\text{end if;} \\
\text{sem} \_\text{desc\_offset} &\leftarrow \text{sem} \_\text{ad}.\text{object\_index} \ast 16; \\
\text{sem} \_\text{desc} &\leftarrow \text{atomic\_read\_ad}(\text{current\_object\_table\_ad}, \text{sem} \_\text{desc\_offset}, \text{quad\_mixed}); \\
\text{if} \ &\text{sem} \_\text{desc}.\text{entry\_type} \neq \text{invalid\_descriptor} \ \text{then} \\
\ &\text{atomic\_write\_va}(\text{current\_object\_table\_ad}, \text{sem} \_\text{desc\_offset} + 4, \text{mixed}) \leftarrow \text{sem}\_\text{desc}.\text{word\_1}; \\
\ &\text{raise invalid-descriptor fault;} \\
\text{elsif} \ &\text{sem} \_\text{desc}.\text{entry\_type} \neq \text{embedded\_descriptor} \ \text{or} \\
\ &\text{sem} \_\text{desc}.\text{object\_type} \neq \text{semaphore} \ \text{then} \\
\ &\text{atomic\_write\_va}(\text{current\_object\_table\_ad}, \text{sem} \_\text{desc\_offset} + 4, \text{mixed}) \leftarrow \text{sem}\_\text{desc}.\text{word\_1}; \\
\ &\text{raise type-mismatch fault;} \\
\text{end if;} \\
\text{while} \ &\text{(sem} \_\text{desc}.\text{lock\_byte} \text{and 2}\#1\#) = \text{2}\#1\# \ \text{loop} \\
\ &\text{-- wait until the semaphore is unlocked} \\
\ &\text{atomic\_write\_va}(\text{current\_object\_table\_ad}, \text{sem} \_\text{desc\_offset}, \text{word}) \leftarrow \text{sem}\_\text{desc}.\text{word\_0}; \\
\ &\text{delay;} \\
\ &\text{sem} \_\text{desc} \leftarrow \text{atomic\_read\_ad}(\text{current\_object\_table\_ad}, \text{sem} \_\text{desc\_offset}, \text{long\_mixed}); \\
\text{end loop;}
\end{align*}
\]
if sem_desc.sem_tail ≠ 0 or else sem_desc.count = 0 then
    -- lock the semaphore
    sem_desc.lock_byte ← 1;
    atomic_write_va(current_object_table_ad, sem_desc_offset, word) ← semd_desc.word_0;
    suspend current process
    enqueue current process on the semaphore queue;
    -- unlock the semaphore
    sema_desc ← sematomic_write_va(current_object_table_ad, sem_desc_offset, word);
    -- clear the lock bit
    -- processor is free now
    perform dispatch action;
else
    sem_desc.sem_count ← -1;
    atomic_write_va(current_object_table_ad, sem_desc_offset, word) ← semd_desc.word_0;
end if;

Faults:

Invalid AD
Type Rights
Type Mismatch
MEMORY FAULTS
xnor, xor

Mnemonic:

<table>
<thead>
<tr>
<th>mnemonic</th>
<th>op</th>
<th>src1</th>
<th>src2</th>
<th>dst</th>
</tr>
</thead>
<tbody>
<tr>
<td>xnor</td>
<td>589</td>
<td>reg</td>
<td>reg</td>
<td>reg</td>
</tr>
<tr>
<td>xor</td>
<td>586</td>
<td>reg</td>
<td>reg</td>
<td>reg</td>
</tr>
</tbody>
</table>

Format:

- xnor: src1, src2, dst
  - src1, src2: reg/lit
  - dst: reg
- xor: src1, src2, dst
  - src1, src2: reg/lit
  - dst: reg

Description:

Performs a bitwise XNOR (xnor instruction) or XOR (xor instruction) operation on the src2 and src1 and stores the result in dst.

Action:

- xnor: \( dst \leftarrow \text{not}(src2 \text{ or } src1) \text{ or } (src2 \text{ and } src1); \)
- xor: \( dst \leftarrow (src2 \text{ or } src1) \text{ and } (\text{not}(src2 \text{ and } src1)); \)

Faults:

See Also:

LOGCIAL
This appendix provides quick reference for the instructions and data structures.

A.1 Instruction Quick Reference

This section provides two lists of instructions: one sorted by assembly-language mnemonic and another sorted by machine-level opcode. In these lists, each entry includes the assembly-language mnemonic for an instruction; the operands (given in the required order); the machine-level opcode and instruction type (that is, REG, MEM, COBR, or CTRL); and the page number in Chapter 18 where the detailed description of the instruction is given.
### A.1.1 Instruction List by Assembler Mnemonic

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Operands</th>
<th>Opcode</th>
<th>Inst. Type</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>addc</td>
<td>src1,</td>
<td>src2,</td>
<td>dst</td>
<td>5B0</td>
</tr>
<tr>
<td>addi</td>
<td>src1,</td>
<td>src2,</td>
<td>dst</td>
<td>591</td>
</tr>
<tr>
<td>addo</td>
<td>src1,</td>
<td>src2,</td>
<td>dst</td>
<td>590</td>
</tr>
<tr>
<td>addr</td>
<td>src1,</td>
<td>src2,</td>
<td>dst</td>
<td>78F</td>
</tr>
<tr>
<td>addrl</td>
<td>src1,</td>
<td>src2,</td>
<td>dst</td>
<td>79F</td>
</tr>
<tr>
<td>alterbit</td>
<td>biapos,</td>
<td>src,</td>
<td>dst</td>
<td>58F</td>
</tr>
<tr>
<td>amplify</td>
<td>src1,</td>
<td>src2,</td>
<td>src1dst</td>
<td>653</td>
</tr>
<tr>
<td>and</td>
<td>src1,</td>
<td>src2,</td>
<td>dst</td>
<td>581</td>
</tr>
<tr>
<td>andnot</td>
<td>src1,</td>
<td>src2,</td>
<td>dst</td>
<td>582</td>
</tr>
<tr>
<td>atadd</td>
<td>src1dst,</td>
<td>src,</td>
<td>dst</td>
<td>612</td>
</tr>
<tr>
<td>atanr</td>
<td>src1,</td>
<td>src2,</td>
<td>dst</td>
<td>680</td>
</tr>
<tr>
<td>atanri</td>
<td>src1,</td>
<td>src2,</td>
<td>dst</td>
<td>690</td>
</tr>
<tr>
<td>atmmod</td>
<td>src,</td>
<td>mask,</td>
<td>src1dst</td>
<td>610</td>
</tr>
<tr>
<td>atrep</td>
<td>src1dst,</td>
<td>src,</td>
<td>dst</td>
<td>611</td>
</tr>
<tr>
<td>b</td>
<td>targ</td>
<td></td>
<td></td>
<td>08</td>
</tr>
<tr>
<td>bal</td>
<td>targ</td>
<td></td>
<td></td>
<td>0B</td>
</tr>
<tr>
<td>bx</td>
<td>targ</td>
<td></td>
<td></td>
<td>85</td>
</tr>
<tr>
<td>bbc</td>
<td>biapos,</td>
<td>src,</td>
<td>targ</td>
<td>30</td>
</tr>
<tr>
<td>bbs</td>
<td>biapos,</td>
<td>src,</td>
<td>targ</td>
<td>37</td>
</tr>
<tr>
<td>be</td>
<td>targ</td>
<td></td>
<td></td>
<td>12</td>
</tr>
<tr>
<td>bg</td>
<td>targ</td>
<td></td>
<td></td>
<td>11</td>
</tr>
<tr>
<td>bge</td>
<td>targ</td>
<td></td>
<td></td>
<td>13</td>
</tr>
<tr>
<td>bl</td>
<td>targ</td>
<td></td>
<td></td>
<td>14</td>
</tr>
<tr>
<td>ble</td>
<td>targ</td>
<td></td>
<td></td>
<td>16</td>
</tr>
<tr>
<td>bne</td>
<td>targ</td>
<td></td>
<td></td>
<td>15</td>
</tr>
<tr>
<td>bno</td>
<td>targ</td>
<td></td>
<td></td>
<td>10</td>
</tr>
<tr>
<td>bo</td>
<td>targ</td>
<td></td>
<td></td>
<td>11</td>
</tr>
<tr>
<td>bx</td>
<td>targ</td>
<td></td>
<td></td>
<td>84</td>
</tr>
<tr>
<td>call</td>
<td>targ</td>
<td></td>
<td></td>
<td>09</td>
</tr>
<tr>
<td>callid</td>
<td>src1,</td>
<td>src2</td>
<td></td>
<td>661</td>
</tr>
<tr>
<td>callss</td>
<td>targ</td>
<td></td>
<td></td>
<td>660</td>
</tr>
<tr>
<td>calltx</td>
<td>targ</td>
<td></td>
<td></td>
<td>86</td>
</tr>
<tr>
<td>chkbit</td>
<td>biapos,</td>
<td>src</td>
<td></td>
<td>5AE</td>
</tr>
<tr>
<td>chktag</td>
<td>src</td>
<td></td>
<td></td>
<td>5A8</td>
</tr>
<tr>
<td>classr</td>
<td>src</td>
<td></td>
<td></td>
<td>68F</td>
</tr>
<tr>
<td>classri</td>
<td>src</td>
<td></td>
<td></td>
<td>69F</td>
</tr>
<tr>
<td>clrbt</td>
<td>biapos,</td>
<td>src,</td>
<td>dst</td>
<td>58C</td>
</tr>
<tr>
<td>cmpdeci</td>
<td>src1,</td>
<td>src2,</td>
<td>dst</td>
<td>5A7</td>
</tr>
<tr>
<td>cmpdeo</td>
<td>src1,</td>
<td>src2,</td>
<td>dst</td>
<td>5A6</td>
</tr>
<tr>
<td>cmpi</td>
<td>src1,</td>
<td>src2,</td>
<td>targ</td>
<td>5A1</td>
</tr>
<tr>
<td>cmpibc</td>
<td>src1,</td>
<td>src2,</td>
<td>targ</td>
<td>3A</td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Operands</td>
<td>Opcode</td>
<td>Inst. Type</td>
<td>Page</td>
</tr>
<tr>
<td>----------</td>
<td>----------</td>
<td>--------</td>
<td>------------</td>
<td>------</td>
</tr>
<tr>
<td>cmp1bg</td>
<td>src1,</td>
<td>39</td>
<td>COBR</td>
<td>18-40</td>
</tr>
<tr>
<td>cmp1bge</td>
<td>src1,</td>
<td>3B</td>
<td>COBR</td>
<td>18-40</td>
</tr>
<tr>
<td>cmp1bl</td>
<td>src1,</td>
<td>3C</td>
<td>COBR</td>
<td>18-40</td>
</tr>
<tr>
<td>cmp1ble</td>
<td>src1,</td>
<td>3E</td>
<td>COBR</td>
<td>18-40</td>
</tr>
<tr>
<td>cmp1bne</td>
<td>src1,</td>
<td>3D</td>
<td>COBR</td>
<td>18-40</td>
</tr>
<tr>
<td>cmp1bno</td>
<td>src1,</td>
<td>3F</td>
<td>COBR</td>
<td>18-40</td>
</tr>
<tr>
<td>cmp1incl</td>
<td>src1,</td>
<td>38</td>
<td>COBR</td>
<td>18-40</td>
</tr>
<tr>
<td>cmp1inco</td>
<td>src1,</td>
<td>3A5</td>
<td>REG</td>
<td>18-38</td>
</tr>
<tr>
<td>cmplm</td>
<td>src1,</td>
<td>3A4</td>
<td>REG</td>
<td>18-38</td>
</tr>
<tr>
<td>cmplm</td>
<td>src1,</td>
<td>5AA</td>
<td>REG</td>
<td>18-39</td>
</tr>
<tr>
<td>cmpo</td>
<td>src1,</td>
<td>5A0</td>
<td>REG</td>
<td>18-36</td>
</tr>
<tr>
<td>cmpobe</td>
<td>src1,</td>
<td>32</td>
<td>COBR</td>
<td>18-40</td>
</tr>
<tr>
<td>cmpobg</td>
<td>src1,</td>
<td>31</td>
<td>COBR</td>
<td>18-40</td>
</tr>
<tr>
<td>cmpobge</td>
<td>src1,</td>
<td>33</td>
<td>COBR</td>
<td>18-40</td>
</tr>
<tr>
<td>cmpobi</td>
<td>src1,</td>
<td>34</td>
<td>COBR</td>
<td>18-40</td>
</tr>
<tr>
<td>cmpobic</td>
<td>src1,</td>
<td>36</td>
<td>COBR</td>
<td>18-40</td>
</tr>
<tr>
<td>cmpobie</td>
<td>src1,</td>
<td>35</td>
<td>COBR</td>
<td>18-40</td>
</tr>
<tr>
<td>cmpo0e</td>
<td>src1,</td>
<td>684</td>
<td>REG</td>
<td>18-42</td>
</tr>
<tr>
<td>cmporl</td>
<td>src1,</td>
<td>694</td>
<td>REG</td>
<td>18-42</td>
</tr>
<tr>
<td>cmpr</td>
<td>src1,</td>
<td>685</td>
<td>REG</td>
<td>18-43</td>
</tr>
<tr>
<td>cmpri</td>
<td>src1,</td>
<td>695</td>
<td>REG</td>
<td>18-43</td>
</tr>
<tr>
<td>cmpstr</td>
<td>src1,</td>
<td>603</td>
<td>REG</td>
<td>18-44</td>
</tr>
<tr>
<td>concmpi</td>
<td>src1,</td>
<td>5A3</td>
<td>REG</td>
<td>18-45</td>
</tr>
<tr>
<td>concmpe</td>
<td>src1,</td>
<td>5A2</td>
<td>REG</td>
<td>18-45</td>
</tr>
<tr>
<td>condrec</td>
<td>src,</td>
<td>646</td>
<td>REG</td>
<td>18-46</td>
</tr>
<tr>
<td>condwait</td>
<td>src</td>
<td>668</td>
<td>REG</td>
<td>18-48</td>
</tr>
<tr>
<td>comr</td>
<td>src,</td>
<td>68D</td>
<td>REG</td>
<td>18-50</td>
</tr>
<tr>
<td>comri</td>
<td>src,</td>
<td>69D</td>
<td>REG</td>
<td>18-50</td>
</tr>
<tr>
<td>cmpyare</td>
<td>src1,</td>
<td>6E3</td>
<td>REG</td>
<td>18-51</td>
</tr>
<tr>
<td>cmpysre</td>
<td>src1,</td>
<td>6E2</td>
<td>REG</td>
<td>18-51</td>
</tr>
<tr>
<td>cread</td>
<td>src1,</td>
<td>648</td>
<td>REG</td>
<td>18-52</td>
</tr>
<tr>
<td>cvtadr</td>
<td>src,</td>
<td>672</td>
<td>REG</td>
<td>18-53</td>
</tr>
<tr>
<td>cvtlr</td>
<td>src,</td>
<td>675</td>
<td>REG</td>
<td>18-54</td>
</tr>
<tr>
<td>cvtlr</td>
<td>src,</td>
<td>674</td>
<td>REG</td>
<td>18-54</td>
</tr>
<tr>
<td>cvtrl</td>
<td>src,</td>
<td>6C0</td>
<td>REG</td>
<td>18-55</td>
</tr>
<tr>
<td>cvtril</td>
<td>src,</td>
<td>6C1</td>
<td>REG</td>
<td>18-55</td>
</tr>
<tr>
<td>cvtrzl</td>
<td>src,</td>
<td>6C2</td>
<td>REG</td>
<td>18-55</td>
</tr>
<tr>
<td>cvtzrll</td>
<td>src,</td>
<td>6C3</td>
<td>REG</td>
<td>18-55</td>
</tr>
<tr>
<td>daddc</td>
<td>src1,</td>
<td>642</td>
<td>REG</td>
<td>18-56</td>
</tr>
<tr>
<td>divi</td>
<td>src1,</td>
<td>74B</td>
<td>REG</td>
<td>18-57</td>
</tr>
<tr>
<td>divo</td>
<td>src1,</td>
<td>70B</td>
<td>REG</td>
<td>18-57</td>
</tr>
<tr>
<td>divr</td>
<td>src1,</td>
<td>78B</td>
<td>REG</td>
<td>18-58</td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Operands</td>
<td>Opcode</td>
<td>Inst. Type</td>
<td>Page</td>
</tr>
<tr>
<td>----------</td>
<td>----------</td>
<td>--------</td>
<td>------------</td>
<td>------</td>
</tr>
<tr>
<td>divl</td>
<td>src1,</td>
<td>src2, dst</td>
<td>79B</td>
<td>REG</td>
</tr>
<tr>
<td>dmovt</td>
<td>src,</td>
<td>dst</td>
<td>644</td>
<td>REG</td>
</tr>
<tr>
<td>dsbuc</td>
<td>src1,</td>
<td>src2, dst</td>
<td>643</td>
<td>REG</td>
</tr>
<tr>
<td>ediv</td>
<td>src1,</td>
<td>src2, dst</td>
<td>671</td>
<td>REG</td>
</tr>
<tr>
<td>emui</td>
<td>src1,</td>
<td>src2, dst</td>
<td>670</td>
<td>REG</td>
</tr>
<tr>
<td>expr</td>
<td>src,</td>
<td>dst</td>
<td>689</td>
<td>REG</td>
</tr>
<tr>
<td>exprl</td>
<td>src,</td>
<td>dst</td>
<td>699</td>
<td>REG</td>
</tr>
<tr>
<td>extract</td>
<td>bitpos,</td>
<td>len, srcidst</td>
<td>651</td>
<td>REG</td>
</tr>
<tr>
<td>faulte</td>
<td></td>
<td></td>
<td>1A</td>
<td>CTRL</td>
</tr>
<tr>
<td>faultg</td>
<td></td>
<td></td>
<td>19</td>
<td>CTRL</td>
</tr>
<tr>
<td>faultge</td>
<td></td>
<td></td>
<td>1B</td>
<td>CTRL</td>
</tr>
<tr>
<td>faulti</td>
<td></td>
<td></td>
<td>1C</td>
<td>CTRL</td>
</tr>
<tr>
<td>faultle</td>
<td></td>
<td></td>
<td>1E</td>
<td>CTRL</td>
</tr>
<tr>
<td>faultne</td>
<td></td>
<td></td>
<td>1D</td>
<td>CTRL</td>
</tr>
<tr>
<td>faultno</td>
<td></td>
<td></td>
<td>18</td>
<td>CTRL</td>
</tr>
<tr>
<td>faulto</td>
<td></td>
<td></td>
<td>1F</td>
<td>CTRL</td>
</tr>
<tr>
<td>fill</td>
<td>dst</td>
<td>value, len</td>
<td>617</td>
<td>REG</td>
</tr>
<tr>
<td>flushreg</td>
<td></td>
<td></td>
<td>66D</td>
<td>REG</td>
</tr>
<tr>
<td>fmark</td>
<td></td>
<td></td>
<td>66C</td>
<td>REG</td>
</tr>
<tr>
<td>inspacce</td>
<td>src</td>
<td>dst</td>
<td>613</td>
<td>REG</td>
</tr>
<tr>
<td>id</td>
<td>src,</td>
<td>dst</td>
<td>90</td>
<td>MEM</td>
</tr>
<tr>
<td>lda</td>
<td>src,</td>
<td>dst</td>
<td>8C</td>
<td>MEM</td>
</tr>
<tr>
<td>ldexp</td>
<td>dst</td>
<td></td>
<td>657</td>
<td>REG</td>
</tr>
<tr>
<td>ldglobals</td>
<td>src,</td>
<td>dst</td>
<td>64A</td>
<td>REG</td>
</tr>
<tr>
<td>ldlib</td>
<td>src,</td>
<td>dst</td>
<td>CO</td>
<td>MEM</td>
</tr>
<tr>
<td>ldls</td>
<td>src,</td>
<td>dst</td>
<td>C8</td>
<td>MEM</td>
</tr>
<tr>
<td>ldli</td>
<td>src,</td>
<td>dst</td>
<td>98</td>
<td>MEM</td>
</tr>
<tr>
<td>ldmi</td>
<td>src,</td>
<td>dst</td>
<td>D0</td>
<td>MEM</td>
</tr>
<tr>
<td>ldmq</td>
<td>src,</td>
<td>dst</td>
<td>D8</td>
<td>MEM</td>
</tr>
<tr>
<td>ldob</td>
<td>src,</td>
<td>dst</td>
<td>F0</td>
<td>MEM</td>
</tr>
<tr>
<td>ldos</td>
<td>src,</td>
<td>dst</td>
<td>80</td>
<td>MEM</td>
</tr>
<tr>
<td>ldphyl</td>
<td>src,</td>
<td>dst</td>
<td>88</td>
<td>MEM</td>
</tr>
<tr>
<td>ldq</td>
<td>src,</td>
<td>dst</td>
<td>614</td>
<td>REG</td>
</tr>
<tr>
<td>ldh</td>
<td>src,</td>
<td>dst</td>
<td>80</td>
<td>MEM</td>
</tr>
<tr>
<td>ldhalt</td>
<td>dst</td>
<td></td>
<td>673</td>
<td>REG</td>
</tr>
<tr>
<td>ldtydef</td>
<td>src,</td>
<td>dst</td>
<td>649</td>
<td>REG</td>
</tr>
<tr>
<td>ldv</td>
<td>src,</td>
<td>dst</td>
<td>91</td>
<td>MEM</td>
</tr>
<tr>
<td>ldvib</td>
<td>src,</td>
<td>dst</td>
<td>C1</td>
<td>MEM</td>
</tr>
<tr>
<td>ldvis</td>
<td>src,</td>
<td>dst</td>
<td>C9</td>
<td>MEM</td>
</tr>
<tr>
<td>ldvi</td>
<td>src,</td>
<td>dst</td>
<td>99</td>
<td>MEM</td>
</tr>
<tr>
<td>ldvm</td>
<td>src,</td>
<td>dst</td>
<td>D1</td>
<td>MEM</td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Operands</td>
<td>Opcode</td>
<td>Inst. Type</td>
<td>Page</td>
</tr>
<tr>
<td>----------</td>
<td>----------</td>
<td>--------</td>
<td>------------</td>
<td>------</td>
</tr>
<tr>
<td>ldvml</td>
<td>src, dst</td>
<td>D9</td>
<td>MEM</td>
<td>18-72</td>
</tr>
<tr>
<td>ldvmq</td>
<td>src, dst</td>
<td>F1</td>
<td>MEM</td>
<td>18-72</td>
</tr>
<tr>
<td>ldvob</td>
<td>src, dst</td>
<td>81</td>
<td>MEM</td>
<td>18-73</td>
</tr>
<tr>
<td>ldvos</td>
<td>src, dst</td>
<td>89</td>
<td>MEM</td>
<td>18-73</td>
</tr>
<tr>
<td>ldvq</td>
<td>src, dst</td>
<td>B1</td>
<td>MEM</td>
<td>18-73</td>
</tr>
<tr>
<td>ldvt</td>
<td>src, dst</td>
<td>A1</td>
<td>MEM</td>
<td>18-73</td>
</tr>
<tr>
<td>logbnr</td>
<td>src, dst</td>
<td>68A</td>
<td>REG</td>
<td>18-81</td>
</tr>
<tr>
<td>logbnri</td>
<td>src, dst</td>
<td>69A</td>
<td>REG</td>
<td>18-81</td>
</tr>
<tr>
<td>logepr</td>
<td>src1, src2, dst</td>
<td>681</td>
<td>REG</td>
<td>18-82</td>
</tr>
<tr>
<td>logeperl</td>
<td>src1, src2, dst</td>
<td>691</td>
<td>REG</td>
<td>18-82</td>
</tr>
<tr>
<td>logr</td>
<td>src1, src2, dst</td>
<td>682</td>
<td>REG</td>
<td>18-84</td>
</tr>
<tr>
<td>logrl</td>
<td>src1, src2, dst</td>
<td>692</td>
<td>REG</td>
<td>18-84</td>
</tr>
<tr>
<td>mark</td>
<td></td>
<td>66B</td>
<td>REG</td>
<td>18-86</td>
</tr>
<tr>
<td>modac</td>
<td>mask, src, dst</td>
<td>645</td>
<td>REG</td>
<td>18-87</td>
</tr>
<tr>
<td>modi</td>
<td>src1, src2, dst</td>
<td>749</td>
<td>REG</td>
<td>18-88</td>
</tr>
<tr>
<td>modify</td>
<td>mask, src1, src2, src/dst</td>
<td>650</td>
<td>REG</td>
<td>18-89</td>
</tr>
<tr>
<td>modpc</td>
<td>src, mask, src1, src2, src/dst</td>
<td>655</td>
<td>REG</td>
<td>18-90</td>
</tr>
<tr>
<td>modtc</td>
<td>mask, src, dst</td>
<td>654</td>
<td>REG</td>
<td>18-91</td>
</tr>
<tr>
<td>mov</td>
<td>src, dst</td>
<td>5CC</td>
<td>REG</td>
<td>18-92</td>
</tr>
<tr>
<td>movl</td>
<td>src, dst</td>
<td>5DC</td>
<td>REG</td>
<td>18-92</td>
</tr>
<tr>
<td>movm</td>
<td>src, dst</td>
<td>5CD</td>
<td>REG</td>
<td>18-93</td>
</tr>
<tr>
<td>movml</td>
<td>src, dst</td>
<td>5DD</td>
<td>REG</td>
<td>18-93</td>
</tr>
<tr>
<td>movmq</td>
<td>src, dst</td>
<td>5FD</td>
<td>REG</td>
<td>18-93</td>
</tr>
<tr>
<td>movq</td>
<td>src, dst</td>
<td>5FC</td>
<td>REG</td>
<td>18-92</td>
</tr>
<tr>
<td>movqstr</td>
<td>dst, src, len</td>
<td>604</td>
<td>REG</td>
<td>18-94</td>
</tr>
<tr>
<td>movr</td>
<td>src, dst</td>
<td>6C9</td>
<td>REG</td>
<td>18-95</td>
</tr>
<tr>
<td>movre</td>
<td>src, dst</td>
<td>6E9</td>
<td>REG</td>
<td>18-95</td>
</tr>
<tr>
<td>movrt</td>
<td>src, dst</td>
<td>6D9</td>
<td>REG</td>
<td>18-95</td>
</tr>
<tr>
<td>movstr</td>
<td>dst, src, len</td>
<td>605</td>
<td>REG</td>
<td>18-97</td>
</tr>
<tr>
<td>movt</td>
<td>src, dst</td>
<td>5EC</td>
<td>REG</td>
<td>18-92</td>
</tr>
<tr>
<td>multi</td>
<td>src1, src2, dst</td>
<td>741</td>
<td>REG</td>
<td>18-98</td>
</tr>
<tr>
<td>mulo</td>
<td>src1, src2, dst</td>
<td>701</td>
<td>REG</td>
<td>18-98</td>
</tr>
<tr>
<td>mulr</td>
<td>src1, src2, dst</td>
<td>78C</td>
<td>REG</td>
<td>18-99</td>
</tr>
<tr>
<td>mulri</td>
<td>src1, src2, dst</td>
<td>79C</td>
<td>REG</td>
<td>18-99</td>
</tr>
<tr>
<td>nand</td>
<td>src1, src2, dst</td>
<td>58E</td>
<td>REG</td>
<td>18-100</td>
</tr>
<tr>
<td>nor</td>
<td>src1, src2, dst</td>
<td>588</td>
<td>REG</td>
<td>18-101</td>
</tr>
<tr>
<td>not</td>
<td>src, dst</td>
<td>58A</td>
<td>REG</td>
<td>18-102</td>
</tr>
<tr>
<td>notand</td>
<td>src, dst</td>
<td>584</td>
<td>REG</td>
<td>18-102</td>
</tr>
<tr>
<td>notbit</td>
<td>biapos, src, dst</td>
<td>580</td>
<td>REG</td>
<td>18-103</td>
</tr>
<tr>
<td>notor</td>
<td>src1, src2, dst</td>
<td>58D</td>
<td>REG</td>
<td>18-104</td>
</tr>
<tr>
<td>or</td>
<td>src1, src2, dst</td>
<td>587</td>
<td>REG</td>
<td>18-105</td>
</tr>
<tr>
<td>ornnot</td>
<td>src1, src2, dst</td>
<td>58B</td>
<td>REG</td>
<td>18-105</td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Operands</td>
<td>Opcode</td>
<td>Inst. Type</td>
<td>Page</td>
</tr>
<tr>
<td>--------------</td>
<td>----------</td>
<td>--------</td>
<td>------------</td>
<td>--------</td>
</tr>
<tr>
<td>receive</td>
<td>src, dst</td>
<td>656</td>
<td>REG</td>
<td>18-106</td>
</tr>
<tr>
<td>remi</td>
<td>src1, src2, dst</td>
<td>748</td>
<td>REG</td>
<td>18-108</td>
</tr>
<tr>
<td>remo</td>
<td>src1, src2, dst</td>
<td>708</td>
<td>REG</td>
<td>18-108</td>
</tr>
<tr>
<td>remr</td>
<td>src1, src2, dst</td>
<td>683</td>
<td>REG</td>
<td>18-109</td>
</tr>
<tr>
<td>remri</td>
<td>src1, src2, dst</td>
<td>693</td>
<td>REG</td>
<td>18-109</td>
</tr>
<tr>
<td>restrict</td>
<td>src, src</td>
<td>652</td>
<td>REG</td>
<td>18-111</td>
</tr>
<tr>
<td>resumpres</td>
<td>src</td>
<td>664</td>
<td>REG</td>
<td>18-112</td>
</tr>
<tr>
<td>ret</td>
<td></td>
<td>0A</td>
<td>CTRL</td>
<td>18-113</td>
</tr>
<tr>
<td>rotate</td>
<td>len, src, dst</td>
<td>59D</td>
<td>REG</td>
<td>18-117</td>
</tr>
<tr>
<td>roundr</td>
<td>src, dst</td>
<td>68B</td>
<td>REG</td>
<td>18-118</td>
</tr>
<tr>
<td>roundrl</td>
<td>src, dst</td>
<td>69B</td>
<td>REG</td>
<td>18-118</td>
</tr>
<tr>
<td>savepces</td>
<td></td>
<td>666</td>
<td>REG</td>
<td>18-119</td>
</tr>
<tr>
<td>scaler</td>
<td>src1, src2, dst</td>
<td>677</td>
<td>REG</td>
<td>18-120</td>
</tr>
<tr>
<td>scalaer</td>
<td>src1, src2, dst</td>
<td>676</td>
<td>REG</td>
<td>18-120</td>
</tr>
<tr>
<td>scanbit</td>
<td>src, dst</td>
<td>641</td>
<td>REG</td>
<td>18-122</td>
</tr>
<tr>
<td>scanbyte</td>
<td>src1, src2</td>
<td>5AC</td>
<td>REG</td>
<td>18-123</td>
</tr>
<tr>
<td>schedpces</td>
<td>src</td>
<td>665</td>
<td>REG</td>
<td>18-124</td>
</tr>
<tr>
<td>send</td>
<td>dst, src1, src2</td>
<td>662</td>
<td>REG</td>
<td>18-125</td>
</tr>
<tr>
<td>sendserv</td>
<td>src</td>
<td>663</td>
<td>REG</td>
<td>18-127</td>
</tr>
<tr>
<td>setbit</td>
<td>bitpos, src, dst</td>
<td>583</td>
<td>REG</td>
<td>18-128</td>
</tr>
<tr>
<td>shil</td>
<td>len, src, dst</td>
<td>59E</td>
<td>REG</td>
<td>18-129</td>
</tr>
<tr>
<td>shlo</td>
<td>len, src, dst</td>
<td>59C</td>
<td>REG</td>
<td>18-129</td>
</tr>
<tr>
<td>shrdi</td>
<td>len, src, dst</td>
<td>59A</td>
<td>REG</td>
<td>18-129</td>
</tr>
<tr>
<td>shri</td>
<td>len, src, dst</td>
<td>59B</td>
<td>REG</td>
<td>18-129</td>
</tr>
<tr>
<td>shro</td>
<td>len, src, dst</td>
<td>598</td>
<td>REG</td>
<td>18-129</td>
</tr>
<tr>
<td>signal</td>
<td>dst</td>
<td>66A</td>
<td>REG</td>
<td>18-130</td>
</tr>
<tr>
<td>stsr</td>
<td>src, dst</td>
<td>68C</td>
<td>REG</td>
<td>18-132</td>
</tr>
<tr>
<td>stnri</td>
<td>src, dst</td>
<td>69C</td>
<td>REG</td>
<td>18-132</td>
</tr>
<tr>
<td>spanbit</td>
<td>src, dst</td>
<td>640</td>
<td>REG</td>
<td>18-133</td>
</tr>
<tr>
<td>sqarr</td>
<td>src, dst</td>
<td>688</td>
<td>REG</td>
<td>18-134</td>
</tr>
<tr>
<td>sqartli</td>
<td>src, dst</td>
<td>698</td>
<td>REG</td>
<td>18-134</td>
</tr>
<tr>
<td>st</td>
<td>src, dst</td>
<td>92</td>
<td>MEM</td>
<td>18-135</td>
</tr>
<tr>
<td>stib</td>
<td>src, dst</td>
<td>C2</td>
<td>MEM</td>
<td>18-135</td>
</tr>
<tr>
<td>stis</td>
<td>src, dst</td>
<td>CA</td>
<td>MEM</td>
<td>18-135</td>
</tr>
<tr>
<td>sti</td>
<td>src, dst</td>
<td>9A</td>
<td>MEM</td>
<td>18-135</td>
</tr>
<tr>
<td>stm</td>
<td>src, dst</td>
<td>D2</td>
<td>MEM</td>
<td>18-136</td>
</tr>
<tr>
<td>stmli</td>
<td>src, dst</td>
<td>DA</td>
<td>MEM</td>
<td>18-136</td>
</tr>
<tr>
<td>stmq</td>
<td>src, dst</td>
<td>F2</td>
<td>MEM</td>
<td>18-136</td>
</tr>
<tr>
<td>stob</td>
<td>src, dst</td>
<td>82</td>
<td>MEM</td>
<td>18-135</td>
</tr>
<tr>
<td>stos</td>
<td>src, dst</td>
<td>8A</td>
<td>MEM</td>
<td>18-135</td>
</tr>
<tr>
<td>stq</td>
<td>src, dst</td>
<td>B2</td>
<td>MEM</td>
<td>18-135</td>
</tr>
<tr>
<td>stt</td>
<td>src, dst</td>
<td>A2</td>
<td>MEM</td>
<td>18-135</td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Operands</td>
<td>Opcode</td>
<td>Inst. Type</td>
<td>Page</td>
</tr>
<tr>
<td>----------</td>
<td>----------</td>
<td>--------</td>
<td>------------</td>
<td>-------</td>
</tr>
<tr>
<td>stv</td>
<td>src, dst</td>
<td>93</td>
<td>MEM</td>
<td>18-137</td>
</tr>
<tr>
<td>stvb</td>
<td>src, dst</td>
<td>C3</td>
<td>MEM</td>
<td>18-137</td>
</tr>
<tr>
<td>stvis</td>
<td>src, dst</td>
<td>CB</td>
<td>MEM</td>
<td>18-137</td>
</tr>
<tr>
<td>stvl</td>
<td>src, dst</td>
<td>9B</td>
<td>MEM</td>
<td>18-137</td>
</tr>
<tr>
<td>stvm</td>
<td>src, dst</td>
<td>D3</td>
<td>MEM</td>
<td>18-136</td>
</tr>
<tr>
<td>stvmi</td>
<td>src, dst</td>
<td>DB</td>
<td>MEM</td>
<td>18-136</td>
</tr>
<tr>
<td>stvmq</td>
<td>src, dst</td>
<td>F3</td>
<td>MEM</td>
<td>18-136</td>
</tr>
<tr>
<td>stvob</td>
<td>src, dst</td>
<td>83</td>
<td>MEM</td>
<td>18-137</td>
</tr>
<tr>
<td>stvos</td>
<td>src, dst</td>
<td>8B</td>
<td>MEM</td>
<td>18-137</td>
</tr>
<tr>
<td>stvq</td>
<td>src, dst</td>
<td>B3</td>
<td>MEM</td>
<td>18-137</td>
</tr>
<tr>
<td>stvt</td>
<td>src, dst</td>
<td>A3</td>
<td>MEM</td>
<td>18-137</td>
</tr>
<tr>
<td>subc</td>
<td>src1, src2, dst</td>
<td>5B2</td>
<td>REG</td>
<td>18-139</td>
</tr>
<tr>
<td>subl</td>
<td>src1, src2, dst</td>
<td>593</td>
<td>REG</td>
<td>18-140</td>
</tr>
<tr>
<td>subo</td>
<td>src1, src2, dst</td>
<td>592</td>
<td>REG</td>
<td>18-140</td>
</tr>
<tr>
<td>subr</td>
<td>src1, src2, dst</td>
<td>78D</td>
<td>REG</td>
<td>18-141</td>
</tr>
<tr>
<td>subri</td>
<td>src1, src2, dst</td>
<td>79D</td>
<td>REG</td>
<td>18-141</td>
</tr>
<tr>
<td>synfc</td>
<td></td>
<td>66F</td>
<td>REG</td>
<td>18-142</td>
</tr>
<tr>
<td>synld</td>
<td>src, dst</td>
<td>615</td>
<td>REG</td>
<td>18-143</td>
</tr>
<tr>
<td>symmov</td>
<td>dst, src</td>
<td>600</td>
<td>REG</td>
<td>18-144</td>
</tr>
<tr>
<td>symmovi</td>
<td>dst, src</td>
<td>601</td>
<td>REG</td>
<td>18-144</td>
</tr>
<tr>
<td>symmovq</td>
<td>dst, src</td>
<td>602</td>
<td>REG</td>
<td>18-144</td>
</tr>
<tr>
<td>tanr</td>
<td>src, dst</td>
<td>68E</td>
<td>REG</td>
<td>18-146</td>
</tr>
<tr>
<td>tanri</td>
<td>src, dst</td>
<td>69E</td>
<td>REG</td>
<td>18-146</td>
</tr>
<tr>
<td>teste</td>
<td>dst</td>
<td>22</td>
<td>COBR</td>
<td>18-147</td>
</tr>
<tr>
<td>testg</td>
<td>dst</td>
<td>21</td>
<td>COBR</td>
<td>18-147</td>
</tr>
<tr>
<td>testge</td>
<td>dst</td>
<td>23</td>
<td>COBR</td>
<td>18-147</td>
</tr>
<tr>
<td>testi</td>
<td>dst</td>
<td>24</td>
<td>COBR</td>
<td>18-147</td>
</tr>
<tr>
<td>testle</td>
<td>dst</td>
<td>26</td>
<td>COBR</td>
<td>18-147</td>
</tr>
<tr>
<td>testne</td>
<td>dst</td>
<td>25</td>
<td>COBR</td>
<td>18-147</td>
</tr>
<tr>
<td>testno</td>
<td>dst</td>
<td>20</td>
<td>COBR</td>
<td>18-147</td>
</tr>
<tr>
<td>testo</td>
<td>dst</td>
<td>27</td>
<td>COBR</td>
<td>18-147</td>
</tr>
<tr>
<td>wait</td>
<td>src</td>
<td>669</td>
<td>REG</td>
<td>18-148</td>
</tr>
<tr>
<td>xnor</td>
<td>src1, src2, dst</td>
<td>589</td>
<td>REG</td>
<td>18-150</td>
</tr>
<tr>
<td>xor</td>
<td>src1, src2, dst</td>
<td>586</td>
<td>REG</td>
<td>18-150</td>
</tr>
</tbody>
</table>
### A.1.2 Instruction List by Opcode

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Inst. Type</th>
<th>Mnemonic</th>
<th>Operands</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>CTRL</td>
<td>b</td>
<td>targs</td>
<td>18-18</td>
</tr>
<tr>
<td>0B</td>
<td>CTRL</td>
<td>bal</td>
<td>targs</td>
<td>18-17</td>
</tr>
<tr>
<td>10</td>
<td>CTRL</td>
<td>bno</td>
<td>targs</td>
<td>18-21</td>
</tr>
<tr>
<td>11</td>
<td>CTRL</td>
<td>bg</td>
<td>targs</td>
<td>18-21</td>
</tr>
<tr>
<td>12</td>
<td>CTRL</td>
<td>be</td>
<td>targs</td>
<td>18-21</td>
</tr>
<tr>
<td>13</td>
<td>CTRL</td>
<td>bge</td>
<td>targs</td>
<td>18-21</td>
</tr>
<tr>
<td>15</td>
<td>CTRL</td>
<td>bne</td>
<td>targs</td>
<td>18-21</td>
</tr>
<tr>
<td>16</td>
<td>CTRL</td>
<td>bie</td>
<td>targs</td>
<td>18-21</td>
</tr>
<tr>
<td>17</td>
<td>CTRL</td>
<td>bo</td>
<td>targs</td>
<td>18-21</td>
</tr>
<tr>
<td>18</td>
<td>CTRL</td>
<td>faultno</td>
<td></td>
<td>18-66</td>
</tr>
<tr>
<td>19</td>
<td>CTRL</td>
<td>faultg</td>
<td></td>
<td>18-66</td>
</tr>
<tr>
<td>1A</td>
<td>CTRL</td>
<td>faulte</td>
<td></td>
<td>18-66</td>
</tr>
<tr>
<td>1B</td>
<td>CTRL</td>
<td>faultge</td>
<td></td>
<td>18-66</td>
</tr>
<tr>
<td>1C</td>
<td>CTRL</td>
<td>faultl</td>
<td></td>
<td>18-66</td>
</tr>
<tr>
<td>1D</td>
<td>CTRL</td>
<td>faultme</td>
<td></td>
<td>18-66</td>
</tr>
<tr>
<td>1E</td>
<td>CTRL</td>
<td>faultle</td>
<td></td>
<td>18-66</td>
</tr>
<tr>
<td>1F</td>
<td>CTRL</td>
<td>faulto</td>
<td></td>
<td>18-66</td>
</tr>
<tr>
<td>20</td>
<td>COBR</td>
<td>testno</td>
<td>dst</td>
<td>18-147</td>
</tr>
<tr>
<td>21</td>
<td>COBR</td>
<td>testg</td>
<td>dst</td>
<td>18-147</td>
</tr>
<tr>
<td>22</td>
<td>COBR</td>
<td>teste</td>
<td>dst</td>
<td>18-147</td>
</tr>
<tr>
<td>23</td>
<td>COBR</td>
<td>testge</td>
<td>dst</td>
<td>18-147</td>
</tr>
<tr>
<td>24</td>
<td>COBR</td>
<td>testi</td>
<td>dst</td>
<td>18-147</td>
</tr>
<tr>
<td>25</td>
<td>COBR</td>
<td>testne</td>
<td>dst</td>
<td>18-147</td>
</tr>
<tr>
<td>26</td>
<td>COBR</td>
<td>testle</td>
<td>dst</td>
<td>18-147</td>
</tr>
<tr>
<td>27</td>
<td>COBR</td>
<td>testo</td>
<td>dst</td>
<td>18-147</td>
</tr>
<tr>
<td>30</td>
<td>COBR</td>
<td>bbl</td>
<td>bupos,</td>
<td>src,</td>
</tr>
<tr>
<td>31</td>
<td>COBR</td>
<td>cmpobg</td>
<td>src1,</td>
<td>src2,</td>
</tr>
<tr>
<td>32</td>
<td>COBR</td>
<td>cmpobe</td>
<td>src1,</td>
<td>src2,</td>
</tr>
<tr>
<td>33</td>
<td>COBR</td>
<td>cmpobge</td>
<td>src1,</td>
<td>src2,</td>
</tr>
<tr>
<td>34</td>
<td>COBR</td>
<td>cmpobl</td>
<td>src1,</td>
<td>src2,</td>
</tr>
<tr>
<td>35</td>
<td>COBR</td>
<td>cmpobne</td>
<td>src1,</td>
<td>src2,</td>
</tr>
<tr>
<td>36</td>
<td>COBR</td>
<td>cmpoble</td>
<td>src1,</td>
<td>src2,</td>
</tr>
<tr>
<td>37</td>
<td>COBR</td>
<td>bbs</td>
<td>bupos,</td>
<td>src,</td>
</tr>
<tr>
<td>38</td>
<td>COBR</td>
<td>cmpibno</td>
<td>src1,</td>
<td>src2,</td>
</tr>
<tr>
<td>39</td>
<td>COBR</td>
<td>cmpibg</td>
<td>src1,</td>
<td>src2,</td>
</tr>
<tr>
<td>3A</td>
<td>COBR</td>
<td>cmpibe</td>
<td>src1,</td>
<td>src2,</td>
</tr>
<tr>
<td>3B</td>
<td>COBR</td>
<td>cmpibge</td>
<td>src1,</td>
<td>src2,</td>
</tr>
<tr>
<td>3C</td>
<td>COBR</td>
<td>cmpibl</td>
<td>src1,</td>
<td>src2,</td>
</tr>
<tr>
<td>3D</td>
<td>COBR</td>
<td>cmpibne</td>
<td>src1,</td>
<td>src2,</td>
</tr>
<tr>
<td>3E</td>
<td>COBR</td>
<td>cmpible</td>
<td>src1,</td>
<td>src2,</td>
</tr>
<tr>
<td>3F</td>
<td>COBR</td>
<td>cmpibbo</td>
<td>src1,</td>
<td>src2,</td>
</tr>
<tr>
<td>Opcode</td>
<td>Inst. Type</td>
<td>Mnemonic</td>
<td>Operands</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>------------</td>
<td>----------</td>
<td>----------</td>
<td>------</td>
</tr>
<tr>
<td>80</td>
<td>MEM</td>
<td>ldob</td>
<td>src, dst</td>
<td>18-71</td>
</tr>
<tr>
<td>81</td>
<td>MEM</td>
<td>ldvob</td>
<td>src, dst</td>
<td>18-73</td>
</tr>
<tr>
<td>83</td>
<td>MEM</td>
<td>stvob</td>
<td>src, dst</td>
<td>18-137</td>
</tr>
<tr>
<td>85</td>
<td>MEM</td>
<td>baltx</td>
<td>targ, dst</td>
<td>18-17</td>
</tr>
<tr>
<td>86</td>
<td>MEM</td>
<td>caltx</td>
<td>targ</td>
<td>18-29</td>
</tr>
<tr>
<td>88</td>
<td>MEM</td>
<td>ldos</td>
<td>src, dst</td>
<td>18-71</td>
</tr>
<tr>
<td>89</td>
<td>MEM</td>
<td>ldvos</td>
<td>src, dst</td>
<td>18-73</td>
</tr>
<tr>
<td>8A</td>
<td>MEM</td>
<td>stos</td>
<td>src, dst</td>
<td>18-135</td>
</tr>
<tr>
<td>8B</td>
<td>MEM</td>
<td>stvos</td>
<td>src, dst</td>
<td>18-137</td>
</tr>
<tr>
<td>8C</td>
<td>MEM</td>
<td>lda</td>
<td>src</td>
<td>18-75</td>
</tr>
<tr>
<td>90</td>
<td>MEM</td>
<td>ld</td>
<td>src, dst</td>
<td>18-71</td>
</tr>
<tr>
<td>91</td>
<td>MEM</td>
<td>ldv</td>
<td>src, dst</td>
<td>18-73</td>
</tr>
<tr>
<td>92</td>
<td>MEM</td>
<td>st</td>
<td>src, dst</td>
<td>18-135</td>
</tr>
<tr>
<td>93</td>
<td>MEM</td>
<td>stv</td>
<td>src, dst</td>
<td>18-137</td>
</tr>
<tr>
<td>98</td>
<td>MEM</td>
<td>ldl</td>
<td>src, dst</td>
<td>18-71</td>
</tr>
<tr>
<td>99</td>
<td>MEM</td>
<td>ldvi</td>
<td>src, dst</td>
<td>18-73</td>
</tr>
<tr>
<td>9A</td>
<td>MEM</td>
<td>stl</td>
<td>src, dst</td>
<td>18-135</td>
</tr>
<tr>
<td>9B</td>
<td>MEM</td>
<td>stvi</td>
<td>src, dst</td>
<td>18-137</td>
</tr>
<tr>
<td>A0</td>
<td>MEM</td>
<td>ltd</td>
<td>src, dst</td>
<td>18-71</td>
</tr>
<tr>
<td>A1</td>
<td>MEM</td>
<td>ldvt</td>
<td>src, dst</td>
<td>18-73</td>
</tr>
<tr>
<td>A2</td>
<td>MEM</td>
<td>stt</td>
<td>src, dst</td>
<td>18-135</td>
</tr>
<tr>
<td>A3</td>
<td>MEM</td>
<td>stvt</td>
<td>src, dst</td>
<td>18-137</td>
</tr>
<tr>
<td>B0</td>
<td>MEM</td>
<td>ldq</td>
<td>src, dst</td>
<td>18-71</td>
</tr>
<tr>
<td>B1</td>
<td>MEM</td>
<td>ldvq</td>
<td>src, dst</td>
<td>18-73</td>
</tr>
<tr>
<td>B2</td>
<td>MEM</td>
<td>stq</td>
<td>src, dst</td>
<td>18-135</td>
</tr>
<tr>
<td>B3</td>
<td>MEM</td>
<td>stvq</td>
<td>src, dst</td>
<td>18-137</td>
</tr>
<tr>
<td>C0</td>
<td>MEM</td>
<td>ldib</td>
<td>src, dst</td>
<td>18-71</td>
</tr>
<tr>
<td>C1</td>
<td>MEM</td>
<td>ldvib</td>
<td>src, dst</td>
<td>18-73</td>
</tr>
<tr>
<td>C2</td>
<td>MEM</td>
<td>stlib</td>
<td>src, dst</td>
<td>18-135</td>
</tr>
<tr>
<td>C3</td>
<td>MEM</td>
<td>stvib</td>
<td>src, dst</td>
<td>18-137</td>
</tr>
<tr>
<td>C8</td>
<td>MEM</td>
<td>lds</td>
<td>src, dst</td>
<td>18-71</td>
</tr>
<tr>
<td>C9</td>
<td>MEM</td>
<td>ldvis</td>
<td>src, dst</td>
<td>18-73</td>
</tr>
<tr>
<td>CA</td>
<td>MEM</td>
<td>stis</td>
<td>src, dst</td>
<td>18-135</td>
</tr>
<tr>
<td>CB</td>
<td>MEM</td>
<td>stvis</td>
<td>src, dst</td>
<td>18-137</td>
</tr>
<tr>
<td>D0</td>
<td>MEM</td>
<td>ldm</td>
<td>src, dst</td>
<td>18-72</td>
</tr>
<tr>
<td>D1</td>
<td>MEM</td>
<td>ldvm</td>
<td>src, dst</td>
<td>18-72</td>
</tr>
<tr>
<td>D2</td>
<td>MEM</td>
<td>stm</td>
<td>src, dst</td>
<td>18-136</td>
</tr>
<tr>
<td>D3</td>
<td>MEM</td>
<td>stvm</td>
<td>src, dst</td>
<td>18-136</td>
</tr>
<tr>
<td>D8</td>
<td>MEM</td>
<td>ldml</td>
<td>src, dst</td>
<td>18-72</td>
</tr>
<tr>
<td>D9</td>
<td>MEM</td>
<td>ldvml</td>
<td>src, dst</td>
<td>18-72</td>
</tr>
<tr>
<td>DA</td>
<td>MEM</td>
<td>stml</td>
<td>src, dst</td>
<td>18-136</td>
</tr>
<tr>
<td>DB</td>
<td>MEM</td>
<td>stvml</td>
<td>src, dst</td>
<td>18-136</td>
</tr>
</tbody>
</table>

Instruction and Data Structure Quick Reference A-9
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Inst. Type</th>
<th>Mnemonic</th>
<th>Operands</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>F0</td>
<td>MEM</td>
<td>ldmq</td>
<td>src, dst</td>
<td>18-72</td>
</tr>
<tr>
<td>F1</td>
<td>MEM</td>
<td>ldvmq</td>
<td>src, dst</td>
<td>18-72</td>
</tr>
<tr>
<td>F2</td>
<td>MEM</td>
<td>stmq</td>
<td>src, dst</td>
<td>18-136</td>
</tr>
<tr>
<td>F3</td>
<td>MEM</td>
<td>stvmq</td>
<td>src, dst</td>
<td>18-136</td>
</tr>
<tr>
<td>580</td>
<td>REG</td>
<td>notbit</td>
<td>bipos, src, dst</td>
<td>18-103</td>
</tr>
<tr>
<td>581</td>
<td>REG</td>
<td>and</td>
<td>src1, src2, dst</td>
<td>18-12</td>
</tr>
<tr>
<td>582</td>
<td>REG</td>
<td>andnot</td>
<td>src1, src2, dst</td>
<td>18-12</td>
</tr>
<tr>
<td>583</td>
<td>REG</td>
<td>setbit</td>
<td>bipos, src, dst</td>
<td>18-128</td>
</tr>
<tr>
<td>584</td>
<td>REG</td>
<td>notand</td>
<td>src, dst</td>
<td>18-102</td>
</tr>
<tr>
<td>585</td>
<td>REG</td>
<td>xor</td>
<td>src1, src2, dst</td>
<td>18-150</td>
</tr>
<tr>
<td>587</td>
<td>REG</td>
<td>or</td>
<td>src1, src2, dst</td>
<td>18-105</td>
</tr>
<tr>
<td>588</td>
<td>REG</td>
<td>nor</td>
<td>src1, src2, dst</td>
<td>18-101</td>
</tr>
<tr>
<td>589</td>
<td>REG</td>
<td>xnor</td>
<td>src1, src2, dst</td>
<td>18-150</td>
</tr>
<tr>
<td>58A</td>
<td>REG</td>
<td>not</td>
<td>src, dst</td>
<td>18-102</td>
</tr>
<tr>
<td>58B</td>
<td>REG</td>
<td>ornot</td>
<td>src1, src2, dst</td>
<td>18-105</td>
</tr>
<tr>
<td>58C</td>
<td>REG</td>
<td>circlbit</td>
<td>bipos, src, dst</td>
<td>18-35</td>
</tr>
<tr>
<td>58D</td>
<td>REG</td>
<td>notor</td>
<td>src1, src2, dst</td>
<td>18-104</td>
</tr>
<tr>
<td>58E</td>
<td>REG</td>
<td>and</td>
<td>src1, src2, dst</td>
<td>18-100</td>
</tr>
<tr>
<td>58F</td>
<td>REG</td>
<td>alterbit</td>
<td>bipos, src, dst</td>
<td>18-10</td>
</tr>
<tr>
<td>590</td>
<td>REG</td>
<td>addo</td>
<td>src1, src2, dst</td>
<td>18-8</td>
</tr>
<tr>
<td>591</td>
<td>REG</td>
<td>addl</td>
<td>src1, src2, dst</td>
<td>18-8</td>
</tr>
<tr>
<td>592</td>
<td>REG</td>
<td>subo</td>
<td>src1, src2, dst</td>
<td>18-140</td>
</tr>
<tr>
<td>593</td>
<td>REG</td>
<td>subl</td>
<td>src1, src2, dst</td>
<td>18-140</td>
</tr>
<tr>
<td>597</td>
<td>REG</td>
<td>shro</td>
<td>len, src, dst</td>
<td>18-129</td>
</tr>
<tr>
<td>59A</td>
<td>REG</td>
<td>shrdl</td>
<td>len, src, dst</td>
<td>18-129</td>
</tr>
<tr>
<td>59B</td>
<td>REG</td>
<td>shri</td>
<td>len, src, dst</td>
<td>18-129</td>
</tr>
<tr>
<td>59C</td>
<td>REG</td>
<td>shlo</td>
<td>len, src, dst</td>
<td>18-129</td>
</tr>
<tr>
<td>59D</td>
<td>REG</td>
<td>rotate</td>
<td>len, src, dst</td>
<td>18-117</td>
</tr>
<tr>
<td>59E</td>
<td>REG</td>
<td>shll</td>
<td>len, src, dst</td>
<td>18-129</td>
</tr>
<tr>
<td>5A0</td>
<td>REG</td>
<td>cmpo</td>
<td>src1, src2</td>
<td>18-36</td>
</tr>
<tr>
<td>5A1</td>
<td>REG</td>
<td>cmpi</td>
<td>src1, src2</td>
<td>18-36</td>
</tr>
<tr>
<td>5A2</td>
<td>REG</td>
<td>concmpo</td>
<td>src1, src2</td>
<td>18-45</td>
</tr>
<tr>
<td>5A3</td>
<td>REG</td>
<td>concmpi</td>
<td>src1, src2</td>
<td>18-45</td>
</tr>
<tr>
<td>5A4</td>
<td>REG</td>
<td>cmpinco</td>
<td>src1, src2, dst</td>
<td>18-38</td>
</tr>
<tr>
<td>5A5</td>
<td>REG</td>
<td>cmpincl</td>
<td>src1, src2, dst</td>
<td>18-38</td>
</tr>
<tr>
<td>5A6</td>
<td>REG</td>
<td>cmpdeco</td>
<td>src1, src2, dst</td>
<td>18-37</td>
</tr>
<tr>
<td>5A7</td>
<td>REG</td>
<td>cmpdecl</td>
<td>src1, src2, dst</td>
<td>18-37</td>
</tr>
<tr>
<td>5A8</td>
<td>REG</td>
<td>chktag</td>
<td>src</td>
<td>18-32</td>
</tr>
<tr>
<td>5AA</td>
<td>REG</td>
<td>cmpm</td>
<td>src1, src2</td>
<td>18-39</td>
</tr>
<tr>
<td>5AC</td>
<td>REG</td>
<td>scanbyte</td>
<td>src1, src2</td>
<td>18-123</td>
</tr>
<tr>
<td>5AE</td>
<td>REG</td>
<td>chkbit</td>
<td>bipos, src</td>
<td>18-31</td>
</tr>
<tr>
<td>5B0</td>
<td>REG</td>
<td>adde</td>
<td>src1, src2, dst</td>
<td>18-7</td>
</tr>
</tbody>
</table>

A-10
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Inst. Type</th>
<th>Mnemonic</th>
<th>Operands</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>5B2</td>
<td>REG</td>
<td>subc</td>
<td>src1, src2, dst</td>
<td>18-139</td>
</tr>
<tr>
<td>5CC</td>
<td>REG</td>
<td>mov</td>
<td>src, dst</td>
<td>18-92</td>
</tr>
<tr>
<td>5CD</td>
<td>REG</td>
<td>movm</td>
<td>src, dst</td>
<td>18-93</td>
</tr>
<tr>
<td>5DC</td>
<td>REG</td>
<td>movi</td>
<td>src, dst</td>
<td>18-92</td>
</tr>
<tr>
<td>5DD</td>
<td>REG</td>
<td>movml</td>
<td>src, dst</td>
<td>18-93</td>
</tr>
<tr>
<td>5EC</td>
<td>REG</td>
<td>movt</td>
<td>src, dst</td>
<td>18-92</td>
</tr>
<tr>
<td>5FC</td>
<td>REG</td>
<td>movq</td>
<td>src, dst</td>
<td>18-92</td>
</tr>
<tr>
<td>5FD</td>
<td>REG</td>
<td>movmq</td>
<td>src, dst</td>
<td>18-93</td>
</tr>
<tr>
<td>600</td>
<td>REG</td>
<td>symmov</td>
<td>dst, src</td>
<td>18-144</td>
</tr>
<tr>
<td>601</td>
<td>REG</td>
<td>symmovi</td>
<td>dst, src</td>
<td>18-144</td>
</tr>
<tr>
<td>602</td>
<td>REG</td>
<td>symmovq</td>
<td>dst, src</td>
<td>18-144</td>
</tr>
<tr>
<td>603</td>
<td>REG</td>
<td>cmpstr</td>
<td>src1, src2, len</td>
<td>18-44</td>
</tr>
<tr>
<td>604</td>
<td>REG</td>
<td>movqstr</td>
<td>dst, src, len</td>
<td>18-94</td>
</tr>
<tr>
<td>605</td>
<td>REG</td>
<td>movstr</td>
<td>dst, src, len</td>
<td>18-97</td>
</tr>
<tr>
<td>610</td>
<td>REG</td>
<td>atmmod</td>
<td>src, mask, srcdst</td>
<td>18-15</td>
</tr>
<tr>
<td>611</td>
<td>REG</td>
<td>atrep</td>
<td>srcdst, src, dst</td>
<td>18-16</td>
</tr>
<tr>
<td>612</td>
<td>REG</td>
<td>atadd</td>
<td>srcdst, src, dst</td>
<td>18-13</td>
</tr>
<tr>
<td>613</td>
<td>REG</td>
<td>inspaccc</td>
<td>src, dst</td>
<td>18-70</td>
</tr>
<tr>
<td>614</td>
<td>REG</td>
<td>ldphyc</td>
<td>src, dst</td>
<td>18-78</td>
</tr>
<tr>
<td>615</td>
<td>REG</td>
<td>synld</td>
<td>src, dst</td>
<td>18-143</td>
</tr>
<tr>
<td>617</td>
<td>REG</td>
<td>fill</td>
<td>dst, value, len</td>
<td>18-67</td>
</tr>
<tr>
<td>640</td>
<td>REG</td>
<td>spanbit</td>
<td>src, dst</td>
<td>18-133</td>
</tr>
<tr>
<td>641</td>
<td>REG</td>
<td>scanbit</td>
<td>src, dst</td>
<td>18-122</td>
</tr>
<tr>
<td>642</td>
<td>REG</td>
<td>daddc</td>
<td>src1, src2, dst</td>
<td>18-56</td>
</tr>
<tr>
<td>643</td>
<td>REG</td>
<td>dsupec</td>
<td>src1, src2, dst</td>
<td>18-60</td>
</tr>
<tr>
<td>644</td>
<td>REG</td>
<td>dmovt</td>
<td>src, dst</td>
<td>18-59</td>
</tr>
<tr>
<td>645</td>
<td>REG</td>
<td>modac</td>
<td>mask, src, dst</td>
<td>18-87</td>
</tr>
<tr>
<td>646</td>
<td>REG</td>
<td>condrec</td>
<td>src, dst</td>
<td>18-46</td>
</tr>
<tr>
<td>648</td>
<td>REG</td>
<td>cread</td>
<td>src1, src2, dst</td>
<td>18-52</td>
</tr>
<tr>
<td>649</td>
<td>REG</td>
<td>ldtypedef</td>
<td>src, dst</td>
<td>18-80</td>
</tr>
<tr>
<td>64A</td>
<td>REG</td>
<td>ldglobals</td>
<td>src, dst</td>
<td>18-77</td>
</tr>
<tr>
<td>650</td>
<td>REG</td>
<td>modify</td>
<td>mask, src, srcdst</td>
<td>18-89</td>
</tr>
<tr>
<td>651</td>
<td>REG</td>
<td>extract</td>
<td>bitpos, len, srcdst</td>
<td>18-65</td>
</tr>
<tr>
<td>652</td>
<td>REG</td>
<td>restrict</td>
<td>src, srcdst</td>
<td>18-111</td>
</tr>
<tr>
<td>653</td>
<td>REG</td>
<td>amplify</td>
<td>src1, src2, srcdst</td>
<td>18-11</td>
</tr>
<tr>
<td>654</td>
<td>REG</td>
<td>modtc</td>
<td>mask, src, dst</td>
<td>18-91</td>
</tr>
<tr>
<td>655</td>
<td>REG</td>
<td>modpc</td>
<td>mask, srcdst</td>
<td>18-90</td>
</tr>
<tr>
<td>656</td>
<td>REG</td>
<td>receive</td>
<td>src, dst</td>
<td>18-106</td>
</tr>
<tr>
<td>657</td>
<td>REG</td>
<td>ldscp</td>
<td>dst</td>
<td>18-76</td>
</tr>
<tr>
<td>660</td>
<td>REG</td>
<td>calls</td>
<td>targ</td>
<td>18-28</td>
</tr>
<tr>
<td>661</td>
<td>REG</td>
<td>calid</td>
<td>src1, src2</td>
<td>18-23</td>
</tr>
<tr>
<td>662</td>
<td>REG</td>
<td>send</td>
<td>dst, src1, src2</td>
<td>18-125</td>
</tr>
<tr>
<td>Opcode</td>
<td>Inst. Type</td>
<td>Mnemonic</td>
<td>Operands</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>------------</td>
<td>----------</td>
<td>----------</td>
<td>------</td>
</tr>
<tr>
<td>663</td>
<td>REG</td>
<td>sendserv</td>
<td>src</td>
<td>18-127</td>
</tr>
<tr>
<td>664</td>
<td>REG</td>
<td>resumpcs</td>
<td>src</td>
<td>18-112</td>
</tr>
<tr>
<td>665</td>
<td>REG</td>
<td>schedpcs</td>
<td>src</td>
<td>18-124</td>
</tr>
<tr>
<td>666</td>
<td>REG</td>
<td>savepcs</td>
<td>src</td>
<td>18-119</td>
</tr>
<tr>
<td>668</td>
<td>REG</td>
<td>condwait</td>
<td>src</td>
<td>18-48</td>
</tr>
<tr>
<td>669</td>
<td>REG</td>
<td>wait</td>
<td>src</td>
<td>18-148</td>
</tr>
<tr>
<td>66A</td>
<td>REG</td>
<td>signal</td>
<td>dst</td>
<td>18-130</td>
</tr>
<tr>
<td>66B</td>
<td>REG</td>
<td>mark</td>
<td></td>
<td>18-86</td>
</tr>
<tr>
<td>66C</td>
<td>REG</td>
<td>fmark</td>
<td></td>
<td>18-69</td>
</tr>
<tr>
<td>66D</td>
<td>REG</td>
<td>flushreg</td>
<td></td>
<td>18-68</td>
</tr>
<tr>
<td>66F</td>
<td>REG</td>
<td>syncf</td>
<td></td>
<td>18-142</td>
</tr>
<tr>
<td>670</td>
<td>REG</td>
<td>emul</td>
<td>src1, src2, dst</td>
<td>18-62</td>
</tr>
<tr>
<td>671</td>
<td>REG</td>
<td>ediv</td>
<td>src1, src2, dst</td>
<td>18-61</td>
</tr>
<tr>
<td>672</td>
<td>REG</td>
<td>cvtadr</td>
<td>src1, dst</td>
<td>18-53</td>
</tr>
<tr>
<td>673</td>
<td>REG</td>
<td>ldtime</td>
<td>dst</td>
<td>18-79</td>
</tr>
<tr>
<td>674</td>
<td>REG</td>
<td>cvtllr</td>
<td>src1, dst</td>
<td>18-54</td>
</tr>
<tr>
<td>675</td>
<td>REG</td>
<td>cvtllr</td>
<td>src1, dst</td>
<td>18-54</td>
</tr>
<tr>
<td>676</td>
<td>REG</td>
<td>scalerl</td>
<td>src1, src2, dst</td>
<td>18-120</td>
</tr>
<tr>
<td>677</td>
<td>REG</td>
<td>scaler</td>
<td>src1, src2, dst</td>
<td>18-120</td>
</tr>
<tr>
<td>680</td>
<td>REG</td>
<td>atanr</td>
<td>src1, src2, dst</td>
<td>18-14</td>
</tr>
<tr>
<td>681</td>
<td>REG</td>
<td>logepr</td>
<td>src1, src2, dst</td>
<td>18-82</td>
</tr>
<tr>
<td>682</td>
<td>REG</td>
<td>logr</td>
<td>src1, src2, dst</td>
<td>18-84</td>
</tr>
<tr>
<td>683</td>
<td>REG</td>
<td>remr</td>
<td>src1, src2, dst</td>
<td>18-109</td>
</tr>
<tr>
<td>684</td>
<td>REG</td>
<td>cmpor</td>
<td>src1, src2</td>
<td>18-42</td>
</tr>
<tr>
<td>685</td>
<td>REG</td>
<td>cmpr</td>
<td>src1, src2</td>
<td>18-43</td>
</tr>
<tr>
<td>688</td>
<td>REG</td>
<td>sqtr</td>
<td>src1, dst</td>
<td>18-134</td>
</tr>
<tr>
<td>689</td>
<td>REG</td>
<td>expr</td>
<td>src1, dst</td>
<td>18-63</td>
</tr>
<tr>
<td>68A</td>
<td>REG</td>
<td>logbnr</td>
<td>src1, dst</td>
<td>18-81</td>
</tr>
<tr>
<td>68B</td>
<td>REG</td>
<td>roundr</td>
<td>src1, dst</td>
<td>18-118</td>
</tr>
<tr>
<td>68C</td>
<td>REG</td>
<td>sinr</td>
<td>src1, dst</td>
<td>18-132</td>
</tr>
<tr>
<td>68D</td>
<td>REG</td>
<td>cosr</td>
<td>src1, dst</td>
<td>18-50</td>
</tr>
<tr>
<td>68E</td>
<td>REG</td>
<td>tanr</td>
<td>src1, dst</td>
<td>18-146</td>
</tr>
<tr>
<td>68F</td>
<td>REG</td>
<td>classr</td>
<td>src1, dst</td>
<td>18-33</td>
</tr>
<tr>
<td>690</td>
<td>REG</td>
<td>atanrl</td>
<td>src1, src2, dst</td>
<td>18-14</td>
</tr>
<tr>
<td>691</td>
<td>REG</td>
<td>logeprl</td>
<td>src1, src2, dst</td>
<td>18-82</td>
</tr>
<tr>
<td>692</td>
<td>REG</td>
<td>logrl</td>
<td>src1, src2, dst</td>
<td>18-84</td>
</tr>
<tr>
<td>693</td>
<td>REG</td>
<td>remrl</td>
<td>src1, src2, dst</td>
<td>18-109</td>
</tr>
<tr>
<td>694</td>
<td>REG</td>
<td>cmporl</td>
<td>src1, src2</td>
<td>18-42</td>
</tr>
<tr>
<td>695</td>
<td>REG</td>
<td>cmprl</td>
<td>src1, src2</td>
<td>18-43</td>
</tr>
<tr>
<td>698</td>
<td>REG</td>
<td>sqtrtl</td>
<td>src1, dst</td>
<td>18-134</td>
</tr>
<tr>
<td>699</td>
<td>REG</td>
<td>exptrl</td>
<td>src1, dst</td>
<td>18-63</td>
</tr>
<tr>
<td>69A</td>
<td>REG</td>
<td>logbnrl</td>
<td>src1, dst</td>
<td>18-81</td>
</tr>
<tr>
<td>Opcode</td>
<td>Inst. Type</td>
<td>Mnemonic</td>
<td>Operands</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>------------</td>
<td>----------</td>
<td>----------</td>
<td>------</td>
</tr>
<tr>
<td>69B</td>
<td>REG</td>
<td>roundri</td>
<td>src,</td>
<td>18-118</td>
</tr>
<tr>
<td>69C</td>
<td>REG</td>
<td>sinri</td>
<td>src,</td>
<td>18-132</td>
</tr>
<tr>
<td>69D</td>
<td>REG</td>
<td>coeri</td>
<td>src,</td>
<td>18-50</td>
</tr>
<tr>
<td>69E</td>
<td>REG</td>
<td>tanri</td>
<td>src,</td>
<td>18-146</td>
</tr>
<tr>
<td>69F</td>
<td>REG</td>
<td>classri</td>
<td>src,</td>
<td>18-33</td>
</tr>
<tr>
<td>6C0</td>
<td>REG</td>
<td>cvtri</td>
<td>src,</td>
<td>18-55</td>
</tr>
<tr>
<td>6C1</td>
<td>REG</td>
<td>cvtril</td>
<td>src,</td>
<td>18-55</td>
</tr>
<tr>
<td>6C2</td>
<td>REG</td>
<td>cvtzri</td>
<td>src,</td>
<td>18-55</td>
</tr>
<tr>
<td>6C3</td>
<td>REG</td>
<td>cvtzril</td>
<td>src,</td>
<td>18-55</td>
</tr>
<tr>
<td>6C9</td>
<td>REG</td>
<td>movr</td>
<td>src,</td>
<td>18-95</td>
</tr>
<tr>
<td>6D9</td>
<td>REG</td>
<td>movri</td>
<td>src,</td>
<td>18-95</td>
</tr>
<tr>
<td>6E2</td>
<td>REG</td>
<td>cpyrsre</td>
<td>src1,</td>
<td>18-51</td>
</tr>
<tr>
<td>6E3</td>
<td>REG</td>
<td>cpyrsre</td>
<td>src1,</td>
<td>18-51</td>
</tr>
<tr>
<td>6E9</td>
<td>REG</td>
<td>movre</td>
<td>src,</td>
<td>18-95</td>
</tr>
<tr>
<td>701</td>
<td>REG</td>
<td>mulo</td>
<td>src1,</td>
<td>18-98</td>
</tr>
<tr>
<td>708</td>
<td>REG</td>
<td>remo</td>
<td>src1,</td>
<td>18-108</td>
</tr>
<tr>
<td>70B</td>
<td>REG</td>
<td>divo</td>
<td>src1,</td>
<td>18-57</td>
</tr>
<tr>
<td>741</td>
<td>REG</td>
<td>muli</td>
<td>src1,</td>
<td>18-98</td>
</tr>
<tr>
<td>748</td>
<td>REG</td>
<td>remi</td>
<td>src1,</td>
<td>18-108</td>
</tr>
<tr>
<td>74B</td>
<td>REG</td>
<td>divi</td>
<td>src1,</td>
<td>18-57</td>
</tr>
<tr>
<td>78B</td>
<td>REG</td>
<td>divr</td>
<td>src1,</td>
<td>18-58</td>
</tr>
<tr>
<td>78C</td>
<td>REG</td>
<td>mulr</td>
<td>src1,</td>
<td>18-99</td>
</tr>
<tr>
<td>78D</td>
<td>REG</td>
<td>subr</td>
<td>src1,</td>
<td>18-141</td>
</tr>
<tr>
<td>78F</td>
<td>REG</td>
<td>addr</td>
<td>src1,</td>
<td>18-9</td>
</tr>
<tr>
<td>79B</td>
<td>REG</td>
<td>divri</td>
<td>src1,</td>
<td>18-58</td>
</tr>
<tr>
<td>79C</td>
<td>REG</td>
<td>mutri</td>
<td>src1,</td>
<td>18-99</td>
</tr>
<tr>
<td>79D</td>
<td>REG</td>
<td>subri</td>
<td>src1,</td>
<td>18-141</td>
</tr>
<tr>
<td>79F</td>
<td>REG</td>
<td>addrri</td>
<td>src1,</td>
<td>18-9</td>
</tr>
</tbody>
</table>
A.2 Summary of System Data Structures

The following pages provide a collection of the system data structures presented in this manual. They are grouped by function. The chapter reference below each data structure shows where in this manual this data structure is described.

A.2.1 Execution Environment

---

Figure A-1. Arithmetic Controls (Chapter 6)
Figure A-2. Registers Available to a Single Procedure (Chapter 6)
A.2.2 Memory Management
Figure A-4. Object Descriptor Structure (Chapter 8)

A.2.3 Processor Management
Figure A-5. PRCB (Chapter 16)
RESERVED (INITIALIZE TO 0)

Figure A-6. Processor Controls (Chapter 16)
Figure A-7. Initial Memory Image (Chapter 16)
A.2.4 Interrupt Handling

Figure A-8. Interrupt Table (Chapter 12)
LOCAL, SUPERVISOR, OR INTERRUPT STACK

31
STACK GROWTH
REGISTER SAVE AREA
FOR CURRENT FRAME
ADDITIONAL VARIABLES
AND PADDING AREA
(Optional)
0
FP
SP

INTERRUPT STACK

31
STACK GROWTH
PADDING AREA
RESUMPTION RECORD
FOR SUSPENDED INSTRUCTION
(OPTIONAL)
0
NSP*

NFP-16
NFP-12
NFP-8
NFP

SAVED PROCESS CONTROLS
SAVED ARITHMETIC CONTROLS
VECTOR NUMBER
NEW FRAME

*If the interrupt is serviced while the processor is working on another
interrupt procedure, the new stack pointer (NSP) will be the same as
the SP.

Figure A-9. Interrupt Record on Stack (Chapter 12)
A.2.5 IACs

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>MESSAGE TYPE</td>
</tr>
<tr>
<td>24-23</td>
<td>FIELD 1</td>
</tr>
<tr>
<td>16-15</td>
<td>FIELD 2</td>
</tr>
<tr>
<td>12</td>
<td>FIELD 3</td>
</tr>
<tr>
<td>8</td>
<td>FIELD 4</td>
</tr>
<tr>
<td>0</td>
<td>FIELD 5</td>
</tr>
</tbody>
</table>

Figure A-10. IAC Message Format (Chapter 10)

A.2.6 Fault Handling

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>OVERRIDE FAULT DATA</td>
</tr>
<tr>
<td>24</td>
<td>FAULT DATA</td>
</tr>
<tr>
<td>0</td>
<td>PROCESS CONTROLS</td>
</tr>
<tr>
<td>24</td>
<td>ARITHMETIC CONTROLS</td>
</tr>
<tr>
<td>0</td>
<td>ADDRESS OF FAULTING INSTRUCTION</td>
</tr>
</tbody>
</table>

Figure A-11. Fault Record (Chapter 10)
<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>OVERRIDE ENTRY</td>
<td>0</td>
</tr>
<tr>
<td>TRACE FAULT ENTRY</td>
<td>8</td>
</tr>
<tr>
<td>OPERATION FAULT ENTRY</td>
<td>16</td>
</tr>
<tr>
<td>ARITHMETIC FAULT ENTRY</td>
<td>24</td>
</tr>
<tr>
<td>FLOATING-POINT FAULT ENTRY</td>
<td>32</td>
</tr>
<tr>
<td>CONSTRAINT FAULT ENTRY</td>
<td>40</td>
</tr>
<tr>
<td>VIRTUAL-MEMORY FAULT ENTRY</td>
<td>48</td>
</tr>
<tr>
<td>PROTECTION FAULT ENTRY</td>
<td>56</td>
</tr>
<tr>
<td>MACHINE FAULT ENTRY</td>
<td>64</td>
</tr>
<tr>
<td>STRUCTURAL FAULT ENTRY</td>
<td>72</td>
</tr>
<tr>
<td>TYPE FAULT ENTRY</td>
<td>80</td>
</tr>
<tr>
<td>CONTROL STACK FAULT ENTRY</td>
<td>88</td>
</tr>
<tr>
<td>PROCESS FAULT ENTRY</td>
<td>96</td>
</tr>
<tr>
<td>DESCRIPTION FAULT ENTRY</td>
<td>104</td>
</tr>
<tr>
<td>EVENT FAULT ENTRY</td>
<td>112</td>
</tr>
<tr>
<td>120</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOCAL PROCEDURE FAULT-TABLE ENTRY</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FAULT-HANDLER PROCEDURE ADDRESS</td>
<td>0</td>
<td>0</td>
<td>n</td>
<td></td>
</tr>
<tr>
<td>Domain AD</td>
<td></td>
<td></td>
<td>n + 4</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTERDOMAIN FAULT-TABLE ENTRY</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FAULT-HANDLER PROCEDURE NUMBER</td>
<td>1</td>
<td>0</td>
<td>n</td>
<td></td>
</tr>
<tr>
<td>Domain AD</td>
<td></td>
<td></td>
<td>n + 4</td>
<td></td>
</tr>
</tbody>
</table>

Figure A-12. Fault Table and Fault-Table Entries (Chapter 10)
A.2.7 Process Management

Figure A-13. PCB (Chapter 15)
Figure A-14. Process Controls (Chapter 15)
Figure A-15. Ports (Chapter 14)
A.2.8 Trace Control

Figure A-16. Trace Controls (Chapter 11)
This appendix describes those parts of the processor design that are implementation dependent. This information is provided to facilitate the design of programs and kernel code that will be portable to other similar processors.

B.1 Architecture Restrictions

The following operational aspects are notable considerations:

1. Only the low-order 16 bits of the next-time-slice and residual-time-slice fields in the process object are used. The upper 16 bits are ignored.

2. The minimum value that can be placed in the next-time-slice field is 16 (ticks). Assigning it a value less than 16 can result in endless loops.

3. No length check is performed for port objects during implicit references (such as, dispatching) and when executing the port instructions. FIFO ports are assumed to be at least 12 bytes in length; priority ports are assumed to be at least 264 bytes in length.

4. When the addressing mode is set to physical, the inspace and ldpny instructions have an undefined effect when the address operand is a linear address, and the subsystem call and return operations have an undefined effect.

5. On all bus write operations except those of the synmov, synmovl, and synmovq instructions, the processor ignores the BADAC pin (that is, errors signaled on "normal" writes are ignored).

6. The check for out-of-range input values for the expr, exprl, logepr, and logeprl instructions is omitted; out-of-range inputs yield an undefined result.

7. Bits 5 and 6 of a machine-level instruction word in the REG and MEMB formats and bits 0 and 1 of the CTRL format are provided to designate special function registers. The processor has no special function registers.

8. Local registers 10, 11, and 12 have their tag bits forced to 0. Thus, moving an AD into any of these registers cause the AD to be converted into a general data word.

9. The processor does not guarantee that the value in register 12 of the current frame is predictable.

10. Simple objects that are used as regions need not be 4K-bytes in length and need not start on a page boundary.

11. When using the REG-format instructions, the m bit for every operand that is not defined by the instruction should be set (that is, code the unused operand as an arbitrary literal). This practice may reduce overhead in some situations.
B.2 Boundary Alignment

The physical-address boundaries on which an operand begins has an impact on processor performance. For the processor, the following is true:

- An operand that spans more word boundaries than necessary (that is, addressing a 32-bit operand on a nonword boundary) suffers a moderate cost in speed because of extra bus and memory cycles.
- An operand that spans a 16-byte boundary suffers a large cost in speed.
- String operands that begin on nonword boundaries suffer a moderate cost in speed. String operands that begin on word boundaries but not on 16-byte boundaries suffer a small cost in speed.

B.3 Faults

As described in Chapter 10, the processor enters the stopped state when a fault is detected while trying to invoke a procedure as the result of a system-error interrupt. When the processor enters the stopped state in this circumstance, it asserts the FAILURE pin.

The size of resumption records conditionally placed on the stack during faults and interrupts is 16 bytes.

B.4 Physical Memory

The upper 16M bytes of physical memory are reserved for special functions of local-bus components, IACs, and the BXU.

B.5 IACs

The mechanism for sending, receiving, and handling IAC messages and the write-external-priority flag is a special implementation of the processor, and may not necessarily be implemented in compatible ways on other similar processors.

B.6 Timing

A tick is defined for as 256 external clock periods (128 internal clock periods). Thus, for a 16-MHz processor (32-MHz external clock), a tick is 8 microseconds. For a 20-MHz processor, a tick is 6.4 microseconds.

The frequency at which an idle processor checks the dispatch port is approximately once every tick.

The frequency at which a processor updates the idle-time field in the processor controls when it is counting idle time is approximately once every 32 ticks.

When the processor is spinning on a lock (that is, when executing a send, receive, or signal instruction), the frequency at which the processor tries the lock is once every tick until it is able to lock it. Provided that the execution timer and end-of-time-slice event are enabled, the process may eventually be suspended. When redispached, it will resume execution within the
instruction and the locking operation will be retried. In the other circumstances where a processor needs to lock a data structure and it is already locked, it will try the lock approximately once every tick until it can lock the data structure.

**B.7 Interrupts**

The interrupt IAC message, the interrupt pins, and the interrupt register are special implementations for the processor.

**B.8 Initialization**

The initialization mechanism and procedures described in this manual are specific to the processor.

**B.9 Multiprocessor Preemption**

The multiprocessor preemption mechanism described in Chapter 16 is specific to this processor. Also, the write external priority flag and the interim priority field in the processor controls are also specific.

**B.10 Breakpoints**

The breakpoint registers are processor specific.

**B.11 Implementation Dependent Instructions**

The synmov, synmovl, synmovq, and synld instructions are specific to this processor.

**B.12 Lock Pin**

The LOCK pin is specific to this processor.
Version Information

This release note applies to Release 1 (R1) BiiN™ Series 60/80 systems, and to BiiN™ Systems CPU Architecture Reference Manual in particular.

Installation Procedures

Not applicable to this manual.

General Caveats

None.

Software Caveats

None.

Manual Caveats

None.

References to Nonproduct Utilities

None.

Additional Information

None.
### INDEX

**A**
- AC.cc 18-3
- Access descriptor 2-7, 8-10
- Access rights 2-7
- AD 2-7
- Add instructions 4-6
- Add with Carry Instruction 4-6
- addc 4-6, 18-7
- addl, addo 4-6, 18-8
- addr, addrl 5-17, 18-9
- Addr, notation 18-2
- Address computation instructions 4-4
- alterbit 4-8, 5-16, 18-10
- amplify 4-14, 18-11
- Amplify rights instruction 4-14
- and, andnot 4-7, 18-12
- Architecture
  - implementation-dependent aspects B-1
- Arithmetic controls
  - modify arithmetic controls instruction 4-13
  - no parallel faults flag 10-13
- Arithmetic faults 10-15
- Arithmetic status field 5-11, 5-12, 5-18
- Arithmetic zero-divide fault 10-15, 18-57, 18-61, 18-88
- atadd 18-13
- atadd, atmod, atrep 4-14
- atanr, atanrl 5-18, 18-14
- atmod 18-15
- Atomic operations
  - atomic instructions 4-14
- atrep 18-16

**B**
- b 4-10, 18-18
- Bad access fault 10-21
- bal, balex 4-10, 11-4, 18-17
- bbc, bbu 4-11, 18-19
- be, bg, bge 4-11, 18-21
- Biased exponent 5-3
- Bipended Object Descriptor 8-11
- Bits and bit fields
  - bit addressing 3-5
  - bit field instructions 4-8
  - bit operation instructions 4-8
- description of 3-4
- bl, ble, bne 4-11, 18-21
- bno, bo 4-11, 5-18, 18-21
- Branch and link
  - instructions 4-10
- Branch trace
  - event flag 11-2
  - fault 10-26
  - mode flag 11-2
  - mode 11-4
- Breakpoint registers
  - description of 11-5
  - set breakpoint register IAC 11-5
- Breakpoint trace
  - event flag 11-2
  - fault 10-26, 18-69, 18-86
  - mode flag 11-2

**C**
- call 4-12, 11-4, 18-22
- Call instructions 4-12
- Call trace
  - event flag 11-2
  - fault 10-26
  - mode flag 11-2
  - mode 11-4
- calld 4-12, 11-4, 18-23
- calls 4-12, 11-3, 11-4, 18-28
- calls 4-12, 11-4, 18-29
- Check bit and branch instructions 4-11
- Check dispatch port flag 12-8
- Check process notice IAC 10-18
- Check tag instruction 4-9
- chkbit 4-8, 5-16, 18-31
- chktag 4-9, 18-32
- clssnr, clssrl 5-12, 5-18, 5-20, 18-33
- Clear, definition of 1-3
- ciritl 4-8, 18-35
- cmpdec, cmpdecu 4-9, 18-37
- cmpi 4-8, 18-36
- cmpne, cmpnbne, cmpnb, cmpble, cmplge, cmplte, cmpl, cmpnb, cmpnbne 4-11, 18-40
- cmpincl, cmpincl 4-9, 18-38
- cmpm 4-9, 18-39
- cmpo 4-8, 18-36
- cmpode, cmpode, cmpodl, cmpob, cmpobg, cmpobe 4-11, 18-40
- cmpor, cmporl 5-17, 18-42
- cmprr, cmprrl 5-17, 18-43
- cmpstr 4-9, 18-44
- Compare and branch instructions 4-11
- Compare and decrement instructions 4-9
- Compare and increment instructions 4-9
- Compare instructions 4-8
- concmpl, concmopo 4-8, 18-45
- Condition code flags
  - in floating-point compare instructions 5-18
  - in floating-point operations 5-11, 5-18
  - in test instructions 4-12
  - modification of 4-13
- Conditional branch instructions 4-11
- Conditional compare instructions 4-8
- condrec 4-16, 12-5, 18-46
- condwalt 4-16, 18-48
- Constraint faults 10-16
- Constraint range fault 10-16, 18-66
- Contents fault 10-28
- Control fault 10-25
- Control stack overflow 18-23
- Convert integer to real instructions 4-10
- Convert real to integer instructions 4-10
- cos, cosl 5-18, 18-50
- cpyrare, cpyrare 5-16, 5-20, 18-51
- cread 4-14, 18-52
- Create AD instruction 4-14
- cvtadr 4-4, 18-53
D

dadde 4-7, 18-56
Data format conversion instructions 4-10
Data structures, quick reference A-14
Data types
bits and bit fields 3-4
byte string 3-4
decimal 3-3
description of 3-1
integer 3-1
ordinal 3-2
quad word 3-4
real 3-3
triple word 3-4
Decimals

data type 3-3
instructions 4-7
Denormalized numbers
definition of 5-4
denormalization technique 5-5
Descriptor faults 10-17
Div. notation 18-2
div, divo 4-6, 18-57
Divide instructions 4-6
div, divl 5-17, 18-58
dmovt 4-7, 18-59
Domain 2-8
Domain call instruction 4-12
dube 4-7, 18-60

E

ediv 4-6, 18-61
Efla, notation 18-2
Embedded Object Descriptor 8-13
esmt 4-6, 18-62
Event fault

event notice fault 10-18
reference information 10-18
Exceptions, floating-point
See Floating-point faults
Exponent, in floating-point format 5-2
expr, expt 5-19, 18-63
Extended multiply and divide instructions 4-6
extract 4-8, 18-65

F

Fault handling
fault handler, procedures 10-8
fault level 10-7
fault masking 10-3
overview of fault-handling facilities 10-1
Fault record
description of 10-3
resumption record 10-5
saved instruction pointer 10-5
Fault table
description of 10-5
fault table entries 10-6
faults, faultline, faultl, faultle, faultg, faulte, fault, faultno 4-12, 18-66

Faults
arithmetic faults 10-15
constraint faults 10-16
descriptor faults 10-17
event faults 10-18
floating-point faults 10-19
halt action 10-10
halt 10-8
instructions 4-12
interrupts and faults 10-12
machine faults 10-21
multiple fault conditions 10-12
operation faults 10-22
overrides 10-7
parallel faults 10-13
process faults 10-23
process state after a fault 10-10
protection faults 10-24
refault operation 10-11
reference information on faults 10-14
resumption record 10-5
saved instruction pointer 10-5
standard faults 18-3
structural faults 10-25
system error interrupt 10-8, 10-10
trace faults 10-26
type faults 10-28
types and subtypes 10-1
virtual memory faults 10-29
See also Fault record
fill 4-9, 18-67
Flit, notation 18-2
Floating inexact fault 5-25, 10-19, 18-14, 18-50, 18-54, 18-63, 18-82, 18-84, 18-95, 18-118, 18-120, 18-132, 18-146
Floating inexact flag and mask 5-11, 5-25
Floating invalid-operation fault 5-23, 10-19, 18-14, 18-42, 18-50, 18-63, 18-81, 18-82, 18-84, 18-95, 18-118, 18-120, 18-132, 18-146
Floating invalid-operation flag and mask 5-11, 5-20, 5-23
Floating overflow fault 5-23, 10-19, 18-82, 18-84, 18-95, 18-118, 18-120
Floating overflow flag and mask 5-11, 5-23, 5-24
Floating point
architecture support for 5-1
arithmetic controls 5-11
arithmetic vs. non-arithmetic instructions 5-20
basic arithmetic instructions 5-17
biased exponent 5-3
branch instructions 5-17
classification instructions 5-17
comparison instructions 5-17
data movement instructions 5-16
data type conversion 5-16
denormalized numbers 5-4
decision environment for floating-point operations 5-9
exponent 5-2
exponential instructions 5-19
finite values 5-4
format of binary floating-point numbers 5-2
fraction 5-2
IEEE standard 5-1, 5-2, 5-4, 5-6, 5-14, 5-17, 5-19
infinities 5-6
instruction format 5-14
instruction operands 5-14
integer 5-2
j-bit 5-2
literals 5-14
loading and storing floating-point values 5-10
logarithmic instructions 5-19
moving floating-point values 5-11
NaN 5-4

Index
PRELIMINARY

normalized number 5-3
normalizing mode 5-12
pi 5-18
real data types 5-6
real number and NaN encodings 5-4
real number formats 5-6
real number notation 5-3
real number system 5-1
real number and NaN encodings 5-7
register alignment for floating-point values 5-9
registers, storage of floating-point numbers in 5-9
rounding control 5-13
scale instructions 5-19
sign bit 5-2
significant 5-2
summary of floating-point instructions 5-15
trigonometric instructions 5-18
zeros 5-4
Floating point faults
exceptions 5-6
Floating reserved-encoding fault 5-22, 10-19, 18-14, 18-42, 18-43, 18-50, 18-51, 18-63, 18-81, 18-82, 18-84, 18-95, 18-118, 18-120, 18-132, 18-146
Floating underflow fault 5-24, 5-25, 10-19, 18-14, 18-63, 18-82, 18-84, 18-95, 18-118, 18-120, 18-132, 18-146
Floating underflow flag and mask 5-11, 5-24
Floating zero-divide fault 5-23, 10-19, 18-81, 18-84, 18-120
Floating zero-divide flag and mask 5-11, 5-23
Floating-point
floating inexact exception 5-24
floating invalid operation exception 5-22
floating overflow exception 5-23
floating reserved encoding exception 5-22
floating underflow exception 5-24
floating zero-divide exception and fault 5-23
NaNs 5-20
real data types 3-3
underflow condition 5-25
See also Floating-point faults
Floating-point faults 18-9, 18-58, 18-99, 18-109, 18-134, 18-141
Floating-point faults 10-19
exceptions 5-21
fault handling 5-21, 5-22
floating inexact exception 5-21
floating invalid operation exception 5-21
floating overflow exception 5-21
floating reserved encoding exception 5-21
floating underflow exception 5-21
floating zero divide exception 5-21
override flags 5-23, 5-24
Floating-point normalizing mode flag 5-11, 5-12
Floating-point rounding control field 5-11
Flush local registers
instruction 4-13
flushreg 4-13, 18-68
fmark 4-13, 11-1, 11-5, 11-6, 18-69
Force Mark Instruction 4-13
Fraction, in floating-point format 5-2
Frame return status field 12-8
Freg, notation 18-2

I

IAC pin 12-6
IACs
check process notice IAC 10-18
Inexact result, definition of 5-13
Inspace 4-14, 18-70
Inspect access instruction 4-14

Instruction reference
introduction to 18-1
Notation 18-1
Instruction trace
event flag 11-2
fault 10-26
mode flag 11-2
mode 11-4
Instructions
arithmetic 4-5
bit and bit field 4-8
branch 4-10
call and return 4-12
comparison 4-8
data format conversion 4-10
data movement 4-1
debug 4-13
decimal 4-7
detailed reference information 18-1
extended arithmetic 4-6
fault instructions 4-12
instruction groups 4-1
logical 4-7
process management 4-15
quick reference A-1
string 4-9
INT0, INT1, INT2, INT3 pins 12-6
INTA pin 12-6
Integer overflow
fault 10-10, 10-15, 18-8, 18-55, 18-57, 18-98, 18-129, 18-135, 18-137, 18-140
flag 5-11, 10-15
mask 5-11, 10-15
Integer, description of 5-1
Interprocess communication instructions 4-16
Interrupt control register
addresses mapped to in physical memory 12-6
description of 12-5
uses of 12-6
Interrupt Environment Table 12-4
Interrupt handling
interrupt control register 12-5
interrupt environment table 12-4
interrupt handler procedures 12-4
interrupt stack 12-5
interrupt table sharing 12-4
interrupt table 12-2
location of interrupt handler procedures 12-4
restrictions on interrupt handler 12-4
software requirements for interrupt handling 12-1
Interrupt IAC 12-12
description of 12-6
Interrupt pins
description of 12-5
uses of 12-6
Interrupt record
description of 12-9
Interrupt stack
description of 12-5
Interrupt table
description of 12-2
interrupt table sharing 12-4
Interrupt vectors, description of 12-2
Interrupts
idle or stopped state interrupt 12-10
idle-interrupted or stopped-interrupt state interrupt 12-11
interrupt handling actions 12-7
interrupt IAC 12-6
interrupt pins 12-5
interrupt record 12-9

Index
overview of interrupt facilities 12-1
pending interrupts 12-11
priorities 12-2
process-executing state interrupt 12-7
process-interrupt state interrupt 12-9
servicing an interrupt 12-7
signaling interrupts 12-5
system-error interrupt 10-7, 10-8, 10-10, 12-7
vector 12-2
See also Interrupt handling

INT pin 12-6
Invalid AD fault 10-16, 18-11, 18-80
Invalid descriptor fault 10-17, 18-70
Invalid object table entry fault 10-29
Invalid opcode fault 10-22
Invalid operand 18-23
Invalid operand fault 10-22
Invalid PTDE fault 10-29
Invalid PTE fault 10-29

J
J-bit 5-2

L
ld, ldeb, ldls, ldl, ldob, ldos, ldq, ldt 3-4, 4-2, 5-10, 18-71
lda 4-4, 18-75
ldcap 18-76
lglobals 4-15, 18-77
ldm 18-72
ldm, ldml, ldmq 4-3
ldph 18-78
ldtdo 4-14
ldtime 4-15, 12-5, 18-79
ldtyrdef 18-80
ldv, ldvib, ldvis, ldvl, ldvob, ldvos, ldvq, ldvt 4-2
ldv, ldvib, ldvis, ldvl, ldvob, ldvos, ldvl, ldvt, ldvq 18-73
ldvm 18-74
ldvm, ldvml, ldvmq 4-3
Lifetime fault 10-24
Linear address space 2-8
Lit, notation 18-2
Literal
floating-point 5-14
Load instructions 4-2
Load type definition object instruction 4-14
logbnr, logbnrl 5-19, 18-81
logexp, logexpf 5-19, 18-82
Logical instructions 4-7
logr, logrl 5-19, 18-84

M
Machine faults 10-21
Manual
guide to 1-1
structure of 1-1
mark 4-13, 11-1, 11-5, 11-6, 18-86
Mark Instruction 4-13
Mem, notation 18-2
Mnemonic 18-2
modac 4-13, 18-87
modl 4-6, 18-88
modify 4-8, 18-89
Modify process controls instruction 4-15
Modifying trace controls instruction 4-13
modpc 4-15, 12-11, 18-90
modtc 4-13, 11-2, 18-91
Modulo instructions 4-6
mov, movl, movq, movt 3-4, 4-4, 5-11, 5-16, 18-92
Move instructions 4-4
movm, movml, movmq 4-4, 18-93
movqstr 4-9, 18-94
movr, movre, movrl 5-10, 5-11, 5-16, 5-20, 18-95
movstr 4-9, 18-97
mul, mulo 4-6, 18-98
mulr, mulrl 5-14, 5-17, 18-99
Multiply instructions 4-6
Multiprocessor preempt flag 12-8

N
nand 4-7, 18-100
NaNs
arithmetic vs. non-arithmetic instructions 5-20
classify instructions 5-18
comparison 5-17
defined 5-6
encodings 5-4, 5-7
extended-real format 5-7
invalid-operation exception 5-22
operations on 5-20
QNaN 5-6, 5-18, 5-23
QNaN, definition of 5-20
rounding 5-14
SNaN 5-6, 5-18, 5-22
SNaN, definition of 5-20
unordered 5-17
No parallel faults flag 10-13
nor 4-7, 18-101
Normalized number 5-3
not, notand 4-7, 18-102
Notation 1-2
notbit 4-8, 18-103
notor 4-7, 18-104

O
Object length fault 10-24
Object lifetime fault 18-16
Object table entry 8-11
Object usage fault 18-52
Operating system 1-1
Operation faults 10-22
or, ornot 4-7, 18-105
Ordinal, description of 3-2
Override faults
See Faults

P
Page rights
fault 10-24
Paged-Object descriptor 8-11
Pending interrupts
checking for 12-11
handling of 12-12
posting of 12-11
servicing of 12-11
PFP 12-8
Pi 5-18
PRELIMINARY

Port
instructions 4-16
PRCB
system-error fault field 10-10
system-error fault record field 10-10
Prerun trace
event flag 11-2
fault 10-26
mode flag 11-2
mode 11-4
Preserved 1-2
Process control instructions 4-15
Process management
instructions 4-15
process faults 10-23
Process notice
check process notice IAC 10-18
Process timing
time slice fault 10-23
Protection faults 10-24

Q
QNaN
See NaNs
Quad word, description of 3-4

R
Real number
encodings 5-4
system 5-1
receive 4-16, 12-4, 18-106
Refault flag 10-11
Reg. notation 18-2
Registers
flush local registers instruction 4-13
Remainder instructions 4-6
rem, rem 4-6, 18-108
remr, remrr 5-12, 5-17, 18-109
Rep rights 2-8
Rep rights fault 10-24
Representation rights 2-8
Reserved 1-2
restrict 4-14, 18-111
Restrict rights instruction 4-14
Resume flag 10-11, 12-7, 12-8
resumeprs 4-15, 12-5, 18-112
ret 4-12, 11-4, 11-7, 18-113
Return instruction 4-12
Return trace
event flag 11-2
fault 10-26
mode flag 11-2
mode 11-4
Rights 2-7
rotate 4-7, 18-117
Rotate instruction 4-6
roundr, roundrl 5-17, 18-118

S
Saved IP, for fault 10-5
saveprec 4-15, 18-119
scaler, scalerr 5-19, 5-24, 18-120
scanbit 4-8, 18-122
scanbyte 4-9, 18-123
schedprec 4-15, 18-124
Segment length fault 18-70
Semaphore
instructions for handling semaphores 4-16
send 4-16, 18-125
sendserv 4-16, 12-4, 18-127
Set, definition of 1-3
seibit 4-8, 18-128
Shift instructions 4-6
shl, shls, shr, shr, shro 4-6, 18-129
signat 4-16, 18-130
Significand, in floating-point format 5-2
Simple Object Descriptor 8-11
snr, snrll 5-18, 18-132
SNaN
See NaNs
spanbit 4-8, 18-133
sqrt, sqrtl 5-17, 18-134
st, stb, stfs, stf, stos, stq, stt 3-4, 3-5, 4-3, 5-10, 18-135
Standard faults 18-3
stm, stml, stmq 4-4, 18-136
Storage descriptor 8-11
Store instructions 4-3
String instructions 4-9
Structural faults 10-25
stv, stvib, stvis, stv, stvob, stvos, stvq, stvt 4-3
stv, stvib, stvis, stv, stvob, stvos, stv, stvt, stvq 18-137
stvm, stvml, stvmq 4-4, 18-138
subc 4-6, 18-139
subl, subo 4-6, 18-140
subr, subrl 5-17, 18-141
Subsystem not found fault 10-22
Subsystem supervisor trace
event flag 11-2
mode flag 11-2
mode 11-4
Subtract instructions 4-6
Subtract with Carry Instruction 4-6
Supervisor trace
fault 10-26
syncf 10-13, 18-142
synld 18-143
synmov, synmovl, synmovq 18-144
System error fault
See System error interrupt
System error interrupt
description of 10-8, 12-7
fault level 10-7
halt action 10-10
system-error interrupt action 10-10

T
Tagged memory 2-7
tanr, tanrl 5-18, 18-146
Terminology 1-2
Text instructions 4-12
test, tests, test, testle, testge, testo, testno 4-12, 18-147
Time slice flag 12-8
Timing flag 12-4, 12-8
Trace control flag (in domain object) 11-1, 11-3, 11-5
Trace controls
See Tracing
Trace enable flag 11-1, 11-3, 11-5, 11-6, 11-7, 12-8
Trace fault pending flag 11-1, 11-3, 11-5, 11-6, 11-7, 12-8
Trace flag (in return-status field of I0) 11-1, 11-3
Tracing
branch trace mode 11-4

Index
breakpoint registers 11-5
breakpoint trace mode 11-5
call trace mode 11-4
fault handlers, tracing with 11-7
handling multiple trace events 11-6
instruction trace mode 11-4
interrupt handlers, tracing with 11-6
modifying trace controls 11-2
overview of trace-control facilities 11-1
preretum trace handling 11-6
prereturn trace mode 11-4
return trace mode 11-4
signaling a trace event 11-5
software support required for tracing 11-1
subsystem/supervisor trace mode 11-4
trace control flag (in domain object) 11-3
trace control on subsystem/supervisor calls 11-3
trace controls word 11-2
trace controls 11-1
trace enable flag 11-3
trace event flags 11-2
trace fault handler 11-5
trace fault pending flag 11-3
trace faults 10-26, 11-1, 11-3, 11-4, 11-5
trace flag (in return-status field of 10) 11-3
trace handling action 11-6
trace mode flags 11-2
trace modes 11-3
tracing instructions 4-13
Triple word, description of 3-4
Type faults 10-28
Type mismatch fault 10-28, 18-52, 18-90, 18-112
Type rights 2-8
Type rights fault 10-24

U
Unconditional branch instructions 4-10
Unknown subsystem 18-23
Unordered
numbers 5-17

Virtual address 2-8
Virtual memory faults 10-29
Virtual memory management facilities
inspect access instruction 4-14
Virtual memory, support for 2-3

W
wait 4-16, 12-4, 18-148
Words
addressing of 3-5

X
xnor, xor 4-7, 18-150
Please use this form to help us evaluate this manual and improve the quality of future versions. Mailing instructions are on the other side of this form.

If you want to order publications, see Page ii of this manual.

Manual Title: __________________________ Revision Number (Page ii): __________________________

Please fill in the squares below with a rating of 1 to 10, with 1 being worst and 10 being best:

[ ] Technical completeness [ ] Usefulness of material for your needs
[ ] Technical accuracy [ ] Quality and relevance of examples
[ ] Readability [ ] Quality and relevance of figures
[ ] Organization

If you gave a 4 or lower in any category, please explain here:

________________________________________________________________________
________________________________________________________________________
________________________________________________________________________
________________________________________________________________________

Please list any suggestions you have for improving this manual:

________________________________________________________________________
________________________________________________________________________
________________________________________________________________________
________________________________________________________________________

Please list any technical errors you found:

________________________________________________________________________
________________________________________________________________________
________________________________________________________________________
________________________________________________________________________

Please tell us your name and address. (If you would like us to call you for more specific comments about this book, please list your phone number as well.)

Name: ____________________________________________
Address: __________________________________________
________________________________________________________________________
________________________________________________________________________

Phone (Optional): ________________________

Thank you for taking the time to fill out this form.
We’d like your comments . . .

Your comments help us produce better documentation. Please fill out the form on the reverse of this card, then fold it, tape it shut, and drop it in the mail. (Postage is free if mailed within the United States.) We will carefully review your comments. All comments and suggestions become the property of BiiN™.

Fold here

BiiN™
Technical Publications Department
2111 NE 25th Ave.
Hillsboro, OR 97124-9975