10. ARITHMETIC PROCESSOR PAGING

10.1 Introduction

BBN is designing an interface between the KA-10 arithmetic processor and core memory which we call the Pager. This device receives from the APR over a standard memory buss execute, read, write, and read-modify-write requests. It then maps the incoming virtual address into an appropriate real core address (provided the request is legal) and passes the request to the memory modules over another standard memory buss. The mapping requires about 150 nsec.

The paging hardware performs the following functions:

(1) Independently maps each 512-word block (or page) of the 262,144-word virtual address space into an absolute core location, or, if the block is not currently in core, traps to a core managing program.

(2) Provides independent protection for each 512-word page in the read, write, and execute modes.

(3) Records statistics in a Core Status Table which are useful to the core management program.

The principal advantage of paging over the current dual-protect-and-relocate scheme incorporated in the KA-10 is that each process is provided with a large, constant 262,144-word virtual machine, yet requires only those pages which are referenced during an interaction to be in core. This can significantly reduce the core memory requirements of running programs.

10.2 Mapping

It is presently impractical to keep mapping information for all 512 pages of a virtual address space in hardware because of the quantity of hardware required. For this reason, a limited number (16 originally, expandable to 32) of associative hardware registers are employed and the mapping information is kept in 512-word Page Tables in core memory. The manner in which virtual addresses are mapped into real addresses is shown in Figure 10-1.

Whenever a page not mapped by the associative registers is referenced, the pager initiates a loading sequence (requiring about three memory cycles) during which the appropriate page table entry is referenced and an associative register loaded with the required mapping information. Associative registers are reloaded in a round-robin fashion. We hold the theory that a program's memory references will be sufficiently "collected" that 16 mapping registers are enough to prevent too frequent reloading.
From Processor

- Priority Interrupt Cycle
- Key Cycle (When Examine or Deposit switch is pushed on computer console)
- Indirect Address Fetch
- Read Level (R)
- Write Level (W)
- Execute Level (E)
- Monitor Mode

Inside Pager

- These three levels are used when a trap condition arises, but not in the association process itself.
- These levels are tested against the permission bits in each Associative Register (e.g., R+RP).
- These levels are tested for equivalence with the corresponding bits in each Associative Register.

To Memory (When a match is found)

- Read Level (R+E)
- Write Level (W)
- 11 Highest Bits of Absolute Address
- 9 Lowest Bits of Absolute Address

Self-loading from page table entry when no match is found

<table>
<thead>
<tr>
<th>Virtual Page Number---9 Bits</th>
<th>1 1 1</th>
<th>Absolute Page Number 11 Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Execute Permission (EP)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Write Permission (WP)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Read Permission (RP)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Monitor Mode</td>
</tr>
</tbody>
</table>

Figure 10-1
Mapping From Virtual to Absolute Addresses
As shown in Figure 10-2, which page table is referenced during the loading sequence depends upon the memory request. There is one page table for user mode requests and three possible partial page tables for monitor mode requests. The locations of the monitor mode page tables are as follows:

First APR's Map \(3100_8\) to \(3177_8\)  
Second APR's Map \(3000_8\) to \(3077_8\)  
Common Map \(3200_8\) to \(3677_8\)  
Private Map \(700_8\) to \(777_8\) of the Process State Page

The locations of the user mode page table and of the process state page are loaded into the pager when processes are switched, as described later.

10.3 Switching Processes

The IOB reset pulse generated by CONO APR,200000 causes the pager to clear itself. Thereafter, the pager may be switched from one process to another by first storing an appropriate word in location \(71_8\) and then executing CONO 24, xxx. The pager does not interpret any of the effective address bits of the CONO and will not respond to any other I/O instructions (except IOB reset). When CONO 24, xxx is received, the pager will complete the page number dump for the old process (described later), clear itself, and reload its base registers from \(71_8\). This is shown in Figure 10-3.
User Mode

Although processes may operate in environments as large as 256 K, the Upper Bound Register may be set to exclude all memory references above 16, 32, 48, 64, 80, 96, or 112 K. Processes not requiring a large virtual address space may achieve economy by using the Upper Bound Register and merging the User Mode page table into the top of the State Page. The number of overhead pages required is then reduced from two to one.

Monitor Mode

<table>
<thead>
<tr>
<th>32 K</th>
<th>Unmapped area Absolute addresses</th>
</tr>
</thead>
<tbody>
<tr>
<td>32 K</td>
<td>Mapped individually per Processor</td>
</tr>
</tbody>
</table>

| 160 K          | Mapped commonly for all processes and all processors. Non-resident information in the Exec and Monitor is referenced via this map. The map itself is in the unmapped core area between 32008 and 37008. |

| 32 K          | Mapped privately per process |

Figure 10-2 Mapping of Virtual Addresses
CONO 2⁴, xxx causes the Pager to reload its main registers as follows:

1. Read absolute location 71₈, interpreted as below.

<table>
<thead>
<tr>
<th>XX</th>
<th>3</th>
<th>11 bits</th>
<th>x</th>
<th>5 Bits</th>
<th>11 Bits</th>
</tr>
</thead>
</table>

- **MBR (Monitor Base Register)**
  Location of the Process State Page.

- **DP (Dump Pointer)**
  The Location (MBR)·640₈+(DP) is where the next four-byte Associative Register dump will go.

- **DB (Dump Bit)**
  Enables the dumping feature

- **UBR (User Mode Base Register)**
  The location of the User Mode page table.

- **UPR (Upper Bound Register)**
  Limits legal virtual addresses to the first 16K, 32K, 48K, 64K, 80K, 96K, or 112K.

   - 000 = No restriction
   - 001 = 112K restriction
   - 010 = 96K restriction
   - 011 = 80K restriction
   - 100 = 64K restriction
   - 101 = 48K restriction
   - 110 = 32K restriction
   - 111 = 16K restriction

2. Read location (MBR)·640₈.

<table>
<thead>
<tr>
<th>9 Bits</th>
<th>9 Bits</th>
<th>x</th>
<th>17 Bits</th>
</tr>
</thead>
</table>

- **PUR (Process Use Register)**

- **AGER (AGE Register)**

*Figure 10-3*

Initializing the Pager For a New Process
10.4 The Self-Loading Sequence

When a memory request is not mapped by an associative register, the pager enters its self-loading sequence. This consists of the following steps.

1. Reading an appropriate page table entry.
2. Checking read, write, and execute protection bits for access violation.
3. Checking the directed trap bits for trap conditions.
4. Tracking down shared and indirect pointers to determine the absolute address of the page and trapping if the page is not in core.
5. Modifying the Core Status Table entry corresponding to the core address of the page and trapping if the page field is less than 208.
6. Dumping the last three and the current nine-bit virtual page numbers every fourth time a user-mode page is loaded into an associative register (only when the dumping feature is enabled). These four nine-bit bytes are stored in the Process State Page at location 6408 + contents of the dump counter register. The dump counter is a 28-position counter that assumes values between 4 and 378, so that the dump is actually into the region 6448 to 6778.

Dumping a record of the last 112 user-mode pages loaded into the associative registers (not necessarily all different pages, however, because the pager may reload the same page several times). By means of this record the working set of a process may be swapped in quickly following rescheduling.
Address Control Field—Determines the format of the 22 bit address field

- Read
- Write
- Execute

Access Permitted to page

* Hybrid or Display Processor
  Directed traps and loading information

Address of this page—22 bits

* This bit not currently assigned
  Access trap bit

- Trap to Monitor—10=trap immediately
- 01=trap after loading A.R.

Copy trap bit

11 and 00= don’t trap

Trap to User bit

* Put in SPT (if indirect) or put on drum (if private)
* Load adjacent pages when loading this one

<table>
<thead>
<tr>
<th>1 0</th>
<th>Shared Page Number</th>
<th>Unused</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>13 bits</td>
<td>9 bits</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>0 1</th>
<th>Active File Number</th>
<th>Page Number</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>13 bits</td>
<td>9 bits</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>1 1</th>
<th>Master File Number</th>
<th>Page Number</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>18 bits</td>
<td>9 bits</td>
</tr>
</tbody>
</table>

This last pointer format should not be encountered by the paging hardware; it is used only on inactive files. The Monitor converts entries of this type to shared or indirect pointers when the file is activated.

Figure 10-4
Format of Page Table Entries
I. Private pointers
II. Shared pointers
III. Indirect pointers
IV. Indirect file pointers

* These bits are ignored by the pager.
22-Bit Address Field

\[ \begin{array}{c}
1x = \text{Right-most 21 bits are a disc address} \\
00 = \text{Right-most 11 bits are a core address} \\
01 = \text{Right-most 20 bits are a drum address} \\
\end{array} \]

Origin of Shared Pointer Table is at location 20,000\(_8\). The hardware permits a length of up to 20,000\(_8\).

Figure 10-5
Private, Shared, and Indirect Mapping
By the Paging Hardware
1. Bits 0-8 of AGER replace Bits 0-8 of CST entry.

2. Bits 9-17 and 19-35 are "ORed" into Bits 9-17 and 19-35 of CST entry.

3. Write request level is "ORed" into Bit 18 of the CST entry (if the write is permitted).
If no trap condition occurs during self-loading, an associative register is loaded with the required mapping information and the pager proceeds. Note, however, that the write permission bit in an associative register is set only when both the modification bit in the Core Status Table and the write permit bit in the page table entry are set.

10.5 Pager Traps

A paging trap will occur whenever one of the following events happens:

1. The trap bits in the process page table force a trap.
2. The addressed page (or indirection page table) is not in core.
3. An illegal condition is detected.
4. The Core Status Table entry for an addressed page contains an age less than 20 (meaning that the core manager is controlling the page).

When one of the above conditions happens, the pager first stores the cause and location of the trap into the Process State Page at location 6428. The format of this word is shown in Figure 10-7. Then, if the APR operation in progress was a write, it stores the data into location 6438 of the state page. Finally, it forces the APR to execute absolute location 708. Locations 708 should contain a JSYS instruction to a trap routine.

The arrangement of the Trap Cause field was chosen so that decoding of the cause could be easily accomplished by the JFFO instruction.

To restart a process which was terminated by a pager trap, the following information is of value:

1. The program counter (PC) saved by the JSYS in location 708 is correct.
2. If the read or execute bits in 6428 of the state page are set, restart is completed by performing a JRSTF to the first location of the trap routine.
3. If the read bit is not set but the write bit is set in 6428, the data in 6438 must be written into the effective address of 6428 before returning control to the process via JRSTF.
A sample program to restart a process which was terminated by a paging trap is given below:

```
CONO 24,0 ;LOAD PAGE WITH NEW BASE REGISTERS
MOVE 1,777642 ;UPPER BOUND REGISTER, AND DUMP REGISTER
TLNE 1,12 ;GET TRAP STATUS WORD
JRST BEGIN ;SKIP IF NEITHER READ NOR EXECUTE BITS SET
MOVE 777643 ;GET DATA WORD
TLNE 1,1 ;SKIP IF USER MODE
JRST MONWR ;COMPLETE USER MODE WRITE
UMOVEM (1)
BEGIN: ;COMPLETE USER MODE WRITE
HRLZI 17,777620 ;RESTORE AC'S FOR THE PROCESS
BLT 17,17
JRSTF@777641 ;RESUME PROCESS (JSYS IN LOCATION 708)
;SAVES THE FLAGS AND PC IN 777641).
MONWR: ;COMPLETE MONITOR MODE WRITE
MOVEM (1)
JRST BEGIN
```

In Figure 10-7 the function of the PI cycle, Key Cycle, and Indirect Address Sequence bits may not be clear. A paging trap should not occur during a PI cycle if the time-sharing software is coded properly since it is impossible to recover from such a trap. The function of this bit is to notify the software that a disaster has occurred so that crash recovery may be attempted. Key Cycle traps will not occur very often under time-sharing, but we would like to be able to handle them since someone may wish to examine or deposit into the non-resident portion of the Monitor's address space. The Indirect address sequence bit is used to distinguish data reads of non-existent memory from indirect addressing reads of non-existent memory. In the former case, the software may wish to create new memory and proceed, but in the latter case, a programming error has been made.

10.6 Core Management Philosophy

Core management for processes with large virtual address spaces can prove to be a significant problem. To minimize difficulties we have designed into the Pager several features (Figure 10-6).

(1) Recording modification

Because a write request will set the modified bit in the Core Status Table, core-to-drum swaps need be performed only for pages with this bit set.
TRAP STATUS WORD

<table>
<thead>
<tr>
<th>0</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>11 Bits</td>
<td>111111</td>
</tr>
</tbody>
</table>

Trap Cause (See Below)

- Effective address of paging trap
- MM (Monitor Mode)
- E (Execute request)
- W (Write request)
- R (Read request)
- I (Indirect address sequence in progress)
- PI (Priority Interrupt cycle in progress)
- KEY (KEY cycle in progress—console Examine or Deposit switch pushed)

Interpretation of the Trap Cause Field:

Ø & 1 Copy Trap (Bit 9 set in Page Table entry

2 User Trap (Bit 8 set in Page Table entry)

3 Immediate Monitor Trap (Bits 9-10=10 in Page Table entry)

4 Illegal Read (Bit 2=0 in page table and read request)

5 Illegal Write (Bit 3=0 in page table and write request)

6 Illegal Execute (Bit 4=0 in page table and execute request)

7 Access Bit not set (Bit 12=0 in page table entry)

8 Upper Bound Register Exceeded

9 Memory request not serviced within 70 μsec

1 Indirect & 2 Private

& 3 Shared

& 4 Page Table

& 5 Excessive (Double indirection is not permitted)

& 10 Illegal

2 Private

Shared

4 On Replacement Queue (Bits Ø-6=Ø in Core Status entry)

5 Drum Write Requested (Bits Ø-6=1 in Core Status entry)

6 Not yet in core (but swap-in requested)

7 Blocked by core manager (Bits Ø-6=3 in Core Status entry)

8 Monitor after-loading trap (Bits 9-10=Ø1 in page table entry)

9 Parity error

1Ø Illegal pointer format (Bits Ø-1=11 in page table entry)

Figure 10-7

Trap Status Word Format
(2) Identifying Processes using a page
By loading the process use register (PUR) with a bit identified with the current process the Core Status Table entry for each page will contain a record of the processes which have used each page, the core management program can then discriminate pages in use by active processes from those which were used by processes now inactive.

(3) Marking time-of-last-reference
When a large process is compute bound, its "working set" will frequently change with time. By periodically incrementing the age register, the core manager can look at the Core Status Table and distinguish recently referenced pages from ones not referenced for a long time. The latter are likely to be outside current working sets and are good candidates for replacement by new pages.

(4) Recording the working set of a process
By examining the nine-bit page numbers dumped by the pager into the region 644 to 677, the core manager can make a good guess about the current working set of the process. If the process was rescheduled and swapped out of core, it may be reasonable to preload these pages into core before next scheduling the process.

(5) Provide for dual-processor operation
Because one APR may be computing for a process, while the other APR is tampering with the Core Status Table, we have included a special check in the paging hardware for ages less than 20. When the software is about to examine some entry in the Core Status Table, it may EXCH a word with the left-most five bits = 0 for the Core Status Table entry. This will prevent the other APR from inadvertently loading this page during the examination.
10. ARITHMETIC PROCESSOR PAGING

10.1 Introduction

BBN has implemented a device called the BBN Pager which is connected between the KA10 (PDP-10 arithmetic processor) and the KA10's memory port. In conjunction with a set of hardware modifications to the KA10, the BBN Pager changes the core memory mapping mechanism such that core memory is allocated and protected in 512 word pages. The address space of the machine is mapped for EXEC mode as well as USER mode with the BBN Pager. The paging mechanism can be bypassed by executing a specific CONO to the pager or by executing (or depressing) IOE reset to invoke a so called "transparent mode" for the running of the standard DEC monitors or diagnostic software.

10.2 The Associative Mapping Process

When mapping is enabled in the pager, the 9 high order virtual address bits, state of the EXEC/USER mode flip flop, and type of request (read, write, execute) from the KA10 are compared and tested with the contents of 1 to 54 (depends on pager configuration) associative registers. This comparison is performed on all associative registers simultaneously. If a match is found, the particular associative register containing the match also contains 11 bits which become the high order 11 bits of the real core address (hereafter abbreviated as R.C.A.).** The use of 11 R.C.A. high order bits permits the KA10 to reference up to 1024K* words of memory. In this simple case, the overall delay directly attributed to the pager is about 100 nanoseconds plus cable delay. The simple case is represented by Figure 10-1.

*K=1024 words

** A glossary of terms is presented at the end of this section
From KALØ

Inside BBN Pager

To Memory (When a match is found)

Priority Interrupt Cycle

Key Cycle (When Examine or Deposit Switch is pushed on computer console)

Indirect Address Fetch

Read Level(R) → Read Level(R+E)

Write Level(W) → Write Level(W)

Execute Level(E) → These levels are tested against the permission bits in each Associative Register

EXEC/USER Mode

9 Highest Bits of 18 Bit Address

These levels are tested for equivalence with the corresponding bits in each Associative Register.

9 Lowest Bits of 18 Bit Address

Bits in Associative Registers

<table>
<thead>
<tr>
<th>Virtual Page Number—9 Bits</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>Absolute Page Number 11 Bits</th>
</tr>
</thead>
</table>

Execute Permission (EP)
Write Permission (WP)
Read Permission (RP)
USER Mode (Ø for EXEC Mode)

Figure 10-1
Mapping From Virtual to Absolute Addresses (Simplest Case, Match Found in Associative Register)
10.3 USER Mode Mapping when the Association Fails

When a match is not found in an associative register (hereafter abbreviated as A.R.), the pager begins a self-loading sequence which basically involves the loading of an A.R. from information found in one or more tables in core memory. The particular A.R. to get self-loaded is determined in a very simple cyclic fashion. That is, if the last A.R. loaded was A.R. 5, the next to be loaded will be A.R. 6 (if it exists; if not, the next existing A.R. in the cyclic sequence is used) ... The average pager is configured with 16 A.R.'s which means that if the program confines most of its references to an 8K or less working set, self-loading will be invoked infrequently.

The first stage of the self-loading sequence involves reading some information from a table in core memory called the page table (hereafter abbreviated as P.T.). This table is 512 words long and is itself a page which may be anywhere in core memory. The origin of the P.T. is specified by the contents of a register in the pager called the User Mode Base Register (hereafter abbreviated as U.B.R.). The 11 bits of the U.B.R. are used as the 11 high order address bits and are concatenated with the original 9 high order address bits (on which the association failed) to reference the appropriate word in the P.T.

The word which is read from the page table is of one of four types as determined by bits 0 and 1 of the word. These types are:

00 private page
01 shared page pointer
10 indirect page pointer
11 illegal format

10.3.1 Private Page

In the simplest case of a private page type, the rightmost 11 bits contain the high order R.C.A. bits and bits 2-4 contain the read, write, execute access information which are used to self-load an associative register. The private page entry has many options which are detailed in Figure 10-2.
Entry type code 00, Private Page

Access Permitted to Page

Directed Traps and Loading Information

Location of this page--22 bits

Access permission bit

Trap to Monitor--11=trap immediately
10=trap after loading A.R.
01=and 00 = don't trap

Trap on write or read-modify-write reference (useful to make private copy of a page)

Trap to User bit

*not used by Pager hardware

Figure 10-2, Private Page Entry in P.T.
Most of the option bits cause traps to occur which cause the KAL0 to take some special action when a page is referenced in a particular way.
10.3.1.1 The Location Field

The location field is 22 bits wide. This permits the specification of where a page really is in primary, secondary, or even tertiary storage. If bits 14-17 are all 0's, the right most 11 bits contain the high order R.C.A. bits. If any of bits 14-17 are set, a page not-in-core trap will be invoked which will cause the KA10 to take special action.

10.3.1.2 Limiting the Size of the User Address Space

The pager contains a register called the Address Limit Register (A.L.R.) which is capable of restricting the legal USER mode virtual addresses to the first 16K, 32K, 48K, 64K, 80K, 96K, 112K or the entire 256K.

10.3.2 The Core Status Table

Whenever an associative register is successfully loaded, a word in the core memory status table is updated. This table contains an entry for every page of real core in the system. An entry contains information about that page related to: the relative amount of time the page has been in core (contained in a 9 bit pager register called A.G.E.R.--AGE Register), whether the page has been written into (the modification bit), and which processes (of a subset of all processes existing in the system) have referenced the page. The particular processes referencing a page are identified by bits in the process use field of the entry. These bits are updated by the contents of a 26 bit pager register called P.U.R.--Process Use Register.

The use of the core status table (C.S.T.) causes one additional read-modify-write cycle of overhead (while referencing the C.S.T.) in the self-loading sequence.

The modification bit and write permission bits at the A.R. are handled in a slightly complicated way. The modification bit is set only if the memory request which initiated the loading of an A.R. was a write or read-modify-write cycle. The modification bit is never cleared by the pager. If an A.R. is loaded due to a non-write request, the write permission bit of the A.R. is not set regardless of whether writes are permitted by the page table entry unless the page has already been modified (indicated by the modification bit already set from some previous operation) and write permission is specified by the page table entry.
(A.R. write permit + PT write permit A (WRRQ V modification bit) )
(new modification bit + old modification V (WRRQ A PT write permit) )

As a special aid for the control of shared pages, a pager trap is generated if the three high order bits of the page age field in the C.S.T. entry are all \( \emptyset \)'s. This provides a way for the core manager to defer use of a particular real core page while the page's state is being tested or changed.

The core status table starts at absolute real core location 40000. A diagram of the table and its use by the pager is shown in Figure 10-3.
Absolute Core Location
(Start of Table)
40000

Dispatched into by
Real Core Page
Number

Absolute Core Location
100000 (highest address to which
table can extend if 1024K real memory is used)

Core Status Table Entry

<table>
<thead>
<tr>
<th>9 Bits page age</th>
<th>26 process use bits</th>
</tr>
</thead>
</table>

modification bit

<table>
<thead>
<tr>
<th>9 Bits</th>
<th>26 Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 8 9 10</td>
<td>35</td>
</tr>
</tbody>
</table>

AGER Register

<table>
<thead>
<tr>
<th>9 Bits</th>
<th>26 Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 8 10</td>
<td>35</td>
</tr>
</tbody>
</table>

PUR Register

1. Bits 0 - 8 of AGER replace Bits 0 - 8 of CST entry.
2. Bits 10 - 35 are "ORed" into Bits 10 - 35 of CST entry.
3. Write request level is "ORed" into Bit 9 of the CST entry (if the write is permitted).

Figure 10-3
Pager References to the Core Status Table
10.3.3 Shared Page Pointer

The Shared Page Pointer entry in the P.T. is used for the most commonly shared pages in the system. This type of entry is detailed in Figure 10-4.

Entry Code 01, Shared Page Pointer

Directed Traps and Loading Information

| 0 | 1 | R | W | X | ** | * | Shared Page Number 13 bits | Unused * |

- **Access permission bit**
- **Trap to Monitor**: -11=trap immediately
  1Ø=trap after loading A.R.
  Ø1=and ØØ = don't trap
- Trap on write or read-modify-write reference (useful to make private copy of a page)
- Trap to User bit

Figure 10-4 Shared Page Pointer

The Shared Page Number/field is used as a dispatch into the Special Pages Table (S.P.T.) which starts at absolute core location 2Ø,ØØØ. The contents of the specified S.P.T. entry contains the page location information in bits 14-35 in the same format as a private P.T. entry bits 14-35. (see section 10.3.1.1).
10.3.4 Indirect Page Pointer

The Indirect Page Pointer entry in the P.T. is used for uncommonly shared files or processes or for indirectly referencing the dynamic address space of a file or process which is expected to change. This type of entry is detailed in Figure 10-5.

Entry Code 1Ø, Indirect Page Pointer

Read
Write
Execute

Directed Traps and Loading Information

<table>
<thead>
<tr>
<th>1</th>
<th>Ø</th>
<th>R</th>
<th>W</th>
<th>X</th>
<th>***</th>
<th>*</th>
<th>Page Table Number</th>
<th>Page Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>13</td>
<td>14</td>
<td>26</td>
<td>27</td>
<td>35</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Access permission bit

Trap to Monitor—ll=trap immediately
Ø=trap after loading A.R.
1=and ØØ = don't trap

Trap on write or read-modify-write reference (useful to make private copy of a page)

Figure 10-5 Indirect Page Pointer
The Page Table Number (P.T.N.) is used as a dispatch into S.P.T. to fetch an entry which contains the location in bits 14-35 (see section 10.3.1.1) of the indirect page table. The Page Number Field of the Indirect Page Pointer is used as a dispatch into the Indirect Page Table. The specified entry of this table can be any of the three page table entry types just described. An attempt to use indirect page pointers to a depth of more than 2 will result in a pager trap.

The access permission finally granted via Indirect Page Pointer mapping is the "AND" of the R,W,X bits and other access permissions starting with the first Indirect Page Pointer down through all P.T. entries until the destination page is found. This generally results in a reduction of the final access granted.

10.3.5 Summary of P.T. Entry Types

All three page table entry types have the virtue that the actual location of a page is kept in only one place instead of being replicated in many page tables (for example). Detailed examples of the three P.T. entries are presented in Figure 10-6.
Figure 10-6

Private, Shared, and Indirect Mapping
By the Paging Hardware
10.4 EXEC Mode Mapping

EXEC Mode mapping is really quite similar to USER Mode mapping. The major difference being that four distinct areas of the EXEC Mode address space are separately mapped and mapping of the "Resident Monitor" is separately enabled. These four areas are shown in Figure 10-7.

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>G</td>
<td>Resident Monitor Code Mapping Optional (normally not invoked)</td>
</tr>
<tr>
<td>32K</td>
<td>Mapped Individually per KAIØ processor</td>
</tr>
<tr>
<td>64K</td>
<td>Swappable Monitor Code</td>
</tr>
<tr>
<td>192K</td>
<td>Mapped Privately per process</td>
</tr>
<tr>
<td>256K</td>
<td></td>
</tr>
</tbody>
</table>

Figure 10-7 Exec Mode Address Space

The associative mapping process is exactly the same for EXEC mode as USER mode. However, most of the page table (for the self-loading sequence) for the EXEC mode address space is fixed in absolute addresses. Namely:

Optional Resident Monitor Map
(Not used unless Resident Monitor Mapping is turned on)

First KAIØ's Map
310G₈ to 3177₈

Second KAIØ's Map
370G₈ to 3777₈

Common Swappable Monitor Map
320G₈ to 3577₈

absolute Real Core locations
The area that is mapped privately per process is actually mapped by an area of the special overhead page associated with each process called the Process Storage Block (P.S.B.). The address of the P.S.B. is specified by the contents of an 11 bit pager register called the Monitor Base Register (M.B.R.). Only the highest 128 words of the P.S.B. are used for mapping purposes. The remainder is used for process specific temporary storage, stacks, and 2 more words are used by the pager. Thus locations 6000 - 7778 of the P.S.B. map the highest 64K of the EXEC mode address space.
10.5 Invoking the USER Address Space With the KA10 in EXEC Mode

There are two classes of instruction modifications which were made to the KA10 to enable the system to make references to parameters in the user's address space when the machine is in EXEC mode.

10.5.1 **UMOVEx**

The first class of instruction modifications is the UMOVEx set which forces MOVEs to and from USER space.

**UMOVE**  
User Map Move

<table>
<thead>
<tr>
<th>100</th>
<th>M</th>
<th>A</th>
<th>I</th>
<th>X</th>
<th>Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>7</td>
<td>8</td>
<td>12</td>
<td>13</td>
</tr>
</tbody>
</table>

Move one word from the source to the destination specified by M, using the user address map. The source is unaffected, the original contents of the destination are lost.

- **UMOVE**  
  User Move
- **UMOVEI**  
  User Move Immediate
- **UMOVEM**  
  User Move to Memory
- **UMOVES**  
  User Move to Self

These instructions provide a convenient way for the monitor to invoke the USER address mapping to fetch or store information into the USER address space (UMOVE or UMOVEM). UMOVEI provides a way for the monitor to do address computation using indirect addressing through the USER address space. Of course, indexing and AC references are not affected by the choice of USER map/EXEC map. However, addresses which indirect through the USER AC's are handled specially (see section 10.5.3).

10.5.2 **XCT AC, E**

The next instruction change is a modification to the XCT instruction to use the AC Field (formerly ignored) to affect which map is used.

The AC field is interpreted as shown in Figure 10-8. If the specified bit is on, use of USER address space is forced for any of the conditions indicated.
The instruction to be executed is always fetched from monitor space. To BLT a data block from a user location specified in AC left,

```
HRRI AC, FIRST
XCT 4, [BLT AC, LAST]
...
FIRST: BLOCK N
LAST = .-1
```

To BLT a data block into a user region specified by the first and last user locations in AC left and right respectively,

```
HRRM AC, INSTR
HLR AC, AC
HRLI AC, FIRST
XCT 11, INSTR
...
INSTR:  BLT AC, 0

FIRST:  BLOCK N

XCT 15, INSTR can BLT data from one place to another in the user's address space. (Useful for zeroing out a region)

To transfer a series of bytes specified by a user byte pointer in AC,

LP:  XCT 3, [ILDB AC2, AC]
     (or [IDPB AC2, AC])

UMOVLX AC, E is equivalent to XCT 15, [MOVLX AC, E].
10.5.3 Call From Monitor Flag (PC Flag Bit 7)

Bit 7 of the PC flags word is used to store the state of a flip flop named CALL FROM MONITOR. This bit is saved and restored in the same fashion as the other PC flag bits. It is cleared by MR START, and set whenever an EX JSYS (effective address<1000) is executed in EXEC mode. This bit indicates to the called JSYS routine that effective addresses, byte pointers, and BLT pointers passed as arguments should refer to the EXEC mode address space, not the current USER address space. When this bit is on, special XCT and UMOVEX references are automatically forced into the EXEC mode address space instead of the USER's space.

This feature simplifies the coding of EX JSYS routines which accept pointers as arguments and which may be called either from USER mode or EXEC mode. The routine merely makes use of any pointers with UMOVEX, or special XCT instructions, and the CALL FM MON flag automatically forces references into the correct address space.
10.5.4 Forced References to USER Space Locations 0-178

A 5 bit AC BASE REGISTER exists in the pager to provide an independent mapping mechanism for saved accumulators. This special mapping process to reference saved AC's is invoked by forced references to USER space (UMOVEX or special XCT) with addresses <208.

During the mapping process, the low 4 bits are taken from the virtual address, the next 5 bits (27-31) are supplied from the AC BASE REGISTER, the top 9 bits (18-26) are forced to 775, and EXEC mode addressing is forced. This intermediate virtual address is then passed to the pager for mapping in the standard fashion. This means that the saved accumulators are mapped into one of 32 blocks, (selected by the AC BASE REGISTER) each 16 words long, located in page 775 of the EXEC mode virtual address space. (Recall this page is mapped privately per process).

This space is ordinarily used as a stack of saved AC's. Upon entry to an EX JSYS which is pseudo-interruptable, the AC's are BLT'ed into this save region. The EX JSYS then references its own AC's in the normal fashion, and the AC's saved from the calling program via UMOVEX and XCT instructions with forced user space effective addresses <208. Pointers passed from the calling program which originally pointed into the AC's are evaluated with UMOVE or special XCT instructions, and automatically reference these saved AC's. This feature operates in the same fashion whether the calling program was USER mode or EXEC mode, i.e. the CALL FM MON flag forces special references >208 into the EXEC mode space, but special references <208 go into the saved AC stack independent of this flag.

A side effect of this feature is that forced references <208 in USER mode reference the user's shadow core. (The first 208 locations of the user's page zero).
10.6 Pager Traps

A paging trap will occur whenever one of the following events happens:

1. The trap bits in the process page table force a trap.

2. The addressed page (or indirectiong page table) is not in core.

3. An illegal condition is detected.

4. The Core Status Table entry for an addressed page contains an age with the three highest bits = 0.

When one of the above conditions happens, the pager first stores the cause and location of the trap into the P.S.B. at location 571₉. The format of this word is shown in Figure 10-9. Then, if the APR operation in progress was a write, it stores the data into location 572₉ of the P.S.B. Finally, it forces the APR to execute absolute location 70₉ (17₀₉ if second APR). Location 70₉ should contain a JSYS instruction to a trap routine.

The arrangement of the Trap Cause field was chosen so that decoding of the cause could be easily accomplished by the JFFPO instruction.

To restart a process which was terminated by a pager trap, the following information is of value:

1. The program counter (PC) saved by the JSYS at location 70₉ is correct.

2. If the read or execute bits in 571₉ of the P.S.B. are set, restart is completed by performing a JRSTF @ through the PC word saved by the JSYS at location 70₉ (17₀₉).

3. If the read bit is not set but the write bit is set in 571₉ of the P.S.B., the data in 572₉ of the P.S.B. must be written into the address in 571₉ of the P.S.B. before returning control to the process via JRSTF.
A sample program to restart a process which was terminated by a paging trap is given below:

```assembly
CONO PGR, @
MOVE 1, 777571
TLNE 1, 12
JNST BEGIN
MOVE 777572
TLNE 1, 1
JNST MONWR
UMOVEM (1)
BEGIN:  HRLZI 17, 777520
BLT 17, 17
JNSTF @777573
MONWR:  MOVEM (1)
JNST BEGIN
```

Figure 10-1 shows that the PI cycle, Key Cycle, and Indirect Address Fetch levels are provided to the pager. The reason for the PI cycle and KEY cycle bits is to distinguish traps of the running program from PI and KEY cycle traps (KEY cycles occur when the console EXAMINE, DEPOSIT, or XCT switches are pushed). The Trap Status Word in Figure 10-9 contains sufficient information to simulate a KEY cycle operation and recover from the trap provided timing is not critical (e.g. BLKO or BLKI to magtape or dextape might get data late indications). However, a pager trap during a PI cycle should never occur and is a disaster so recovery is impossible. The running program can be continued after such a trap by JNSTF @777573 as in the sample restart program. The indirect address sequence bit is used to distinguish data reads of non-existent memory from indirect addressing reads of non-existent memory.
In the former case, the software may wish to create a "new memory page" and proceed, but in the latter case, a programming error has been made.

Another interesting feature of the pager is the monitor after-loading trap. All other directed traps take place at the beginning of the self-loading sequence, before any associative register has been loaded with mapping information for the new page, but the after-loading trap takes place at completion of the self-loading sequence. This enables the Monitor to perform statistics-taking operations for specified pages each time one is loaded into an associative register.
TRAP STATUS WORD

<table>
<thead>
<tr>
<th>9 Bits</th>
<th>1 1 1 1 1 1</th>
<th>18 Bits</th>
</tr>
</thead>
</table>

- Effective Address of Request
- EM (Exec Mode)
- E (Execute request)
- W (Write request)
- R (Read request)
- I (Indirect address sequence in progress)
- PI (Priority Interrupt cycle in progress)
- KEY (KEY cycle in progress—console Examine, XCT, or deposit switch pushed)
- Non-EX-MEM
- Parity Error

Figure 10-9

Bits Ø-8, trap cause are decoded as follows: Bits Ø and 1 define one of four groups each defined below:

**Group Ø:** TSR Ø, 1 = ØØ

<table>
<thead>
<tr>
<th>Bit</th>
<th>Meaning if ON</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>AGE = ØØX</td>
</tr>
<tr>
<td>3</td>
<td>AGE = Ø2X</td>
</tr>
<tr>
<td>4</td>
<td>AGE = Ø4X</td>
</tr>
<tr>
<td>5</td>
<td>AGE = Ø6X</td>
</tr>
<tr>
<td>6</td>
<td>Monitor After-Loading A.R. trap</td>
</tr>
</tbody>
</table>

as read from C.S.T.
Group 1: TSR $\emptyset$, $l = \emptyset 1$

<table>
<thead>
<tr>
<th>Bit</th>
<th>Meaning if on</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>Shared not in core</td>
</tr>
<tr>
<td>4</td>
<td>page table not in core (p.t.2)</td>
</tr>
<tr>
<td>5</td>
<td>2nd indirect, private not in core (p.t.3)</td>
</tr>
<tr>
<td>6</td>
<td>Indirect shared not in core (p.t.2 or p.t.3)</td>
</tr>
<tr>
<td>7</td>
<td>Indirect page table not in core (p.t.3)</td>
</tr>
<tr>
<td>8</td>
<td>Excessive Indirect pointers (&gt;2)</td>
</tr>
</tbody>
</table>

Group 2: TSR $\emptyset$, $l = 1\emptyset$

<table>
<thead>
<tr>
<th>Bit</th>
<th>Meaning if on</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>Private Not in core</td>
</tr>
<tr>
<td>3</td>
<td>Write copy trap (bit 9 in P.T.)</td>
</tr>
<tr>
<td>4</td>
<td>User trap (bit 8 in P.T.)</td>
</tr>
<tr>
<td>5</td>
<td>Access trap (P.T. bit 12 = $\emptyset$ or bits 1$\emptyset$-11=3)</td>
</tr>
<tr>
<td>6</td>
<td>Illegal Read or Execute</td>
</tr>
<tr>
<td>7</td>
<td>Illegal Write</td>
</tr>
<tr>
<td>8</td>
<td>Address Limit Register Violation or P.T. bits $\emptyset, l=3$ (illegal format)</td>
</tr>
</tbody>
</table>

Group 3: TSR $\emptyset$, $l = 1l$

<table>
<thead>
<tr>
<th>Bit</th>
<th>Meaning if on</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>Private Not in core (in 2nd or 3rd page table)</td>
</tr>
<tr>
<td>3</td>
<td>Write copy trap (bit 9 in P.T.)</td>
</tr>
<tr>
<td>4</td>
<td>User trap (bit 8 in P.T.)</td>
</tr>
<tr>
<td>5</td>
<td>Access trap (P.T. bit 12 = $\emptyset$ or bits 1$\emptyset$-11=3)</td>
</tr>
<tr>
<td>6</td>
<td>Illegal Read or Execute</td>
</tr>
<tr>
<td>7</td>
<td>Illegal Write</td>
</tr>
<tr>
<td>8</td>
<td>Address Limit Register Violation or P.T. bits $\emptyset, l=3$ (illegal format)</td>
</tr>
</tbody>
</table>
10.7 Controlling the Pager via I/O Buss CONO's

The IOB reset pulse generated by the APR causes the pager to completely clear itself. In the cleared state no mapping is performed by the pager and all memory requests are passed unchanged to the memory buss. The pager is assigned device mnemonic PGR (device number 24) and interprets the three low bits of CONO PGR, X as described below. Other bits of the CONO are ignored.

CONO PGR, 0  Clears all associative registers and reloads the Monitor and User mode base registers and Address Limit Register from location 71 and the Core Status age and process use registers from location 72. (see Figure 10-10)

CONO PGR, 1  Clears all associative registers mapping EXEC mode pages.

CONO PGR, 2  Clears the associative register mapping the page addressed by the next write (or read-modify-write) memory reference. The Pager operates in the normal manner both before and after this write reference but does not complete the write operation.

Note that because a priority interrupt may occur between the execution of this CONO and the following write instruction, it is normally required to do the following:

CONO PGR, 4  ;TURN OFF PI SYSTEM
CONO PGR, 2  ;CLEAR PAGE OF NEXT WRITE
MOVEM PAGE*1000 ;CLEAR PAGE
CONO PGR, 200 ;TURN PI SYSTEM BACK ON

CONO PGR, 3  Clears all associative registers mapping USER mode pages

CONO PGR, 4  Turns off all mapping, leaving base registers and associative registers unchanged

CONO PGR, 5  is equivalent to CONO PGR, 4
CONO PGR, 6  

Turns off mapping for resident monitor (virtual addresses 20-77777) and turns on USER mode mapping and mapping of EXEC space 100000 - 77777

CONO PGR, 7  

Turns on mapping for all address 20 - 777777 for both EXEC mode and USER mode references
CONOPGR, Ø causes the Pager to reload its main registers as follows:

1. Read absolute location 718. (1718 if second APR), interpreted as below.

<table>
<thead>
<tr>
<th>xxxx</th>
<th>3</th>
<th>11 bits</th>
<th>5 bits</th>
<th>xx</th>
<th>11 bits</th>
</tr>
</thead>
</table>

MBR (Monitor Base Register) Location of the Process Storage Block.

AC Base Register

UBR (User Mode Base Register)
The location of the User Mode page table.

ALR (Address Limit Register)
Limits legal USER mode virtual addresses to the first 16K, 32K, 48K, 64K, 80K, 96K, or 112K.

\[
\begin{align*}
\text{ØØØ} &= \text{No restriction} \\
\text{ØØ1} &= 112K \text{ restriction} \\
\text{Ø1Ø} &= 96K \text{ restriction} \\
\text{Ø11} &= 80K \text{ restriction} \\
\text{10Ø} &= 64K \text{ restriction} \\
\text{101} &= 48K \text{ restriction} \\
\text{111} &= 32K \text{ restriction} \\
\text{111} &= 16K \text{ restriction}
\end{align*}
\]

2. Read location 728 (1728 if second APR)

<table>
<thead>
<tr>
<th>Ø</th>
<th>8</th>
<th>9</th>
<th>1Ø</th>
</tr>
</thead>
</table>

PUR (Process Use Register)

Not Used

AGER (AGE Register)

Figure 1Ø-Ø

Initializing the Pager For Running a New Process
<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A.G.E.R.</td>
<td>AGE Register</td>
</tr>
<tr>
<td>A.L.R.</td>
<td>Address Limit Register</td>
</tr>
<tr>
<td>A.P.R.</td>
<td>Arithmetic Processor (XAL0)</td>
</tr>
<tr>
<td>A.R.</td>
<td>Associative Register</td>
</tr>
<tr>
<td>C.S.T.</td>
<td>Core Status Table</td>
</tr>
<tr>
<td>M.B.R.</td>
<td>Monitor Base Register</td>
</tr>
<tr>
<td>PGR</td>
<td>Pager device mnemonic</td>
</tr>
<tr>
<td>P.S.B.</td>
<td>Process Storage Block</td>
</tr>
<tr>
<td>P.T.</td>
<td>Page Table</td>
</tr>
<tr>
<td>P.T.N.</td>
<td>Page Table Number</td>
</tr>
<tr>
<td>P.U.R.</td>
<td>Process Use Register</td>
</tr>
<tr>
<td>R.C.A.</td>
<td>Real Core Address</td>
</tr>
<tr>
<td>S.P.N.</td>
<td>Shared Page Number</td>
</tr>
<tr>
<td>S.P.T.</td>
<td>Special Pages Table</td>
</tr>
<tr>
<td>U.B.R.</td>
<td>User Mode Base Register</td>
</tr>
</tbody>
</table>