THE AES - 80
MICROPROCESSOR

ASSEMBLER
REFERENCE
MANUAL
PROPRIETARY NOTICE: This publication contains proprietary information of Automatic Electronic Systems Inc. and shall not be reproduced, copied, or used for any purpose other than the consideration of technical content without the express written permission of a duly authorized representative of Automatic Electronic Systems Inc.
# TABLE OF CONTENTS

I. Introduction ................................................. 1-1

II. Description ................................................. 2-1
   2.1 Assembly Passes ......................................... 2-1
   2.2 Symbolic Addressing .................................... 2-1
   2.3 Program Location Counter ............................... 2-2
   2.4 Instruction and Pseudo Instructions ..................... 2-2

III. Formats .................................................... 3-1
   3.1 Statement Formats ....................................... 3-1
   3.2 Labels .................................................. 3-1
   3.3 Mnemonics .............................................. 3-2
   3.4 Operands ............................................... 3-3
       3.4.3 Common Rules for All Operands ...................... 3-4
       3.4.3.1 Numeric Operands .................................. 3-4
       3.4.3.2 Symbolic Operands .................................. 3-4
       3.4.3.3 Symbolic Operands Modified by a Numeric Displacement 3-4
       3.4.4 Special Rules for Pseudo Instruction Operands .... 3-5
   3.5 Comments ............................................... 3-5
       3.5.1 Comment Statement .................................. 3-5
       3.5.2 Comment Field ..................................... 3-6
       3.5.3 Comment Sizes ..................................... 3-6

IV. Machine Instructions ....................................... 4-1
   4.1 Data Memory Reference Instructions ..................... 4-1
   4.2 Data Bus Instructions ................................... 4-2
   4.3 Instruction Memory Reference Instruction ............... 4-2
       4.3.1 Unconditional Jump ................................ 4-2
       4.3.2 Jump To and Return From Subroutine ................. 4-2
       4.3.3 Conditional Jump Instructions ...................... 4-3
       4.3.4 Instruction Memory Pages ............................ 4-4
   4.4 Arithmetic - Logic Unit Instructions .................... 4-5
       4.4.1 Loading Instructions ................................ 4-5
       4.4.2 Logic Instructions .................................. 4-6
       4.4.3 Arithmetic Instructions ............................. 4-6
       4.4.4 Combined Logic and Arithmetic Instructions ........ 4-7
       4.4.5 Shift Rotate Instructions ........................... 4-7
       4.4.6 B-Register Instructions ............................. 4-7
4.5 Literal and Universal Register Instructions
4.6 Input/Output Instructions
   4.6.1 Serial I/O - Control Lines
   4.6.1 Channel Selection
   4.6.1 Register Selection
   4.6.2 Parallel I/O
   4.6.3 Interrupt Instructions
   4.6.4 Other I/O Instructions
   4.6.5 Halt Instructions
   4.6.6 Master Reset

V. Pseudo-Instructions
   5.1 Program Origin
   5.2 Data Memory Addresses
   5.3 External Labels
   5.4 End of Program

VI. Assembler Input/Output
    6.1 Source Program
    6.2 Binary Tape Format
    6.3 Listing Format
    6.4 Error Messages
    6.5 Operating Instructions
       6.5.1 Loading
       6.5.1 PASS 1
       6.5.1 PASS 2
    6.6 Object Program Loading
       6.6.1 Teletype Loading
       6.6.2 Reader Loading
CHAPTER 1

1.0 INTRODUCTION

The A.E.S. Standard Assembler allows programmers to write their microprocessor programs in a symbolic language rather than in machine language, the translation being performed by the Assembler.

The Assembler input is usually a paper tape, punched in ASCII code on an off line teleprinter.

The output consists of:

- another paper tape called the object program punched in the appropriate binary code required by the microprocessor program loader.

- a source program listing which displays pertinent information about the program such as: Line count, instruction addresses, memory content, error messages, etc.

A program can be broken down into several smaller programs which can be assembled separately.

This Assembler manual will be more profitable to the reader already familiar with the general architecture of the microprocessor as described in the hardware manual.
CHAPTER 2

2.0 DESCRIPTION

2.1 ASSEMBLY PASSES

The Assembler is a 2 or 3 pass system depending on the types of peripheral device available: if a KSR-33 Teletype is the only output device, 3 passes are required; if the computer system includes a printer and an independent paper perforator, then only 2 passes are required since the listing and the binary tape can be produced simultaneously.

A pass is defined as one complete reading of the source tape(s).

During pass 1, the Assembler builds a label table with the label (or names) found in some of the source statements.

During pass 2/3 the Assembler decodes the instruction mnemonic, searches in the label table the actual address associated with a label used as an operand, prints the listing and/or punches the binary tape and prints the eventual error messages.

2.2 SYMBOLIC ADDRESSING

There are several advantages to writing a program in Assembler rather than in machine language: One obvious one is the use of mnemonics. (E.g: F=D-B) instead of a hard-to remember binary code such as L&(or 1446 Octal). Another one is the inherent redundancy of an Assembler statement which allows error detection and yet another one is the automatic documentation of a program.

By far the most important advantage, however, is due to the use of symbolic addresses instead of explicitly defined absolute addresses. For descriptive purposes, assume a program is written in machine language and that a single instruction must be inserted (or deleted) into this program. Every instruction following the insertion (or deletion) point will be moved by one location, which means that all the
instructions referring to any moved instruction have
to be modified if the original flow chart is to
be respected. This task can be time consuming and is
prone to numerous errors.

Consider the same program written in Assembly
language. The source tape is edited instead of the
binary tape. Once edited, this new source tape is
processed by the assembler and all the memory reference
instructions will be automatically updated when necessary.

The same procedure applies if a complete program
is moved from one place in memory to another.

A symbolic address is defined by a label (or
name) placed in the label field of a statement. To
refer to this address the same label is used in the operand field
of the referring instruction.

Labels appearing more than once in the label
field of a program are considered in error. (Double
Defined). Labels appearing in the operand field and
never appearing in the label field are also considered
in error (Undefined).

2.3 PROGRAM LOCATION COUNTER

For symbolic addressing and documentation purposes
the Assembler maintains a program location counter.

This counter is initiated or reinitiated only by
an ORIGIN Pseudo-Instruction (ORG) which defines the
absolute address of the first instruction of a program
or a section of program.

From there on the assembler will assign consecutive
locations to every instruction it encounters. During
the first pass the Assembler uses this counter to
assign absolute addresses to every label it finds in
the label field of an instruction and stores both,
label and address, into the Label Table.

2.4 INSTRUCTIONS AND PSEUDO-INSTRUCTIONS

Instructions are defined as actual commands to
the microprocessor to be executed at program run time.
The Assembler always converts them into machine instruc-
tions punched on the object tape.
Pseudo-instructions are defined as commands to the Assembler itself. They are not punched on the object tape and they are executed by the Assembler at assembly time.
CHAPTER 3

FORMATS

3.1 STATEMENT FORMATS

There are three types of statements in the A.E.S. Microprocessor Assembler:

- Comment statements
- Instruction statements
- Pseudo-Instruction statements

A statement is always contained in an ASCII line, i.e., a string of no more than 72 ASCII characters terminated by a RETURN CARRIAGE and a LINE-FEED character.

A statement is divided into several fields in order to distinguish between the different types of symbols.

For descriptive purposes, the characters within a line are numbered from 1 to 72 from left to right and designated by Ch x and the space character will be marked as ^ whenever it is necessary to show its place.

3.2 LABELS

A label is a word of 1 to 5 characters whose first one must be alphabetic or one of the following characters: @[ ]^+

The remaining characters can be any character except a space, a line-feed, a+, a-, a return carriage or a rubout. Non-printing characters will be accepted although it is not recommended to use them.

NOTE:

Since valid operands can be either octal numbers, decimal numbers or symbolic (labels) and a decimal number is of the form DXXXX e.g., D10 or D380, labels shall not be of the form D followed by a number.

Examples of valid labels:

START
A10
END
[ #?
Z
Examples of invalid labels:

D2
128
#SUB
READER

LABEL FIELD

The label field exists in the instruction and in the pseudo-instruction statements. It always begins with Ch. 1 and ends with Ch. 5.

Ch. 6 must always be a space and acts as a separator between the label field and the mnemonic field. If the label has less than 5 characters, the remaining positions must be filled up with spaces.

If no label is used, then the label field must be filled up with spaces.

Examples:

START "D=M
~~~~~~"F=D

Z~~~~~RET
NOP

3.3 MNEMONICS

A mnemonic is a conventional word identifying one instruction or pseudo instruction.

The list of valid mnemonics is given in chapter 4.

Their length can be from 3 characters up to 12 characters but they must always begin in Ch. 7. No space is allowed within a mnemonic. The first space, return carriage, or line feed encountered by the Assembler while reading a mnemonic is interpreted as an "end of mnemonic" mark.

Examples:

~~~~~~D=F
~~~~~~JSR\SUBRO
LPL~~F=D-B+1
3.4 OPERANDS

3.4.1 There are two types of instruction operands:

3.4.1.1 Those used in Instruction Memory Reference Instruction (Jump, Jump subroutine, Jump if) For these instructions the Operand field is separated by one (and only one) space from the Mnemonic field.

Examples:

```
JP~23@0
JSR~SUBRO
JIS,RTC~NEXT
```

3.4.1.2 Those used in Data Memory Reference Instructions, Literal Register Instructions and Channel Reference Instructions. In this case the operand field follows immediately the last character of the Mnemonic (which is always an "=" character)

Examples:

```
L=DI@0
L=RAMAD
A=40@0
CHL=TTY
```

3.4.2 There are also two types of pseudo-instruction operands:

3.4.2.1 The first one is used with the original definition and follows the same rules as the first-type of instruction operand (3.4.1.1)

Examples:

```
ORG~1@0
```

3.4.3.2 The second type is used in the label definition statements following a RAM or an EXT pseudo-instruction. These two pseudos are used to define data memory labels (RAM) or instruction memory labels external to the program (EXT).

In both cases the label definition operand begins at Ch. 7.
Examples:

```plaintext
~~~~~RAM
WORD1~74
LABEL WORD1+1
```

```plaintext
~~~~~EXT
SUBL~2D88
S2~SUBL+D2D
```

```plaintext
ORGXXX
```

3.4.3 COMMON RULES FOR ALL OPERANDS:

3.4.3.1 No space allowed within an operand.
Operands can be either numeric or symbolic or a combination of both:

3.4.3.1.1 Numeric operands:

- A single numeric term:
- Octal term: a number of no more than 4 octal digits preceded,
on optionally by a sign (+,-)
- Decimal term: a number of no more than 4 decimal digits preceded
  by the letter D itself preceded, optionally, by a sign (+,-)

Examples

```
377
+377
-1
D1D8
+D1D8
-D1D8
```

3.4.3.1.2 Symbolic operands:

A label which must be defined elsewhere in the program, i.e., it
must appear once and only once in the label field of the program
(ch. 1 to ch. 5).

3.4.3.1.3 Symbolic operands modified by a numeric displacement:

A defined label immediately followed by a numeric term. The
resulting address is the address assigned to the label displaced
by an amount equal to the numeric term.
Examples

AAAAA=BUFF+2

Let's assume that BUFF has been defined as data memory address 100, then the A - register will point to address 102 after execution of this instruction.

NOTE:

Since A=A+1 is a special instruction to increment the A - Register, A can be used as a label as long as it is not used with a displacement of +1.

3.4.4 SPECIAL RULES FOR PSEUDO INSTRUCTION OPERANDS

Since instruction operands are evaluated during the second pass they can refer to labels defined anywhere in the program.

However pseudo instructions operands are always evaluated during the first pass and therefore, if they are symbolic, they must refer to a label defined BEFORE this pseudo is encountered.

Examples: Valid pseudo instruction operands

```
LASTW NOP
    RAM
DATA1 L04
DATA2 DATA1+10
DATA3 DATA1+20
    ORG LASTW+1
```

```
... Illegal pseudo-instruction operands
...
    RAM
DATA2 DATA1+10
DATA3 DATA1+20
DATA1 L04
    ORG LASTW+1
...
LASTW NOP
```

3.5 COMMENTS

3.5.1 Comment Statement

An entire line can be devoted to comments, i.e.,

...
information useful to programmers but ignored by the assembler. To do this an asterisk (*) must be the first character of the line.

Example:

```
*~~THIS IS A COMMENT LINE
```

2.5.2 **COMMENT FIELD**

The right hand part of an instruction or pseudo-instruction statement can be used for additional comments: in both cases the comment must be separated from the operand, or from the mnemonic if there is no operand, by at least one space.

Examples:

```
PRG1~F=D~COMMENT
  JSR~SUBRO~COMMENT
  RET          COMMENT
```

3.5.3 **COMMENT SIZES**

Since the printed listing includes information not originally punched in the source tape the number of characters allowed for a comment is limited accordingly:

- A comment statement cannot exceed 67 characters.
- An instruction statement cannot exceed 54 characters.
- A pseudo-instruction statement cannot exceed 67 characters.

Otherwise the comment characters in excess won't appear on the listing.
4.1 DATA MEMORY REFERENCE INSTRUCTIONS

A single instruction can set a 10 bit address in the 12 bit address register (A).

\[
A = \text{xxx}
\]

The two most significant bits (bit 10, 11) of the A register are left unmodified by the A= instruction. Thus one can directly address any one location of a 1024 word data memory page.

The quantity xxx can be either Octal, Decimal or Symbolic. In any case it cannot exceed 1777 (8).

Examples: \(A = 77\)
\(A = D108\)
\(A = \text{FLAG}^+3\)

In order to reach the other 1024 word pages and also to load the A register with a computed address, two other instructions are provided.

\[
\text{AL= D}
\]
The data bus is loaded into the 8 LEAST significant bits of the A-register

\[
\text{AH= D}
\]
Bits 8, 9, 10, 11 of the A-register are loaded with bits 0, 1, 2, 3 of the data bus.

Examples: 1) Retrieval of one element of an array

\[
A = \text{PTR} \quad \text{Pointer address}
\]
\(D = M \quad \text{Pointer on data bus}\)
\(\text{AL = D} \quad \text{Pointer in A-Register}\)

At this point, retrieved data is on the data bus.

2) Same requirement but the pointer is now in page 0 and the array in page 2 (256 Wd pages).

\[
A = \text{PTR} \quad \text{Pointer address}
\]
\(D = M \quad \text{Pointer on data bus}\)
\(F = D \quad \text{Set ALU for direct load}\)
\(B = F \quad \text{Pointer in B-register}\)
\(L = 2 \quad \text{Literal 002}\)
\(D = L \quad \text{On data bus}\)
AH=D  Load bit 11, 10, 9, 8 of the A-Register with #2
D=B  Pointer on data bus
AL=D  Load the 8 LSB of A-register with the pointer.

The A-Register can be incremented

\[ A=A+1 \]

Thus permitting easy scanning of an array:

**Example:** Find the first even element of an array

\[ A=AR(0)-1 \]  \text{first element address minus 1}
\[ D=M \]  \text{Address on data bus}
\[ LOOP:\ A=A+1 \]  \text{element on data bus}
\[ \text{JIS, D} \]  \text{Test least significant bit}

4.2 **DATA BUS INSTRUCTIONS**

Four mutually exclusive latching instructions are available which enable programmers to choose the source of the data present on the bus.

\[ D=L \]  \text{Literal Register (L) on data bus}
\[ D=M \]  \text{Data Memory location pointed by A on data bus}
\[ D=U \]  \text{Universal Register (U) on data bus}
\[ D=B \]  \text{ALU Register (B) on data bus}

4.3 **INSTRUCTION MEMORY REFERENCE INSTRUCTION**

They are divided into 3 groups. All of them require two memory locations and are executed in two machine cycles.

4.3.1 **UNCONDITIONAL JUMP**

\[ \text{JMP xxx} \]  \text{The program flow is altered:}
\[ \text{The operand defines the address of the next instruction to be executed.} \]

4.3.2 **JUMP TO AND RETURN FROM SUBROUTINE**

\[ \text{JSR xxx} \]  \text{The operand defines the address of the first instruction of the subroutine.}
\[ \text{The return address is automatically stored in the upper location of the push down stack.} \]
Note: Subroutines can be nested up to 16 levels

RET
xxx

The next instruction to be executed is the one following immediately the RET instruction. Then the program flow is altered: the last address stored in the push down-down stack defines the address of the next instruction to be executed. The push down stack is pushed-up.

Example: Increment a word in data memory

A=WORD Address of word
JSR INC Increment it

* 
* INCREMENT SUBROUTINE 
* 
INC D=M Word on bus
F=D'1 Set ALU for increment operation
B=F LOAD B-Register with incremented value
D=B Incremented word on bus
RET Initiate the return from subroutine
M=D Store incremented word in original address.

* 

4.3.3 CONDITIONAL JUMP INSTRUCTIONS

They are of the form:

JIS,yyy'xxx or JIC,yyy'xxx

where yyy is a mnemonic defining the condition to be tested and xxx the address of the next instruction to be executed if the condition is met.

JIS stands for Jump If Set (logical 1)
JIC stands for Jump If Clear (logical 0)

JIS,BR7 xxx or JIC,BR7 xxx Jump if B-Register bit-7 is Set/Clear.

Note: This bit can be considered as the sign of a 7 bit word in two's complement form.

JIS,CFY xxx or JIC,CFY xxx Jump if ALU carry output flag is Set/Clear.
This flag is set whenever the result of an ALU arithmetic operation produces an overflow.
Example: Check if the quantity X present on the data bus is \( \emptyset \).

\[
F=D-1 \\
JIS,CRY \text{ ZERO} \quad \text{If } X = \emptyset, \text{ then } X - 1 = -1 \text{ and the carry flag is set.}
\]

\[
\begin{array}{c}
\text{JIS,}D=E \text{ or JIC,}D=E \text{ xxx} \\
\end{array}
\]
Jump if data bus and B-Register are equal/different. ALU must be in the \( F = D-B-1 \) mode.

Example: Check if 2 quantities in memory are equal.

\[
\begin{array}{c}
A=\text{WORD1} \\
D=M \\
F=D \\
B=F \\
A=\text{WORD2} \\
F=D-B-1 \\
\text{JIS,}D=B \text{ EQUAL} \quad \text{If equal, the compare flag is set and the jump is executed}
\end{array}
\]

\[
\begin{array}{c}
\text{JIS,}D,\overline{B} \text{ or JIC,}D,\overline{B} \text{ xxx} \\
\end{array}
\]
Jump if bit \( n \) of the data bus is set/clear where \( n = \emptyset \) to 7 (\( \emptyset \) for the least significant bit).

Example: Test an internal flag in position 4 of the data memory word FLAGS.

\[
\begin{array}{c}
A=\text{FLAGS} \\
D=M \\
\text{JIS,}D4 \text{ FLSET} \quad \text{If bit 4 of the word FLAGS is set, then jump is executed}
\end{array}
\]

\[
\begin{array}{c}
\text{JIS,}P,D \text{ or JIC,}P,D \text{ xxx} \\
\end{array}
\]
Jump if push down stack overflow flag is set/clear.

The remaining conditional jumps will be described in the Input/Output instruction section.

### 4.3.4 INSTRUCTION MEMORY PAGES

Since 11 bits are used to specify an instruction memory address, we can address directly any location in a 2048 word page. To jump across a page boundary, a page instruction is provided.
The next jump (any type) instruction will be made to the location defined by the jump operand but within the specified page (∅ or 1).

Example: Let's assume we are in page ∅

PG = 1

... 

JSR 31∅ Jump subroutine to address 431∅

4.4 ARITHMETIC - LOGIC UNIT INSTRUCTIONS

Generally an arithmetic or logic operation will be performed in two steps:

1) Set the ALU to the selected operation
2) Save the ALU output (called F) in the B-register.

Note: The ALU will remain set for an operation until it is changed by another ALU instruction.

Special characters used in the ALU instruction mnemonics:

#  logical OR operation
.  logical AND operation
↑  logical EXCLUSIVE OR operation
'  logical COMPLEMENT of preceding quantity: B' or (D#B)'
+  arithmetic ADDITION (2's complement)
-  arithmetic SUBTRACTION (2's complement)

Expressed with these symbols the De Morgan's theorem becomes:

(A#B)' = A'.B'
(A.B)' = A'#B'

Knowing these symbols, the ALU mnemonics are self explanatory.

4.4.1 LOADING INSTRUCTIONS

The output F of the ALU is equal to the:

F=D  Data bus
F=D'  Data bus complement
F=B  B-register
F=B'  B-register complement
F=-1  Octal 377
F=∅  Octal 377
4.4.2 LOGIC INSTRUCTIONS

Logical OR

<table>
<thead>
<tr>
<th>F=D#B or F=B#D</th>
<th>Equivalent to</th>
</tr>
</thead>
<tbody>
<tr>
<td>F=D#B' or F=B'#D</td>
<td>(D'#B)'</td>
</tr>
<tr>
<td>F=D'#B or F=B#D'</td>
<td>(D'B)'</td>
</tr>
<tr>
<td>F=D'#B' or F=B'#D'</td>
<td>(D'B)'</td>
</tr>
</tbody>
</table>

Logical AND

<table>
<thead>
<tr>
<th>F=D.B or F=B.D</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>F=D.B' or F=B'.D</td>
<td>(D'#B)'</td>
</tr>
<tr>
<td>F=D'.B or F=B.D'</td>
<td>(D'B)'</td>
</tr>
<tr>
<td>F=D'.B' or F=B'.D'</td>
<td>(D'B)'</td>
</tr>
</tbody>
</table>

Exclusive OR

<table>
<thead>
<tr>
<th>F=D↑B or F=B↑D</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>F=D↑B' or F=(D↑B)'</td>
<td></td>
</tr>
</tbody>
</table>

4.4.3 ARITHMETIC INSTRUCTIONS

Addition

<table>
<thead>
<tr>
<th>F=D↑D or F=2D</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>F=D↑B or F=B↑D</td>
<td></td>
</tr>
<tr>
<td>F=D↑D↑1 or F=2D↑1</td>
<td></td>
</tr>
<tr>
<td>F=D↑B↑1 or F=B↑D↑1</td>
<td></td>
</tr>
<tr>
<td>F=D↑1</td>
<td></td>
</tr>
<tr>
<td>F=D↑B'</td>
<td></td>
</tr>
<tr>
<td>F=D↑E'↑1</td>
<td></td>
</tr>
</tbody>
</table>

Subtraction

<table>
<thead>
<tr>
<th>F=D−B</th>
<th>F=D−B'</th>
</tr>
</thead>
<tbody>
<tr>
<td>F=D−B−1</td>
<td>F=D−B'−1</td>
</tr>
<tr>
<td>F=D−1</td>
<td></td>
</tr>
</tbody>
</table>
**4.4.4 COMBINED LOGIC AND ARITHMETIC INSTRUCTIONS**

The logical operation is executed before the arithmetic one.

\[
\begin{align*}
F &= D \# B + D \\
F &= D \# B + 1 \\
F &= D \# B' + D + 1 \\
F &= D, B + D \\
F &= D, B + 1 \\
F &= D, B' \\
F &= D \# B', D, B' \\
F &= D \# B', D, B' + 1 \\
\end{align*}
\]

**4.4.5 SHIFT ROTATE INSTRUCTIONS**

\[
\begin{align*}
F &= B, \text{SL} \\
F &= B, \text{RL} \\
B &= R, \text{RR} \\
\end{align*}
\]

- \( F = B, \text{SL} \) = B-register shifted left by one bit. LSB of F is set to 0.
- \( F = B, \text{RL} \) = B-register rotated left by one bit. Thus the MSB of B becomes the LSB of F. Both instructions require that the B-register output is enabled onto the data bus (D=B).
- \( B = R, \text{RR} \) = B is ready for a one bit right rotation independently of the ALU output F.

**4.4.6 B-REGISTER INSTRUCTIONS**

\[
\begin{align*}
B &= \emptyset \\
B &= F \\
B &= \text{FH} \\
B &= \text{FL} \\
\end{align*}
\]

- \( B = \emptyset \) = Clear B-register
- \( B = F \) = Load B-register with ALU output
- \( B = \text{FH} \) = Load B-register with ALU output 4 most significant bits.
- \( B = \text{FL} \) = Load B-register with ALU output 4 least significant bits.

**Note:** For \( B = \text{FH} \) and \( B = \text{FL} \) the remaining bits of the B-register are left unchanged.

**Example:** Convert one ASCII digit to binary

\[
\begin{align*}
A &= \text{DIGIT} & \text{Digit address} \\
D &= M & \text{Digit on data bus} \\
F &= D & \text{Set ALU for direct load} \\
B &= \emptyset & \text{Clear the B-register} \\
B &= \text{FL} & \text{Load the 4 LSB in the B-register} \\
\end{align*}
\]
Or, if the digit is already present in the B-register
\[ F = \emptyset \]
\[ B = PH \]
Load \( \emptyset \)'s into the 4 MSB of the B-register.

**Note:** If the ALU was set in the B=RRR mode then a B=F (or B=FL or B=FH) instruction will actually rotate the B-register one bit right.

### 4.5 LITERAL AND UNIVERSAL REGISTER INSTRUCTIONS

\[ L = xxxx \]
Set the literal register to the value of the operand. Since the L-Register has 8 bits, the operand, once evaluated by the Assembler, should not be greater than 377 \( (8) \). If it is, the 8 LSB will be used as operand. No diagnostic will be given.

**Examples:**
\[
\begin{align*}
L &= L-1 \\
L &= L=255 \\
L &= L=377 \\
L &= L=1777 \\
L &= \text{LABEL}
\end{align*}
\]
All result in the loading of Octal 377

\[ U = \emptyset \]
Clear the universal register.

\[ U = U \# D \]
Load the logical OR of the data bus and the present U-register content.

### 4.6 INPUT/OUTPUT INSTRUCTIONS

#### 4.6.1 SERIAL I/O

**CONTROL LINES:**

\[ \begin{array}{ll}
\text{CLK}=\emptyset & \text{CLK}=1 \\
\text{LD}=\emptyset & \text{LD}=1 \\
\text{R/W}=R & \text{R/W}=W
\end{array} \]
Clock line low or high
Load line low or high
R/W Line low (read) or high (write)

For serial I/O all 8-bit data words pass through the Universal Register.

**CHANNEL SELECTION**

\[ \text{CHL}=xx \]
\( xx = \) any operand (octal, decimal or symbolic)
Its value must not exceed 31.
REGISTER SELECTION  (One at a time)

**RG=x**

\[ x = \text{one octal digit (0 to 7)} \]

In this case the register is selected by the 3 least significant bits of the B-register.

**TIMING**

**SIO**

Stand for Start Input-Output automatic transfer between the U-Register and the addressed I/O device register. This is a strobe function.

**JIS,IOR xxx** or **JIC,IOR xxx**

Test the I/O Ready flag. IOR flag is normally set. The SIO instruction clears it. When the transfer is completed the IOR flag is set again.

Examples: Input one 8 bit word from channel 1φ, register φ

```
...
CHL=1φ      Select channel
RG=φ        Select register
R/W=W
LD=1
CLK=1
CLR=φ
LD=φ
R/W=R
SIO
WAIT**JIC,IOR WAIT
D=U
...
```

Output 8 8-bit words to channel φ, registers φ to 7 from 8 consecutive locations in data memory

```
CHL=φ      Select channel
A=AR(φ)    Address of first word
B=φ        Clear B-register
F=D+1      Set ALU for increment
LOOP**D=M
U=φ
U=U+1      Data on data bus
R/W=B      Data in U-Register
RG=B       Select I/O register
R/W=W      Initiate
SIO
WFLAG**JIC,IOR WFLAG
R/W=R      Serial transfer
A=A+1      Wait if I/O Ready flag not set
D=B
...
```
4.6.2 PARALLEL I/O

No special instruction is devoted to parallel I/O since the I/O registers are considered as data memory locations and, therefore, are operated by the M=D or D=M instructions.

Example: For descriptive purposes, assume the microprocessor is used with the Bose-Chaudhury Error code generator option. This option uses one input register (new data) and one output register (new Bose-Chaudhuri Error code) and their addresses are respectively 6001(8) and 6000(8). New data is supposed to be initially in the U-Register and we want to get the result (new Error Code) in the B-register.

L=14
A=1
D=L
AH=D Set A-register to 6001
DU New data on data bus
M=D Compute new Error Code
A=Ø Set A-Register to 6000
D=M Error code on bus
F=D
B=F New Error code in B-register

4.6.3 INTERRUPT INSTRUCTIONS

<table>
<thead>
<tr>
<th>JIS,SIN xxx or JIC,SIN xxx</th>
<th>Jump If the Serial Interrupt flag is Set/Clear.</th>
</tr>
</thead>
<tbody>
<tr>
<td>JIS,PIN xxx or JIC,PIN xxx</td>
<td>Jump If the Parallel Interrupt flag is Set/Clear.</td>
</tr>
<tr>
<td>JIS,INT xxx or JIC,INT xxx</td>
<td>Jump If the Master Interrupt flag is Set/Clear.</td>
</tr>
</tbody>
</table>

Note: This flag is set whenever any one of the decision flags, strapped into the interrupt structure, is set. These decision flags are usually chosen from the following.

- Push Down Stack flag
- Console Alarm flag
- Power Fail flag
- Relinquish Bus flag
- Parallel I/O Interrupt flag
- Serial I/O Interrupt flag
- Real Time Clock flag
Interrupt Acknowledge. Used to clear the device status flag if it is an interrupting device. If the device was the only interrupting device IAK will also clear the serial or parallel interrupt flag. To clear a serial I/O interrupt and status flag:

CHL=x
RG=y
R/W=W
IAK=1
IAK=Ø

To clear a parallel I/O interrupt and status flag

A=z
D=M
IAK=1
IAK=Ø

In both cases, if the status flag is not connected to the interrupt structure, only the device status flag will be cleared.

| JIS, SFL xxx or JIC, SFL xxx | Jump If Serial I/O Status Flag Is Set/Clear. |
| JIS, PFL xxx or JIC, PFL xxx  | Jump If Parallel I/O Status Flag is Set/Clear. |

Prior to testing a status flag, the proper device must be addressed: channel and register selection for serial I/O Data memory Address Register (A) for parallel I/O.

Example: For descriptive purposes, assume a configuration of 3 devices connected to the serial I/O and 2 devices connected to the parallel I/O. All have status flags and are connected to their respective interrupt systems. They are called SDV1, SDV2, SDV3 and PDV1, PDV2 respectively. SDV1, SDV3 and PDV1 are for input, SDV2 and PDV2 are for output. The software system will consist of a background program called "PROCESS" and a foreground program called "ACQUISITION". PROCESS will initiate I/O operations and ACQUISITION will service these I/O operations once they have been initiated. Every device handler is composed of two parts:

1) the Initiator, which will be part of PROCESS
2) the Continuator, which will be part of ACQUISITION

For example simplicity we will assume that ACQUISITION is non-interruptable and thus a reentrant Interrupt Handler is not needed. Communication between PROCESS and ACQUISITION will be accomplished through data buffers and software flags: one BUSY flag for every device handler. This flag will be automatically set by the Initiator and cleared.
by the continuator when the I/O operation is completed. Thus PROCESS is given the ability to know the state of the I/O operations. Devices will be serviced according to the following priority:

1. PDV1 input
2. PDV2 output
3. SDV1 input
4. SDV2 input
5. SDV3 output
To allow an interrupt to take place all subroutines used by PROCESS
return to the calling program by making a direct jump to the inter-
rupt handler entry point subroutine example:

SUBR0^...
  ...
  JMP^INTH

Thus the maximum time an interrupt request is kept waiting will
be determined by the longest instruction sequence without a jump
to the interrupt handler. Our experience shows that the average
sequence will be around 1Ø instructions and, without any special
attention it has never exceeded 4Ø instructions in any of our past
program applications. To limit the waiting time to a given value,
calls to a dummy subroutine may be inserted in all sequences ex-
ceeding the limit.

The Interrupt handler for the previous example would be:

| INTH^JIS^INT^L1 | Test master Interrupt          |
| RET             | Not set, return                |
| NOP             |                                 |
| L1^JIS,PIN^L2   | Test parallel interrupt        |
| R/W=W           | Not set: serial I/O is interrupting |
| CHL=            | Address SDV1                   |
| RG=             | Test SDV1 status flag          |
| JIS,SFL L3      | Not set                        |
| CHL=            | Address SDV2                   |
| RG=             | Test SDV2 status flag          |
| JIS,SFL L4      | Not set                        |
| CHL=            | Address SDV3                   |
| RG=             | Clear SDV3 status flag         |
| IAK=1           | Jump to SDV3 continuator       |
| IAK=Ø           |                                 |
| JMP CONS3       |                                 |
| *               |                                 |
| L2^A=           | Address PDV1                   |
| D=M             |                                 |
| JIS,PFL L5      | Test PDV1 status flag          |
| A=              | Not set, Address PDV2          |
| IAK=1           | Clear PDV2 status flag         |
| IAK=Ø           | Jump to PDV2 continuator       |
| JMP CONP2       |                                 |
| *               |                                 |
| L3^IAK=1        | Clear SDV1 status flag         |
| IAK=Ø           | Jump to SDV1 continuator       |
| JMP CONS1       |                                 |
| *               |                                 |
| L4^IAK=1        | Clear SDV2 status flag         |
| IAK=Ø           | Jump to SDV2 continuator       |
| JMP CONS2       |                                 |
| *               |                                 |
| L5^IAK=1        | Clear PDV1 status flag         |
| IAK=Ø           | Jump to PDV1 continuator       |
| JMP CONP1       |                                 |

4-13
4.6.4 OTHER I/O INSTRUCTIONS

- JIS,IOD xxx or JIC,IOD xxx
- JIS,ALM xxx or JIC,ALM xxx
- JIS,PWR xxx or JIC,PWR xxx
- JIS,RTC xxx or JIC,RTC xxx
- JIS,RFB xxx or JIC,RFB xxx
- RBC or EBC

Jump if serial I/O bus data line is Set/Clear. The following instructions are independent of the standard I/O structure.

Jump if external ALARM flag is Set/Clear

Jump if POWER fail interrupt flag is Set/Clear

Jump if Real Time Clock flag is Set/Clear

Jump if Relinquish Bus Flag is Set/Clear

Disable or enable all serial and parallel I/O line drivers and receivers (Relinquish or Enable Bus Control)

4.6.5 HALT INSTRUCTIONS

- HLT=xx

xx=octal number between 0 and 17. The halt instruction is available only with the maintenance and control chassis connected to the micro-processor. Otherwise it is treated as a NOP instruction.

4.6.6 MASTER RESET

- RST

Strobe the micro-processor into the PORC condition.
CHAPTER 5

PSEUDO-INSTRUCTIONS

5.1 PROGRAM ORIGIN

During the first pass if the assembler encounters no origin statement before the first non-comment statement, it will request an origin on the teletype. The answer to be keyed-in must be an octal or a decimal number in the range 0-7777(8).

This feature allows programmers to decide the program location at Assembly time if they choose to do so.

An origin statement has the form:

\[
\text{ORG xxxxx}
\]

where xxxxx can be either octal, decimal or symbolic.

In any case, when this operand is evaluated it must yield a result within the range 0-7777(8).

Any number of ORG statements can be inserted in a program.

Examples.

\[
\begin{align*}
\text{ORG 100} \\
\ldots \\
\ldots \\
\text{PET} \\
\text{LSTWD} \\
\text{NOP} \\
\text{ORG D10} \\
\ldots \\
\ldots \\
\text{ORG LSTWD+1} \\
\ldots 
\end{align*}
\]

Program part I
Program part II
Program Part III consecutive to Part I.

5.2 DATA MEMORY ADDRESSES

Since the data memory is usually built with read/write Random Access Memory a "RAM" pseudo-instruction has been created:
The Assembler will consider all non-comment statements following a "RAM" as pseudo-instructions defining the address associated with a label.

The operand xxxxx of a Label definition pseudo-instruction can be either octal, decimal or symbolic.

The Assembler will stay in the mode where it treats non-comment statements as Label definitions until it encounters an ORG, an EXT or an END statement.

Example

LSTDW NOP
*

RAM
LAB1~144
LAB2~LAB1-10
FLAGS~D3
*

ORG LSTD+1

5.3 EXTERNAL LABELS

When a label is not declared anywhere in the program as an operand (Example: the entry point of a subroutine not included in the program), an "EXT" pseudo-instruction is used to define it.

***EXT
LABEL~xxxxx
.

The assembler will consider non-comment statement following an "EXT" as pseudo-instructions defining the address associated with a label.

The operand xxxxx of a Label definition pseudo-instruction can be either octal, decimal or symbolic.

The Assembler will stay in the mode where it treats non-comment statements as Label definitions until it encounters an ORG, a RAM, or an
END statement.

Example

...  
JSR SUBRO  
CHL=TTY  
*  
EXT  
*  
SUBRO~277  
SUB2~~SUBRO-1  
TTY~~~3@  
RAM  
...  

5.4  
END OF PROGRAM

A source program can be made of several pieces of tape. Each of them with a leader and a trailer (at least 5 inches of null characters).

As long as the Assembler does not encounter an "END" statement it will assume that there are additional source tapes to come.

As soon as it finds the "END" statement the Assembler stops reading and considers the pass as finished. Anything after an END statement is ignored.
CHAPTER 6

ASSEMBLER INPUT/OUTPUT

6.1 SOURCE PROGRAM

A source program can contain up to 9999 statements.

When a source program is divided into several pieces of tape, the last (non-null) character of any tape must be a return-carriage or a Line feed.

On reader input, a rub-out character is ignored. On keyboard input (Origin request), the Assembler ignores the line which contains a rub-out.

6.2 BINARY TAPE FORMAT

The binary tape is built with consecutive blocks and, of course, a leader and a trailer (null characters). Each block has the following format:

<table>
<thead>
<tr>
<th>TAPE MOTION</th>
<th>CONTROL-C</th>
<th>ADDRESS WORD</th>
<th>CONTROL-A</th>
<th>1ST INSTRUC WORD</th>
<th>2nd</th>
<th>3rd</th>
<th>4th</th>
</tr>
</thead>
</table>

NOTE: There is a block for every ORG in the source program.

The trailer has the following format:

<table>
<thead>
<tr>
<th>CONTROL-C</th>
<th>CONTROL-B</th>
<th>NULL</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>: : :</td>
</tr>
</tbody>
</table>
Every character is provided with even parity (i.e. the sum of all 8 bits must be even).

The address word and the instruction words have the following format:

<table>
<thead>
<tr>
<th>FIRST CHARACTER</th>
<th>SECOND CHARACTER</th>
</tr>
</thead>
<tbody>
<tr>
<td>8 7 6 5 4 3 2 1</td>
<td>8 7 6 5 4 3 2 1</td>
</tr>
<tr>
<td>WORD BIT 110 9 8 7 6</td>
<td>5 4 3 2 1 0</td>
</tr>
</tbody>
</table>

Character BIT 7 is always the complement of BIT 6 in order to have a printing character rather than a non-printing one.

See Appendix A for the binary tape character set.

6.3 LISTING FORMAT

Pages are numbered from 1 to 99. The line number is reset to 1 at the beginning of a source tape.

<table>
<thead>
<tr>
<th>LINE NUMBER</th>
<th>INSTRUCTION ADDRESS</th>
<th>INSTRUCTION (ASCII)</th>
<th>INSTRUCTION (OCTAL)</th>
<th>ORIGINAL SOURCE INSTRUCTION STATEMENTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>12345678901213141516171819</td>
<td>72</td>
<td>F A</td>
<td>6 1</td>
<td>D=M MEMORY on DATA BUS</td>
</tr>
<tr>
<td>0010</td>
<td>ORG 40</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0011</td>
<td>PROGRAM</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

At the end of the listing the total number of locations used by the program is printed. (in decimal).
6.4  ERROR MESSAGES

The Assembler will print error messages when it finds syntax errors or it cannot recognize a label or a mnemonic or it cannot evaluate an operand:

These messages are:

ILLEGAL (format error, RAM or EXT block error, literal, channel, or halt, overflow, mnemonic error.

UNDEFINED (an operand cannot be evaluated).

ADDRESS ERROR (address above 3777 for instruction memory or above 1777 for data memory)

LABEL ERROR (label format).

DOUBLE DEFINED (label)

SYMBOL TABLE OVERFLOW

The faulty statement follows the error message. The total error count for a program is given at the end of every pass (in decimal).

6.5  OPERATING INSTRUCTIONS

6.5.1  Data General Nova Computer: PAPER TAPE SYSTEM Minimum
Configuration: 1 NOVA computer with 4K of Memory
              1 Teletype ASR-33

LOADING  1-Turn computer ON, and, if available, set the fast tape punch and/or line printer to on.

2-Turn teletype ON-LINE.

3-Set switch Register to 7777 for a 4K Nova computer
   or 17777 for a 8K Nova computer
   or 27777 for a 12K Nova computer
   or 37777 for a 16K Nova computer

4-Put the configured "CROSS-ASSEMBLER" binary tape into the tape reader (teletype reader or, if available, fast tape reader).

5-Press "Reset"

6-Press "Start", the Computer should load the cross Assembler
PASS 1

7-Set Switch Register to 400

8-Place the source tape into the tape reader.

9-Press "Reset"

10-Press "Start"—Computer should read the first tape.

11-If more than 1 tape is to be input (for 1 given program), repeat step 8 and press "Continue" for every tape.

After the last tape, which must contain an "END" statement, the computer will print "N" ERRORS.

PASS 2

12-choose your options:

<table>
<thead>
<tr>
<th>sw</th>
<th>0</th>
<th>sw</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Listing

Binary tape

Listing & Binary tape simultaneously providing they come from 2 independent devices.

No listing, no binary type: only the error messages.

13-Place the source tape into the tape reader.

14-Press "Continue"

15-If more than 1 tape, repeat steps 13 and 14

16-After the last tape, the computer is ready to execute another Pass 2 (Steps 12 to 16)

NOTE: During Pass 2, if the Listing option has been chosen, one can bypass unwanted sections of the listing by setting SW 14 to 1, thus only the line number and the page number are printed. By setting SW 15 to 1, only the page number is printed. As soon as these switches are reset to 0 the printing reverts to complete listing.
6.6 OBJECT PROGRAM LOADING

Set "PARITY" switch to parity or NO parity check.

6.6.1 TELETYPING LOADING

1. Set teletype/reader switch to "TTY".
2. Place binary tape into teletype tape reader.
3. Press "LOAD PROGRAM".

6.6.2 READER LOADING

1. Set reader switch to "RDR".
2. Place binary tape into tape reader.
3. Press "LOAD PROGRAM".

Note: It will automatically load until one of the following conditions occurs:

- It reads a control-B character (Valid end of loading).
- There is a parity error (if parity switch was set).
- There is a Teletype transmission error.
- The Operator pressed "HALT".
### DATA MEMORY REFERENCE INSTRUCTIONS

**A=### 2000 TO 3777**

<table>
<thead>
<tr>
<th>AL</th>
<th>FE</th>
<th>0605</th>
</tr>
</thead>
<tbody>
<tr>
<td>AH</td>
<td>FF</td>
<td>0606</td>
</tr>
<tr>
<td>A</td>
<td>Ft</td>
<td>0672</td>
</tr>
<tr>
<td>M</td>
<td>FL</td>
<td>0614</td>
</tr>
</tbody>
</table>

### INSTRUCTION MEMORY REFERENCE INSTRUCTIONS

**2ND WORD FORMAT**

<table>
<thead>
<tr>
<th>1..</th>
<th>AD</th>
<th>DRE</th>
<th>SS.</th>
</tr>
</thead>
</table>

**JUMPS**

<table>
<thead>
<tr>
<th>JMP</th>
<th>B0</th>
<th>0200</th>
</tr>
</thead>
<tbody>
<tr>
<td>JSR</td>
<td>F0</td>
<td>0660</td>
</tr>
</tbody>
</table>

**RET (NO ADDR.) FN 0616**

### CONDITIONAL JUMPS

**TEST**

<table>
<thead>
<tr>
<th>ALM</th>
<th>BA</th>
<th>0201</th>
<th>0A</th>
<th>0001</th>
</tr>
</thead>
<tbody>
<tr>
<td>IOR</td>
<td>BB</td>
<td>0202</td>
<td>0B</td>
<td>0002</td>
</tr>
<tr>
<td>BR7</td>
<td>BC</td>
<td>0203</td>
<td>0C</td>
<td>0003</td>
</tr>
<tr>
<td>CRY</td>
<td>BD</td>
<td>0204</td>
<td>0D</td>
<td>0004</td>
</tr>
<tr>
<td>D=B</td>
<td>BE</td>
<td>0205</td>
<td>0E</td>
<td>0005</td>
</tr>
<tr>
<td>RTC</td>
<td>BF</td>
<td>0206</td>
<td>0F</td>
<td>0006</td>
</tr>
<tr>
<td>IOD</td>
<td>BG</td>
<td>0207</td>
<td>0G</td>
<td>0007</td>
</tr>
</tbody>
</table>

**RBF**

| BP | 0220 | 0P | 0020 |

**SIN**

| BQ | 0221 | 0Q | 0021 |

**SFL**

| BR | 0222 | 0R | 0022 |

**PIN**

| BS | 0223 | 0S | 0023 |

**PFL**

| BT | 0224 | 0T | 0024 |

**INT**

| BU | 0225 | 0U | 0025 |

**PWR**

| BV | 0226 | 0V | 0026 |

**PDS**

| BW | 0227 | 0W | 0027 |

### DATA BUS BIT TEST

**JIS, DB# 0210 TO 0217**

| 000 | 010 | 001 |

**JIC, DB# 0010 TO 0017**

| 000 | 000 | 001 |

### A.L.U. INSTRUCTIONS

#### LOADING

<table>
<thead>
<tr>
<th>F</th>
<th>L</th>
<th>1400</th>
</tr>
</thead>
<tbody>
<tr>
<td>F=D</td>
<td>LP</td>
<td>1420</td>
</tr>
<tr>
<td>F=D'</td>
<td>LB</td>
<td>1425</td>
</tr>
<tr>
<td>F=B</td>
<td>LC</td>
<td>1432</td>
</tr>
<tr>
<td>F=B'</td>
<td>LS</td>
<td>1423</td>
</tr>
</tbody>
</table>

#### LOGIC #=OR . . AND #=XOR

| F=D#B | LA  | 1401 |
| F=D#B' | LB | 1402 |
| F=D'#B | LX | 1430 |
| F=D'#B' | LT | 1424 |

#### ARITHMETIC

| F=D+D | LL  | 1414 |
| F=D+B | LI | 1411 |
| F=D+D+1 | L | 1454 |
| F=D+B+1 | L | 1451 |
| F=D+1 | L | 1440 |

### B REGISTER INSTRUCTIONS

| B=0 | FH | 0610 |
| B=F | BRR | F1 | 0611 |
| B=0 | FJ | 0612 |
| B=FL | FK | 0613 |

### DATA BUS INSTRUCTIONS

| D=L | F0 | 0600 |
| D=M | FA | 0601 |
| D=U | FB | 0602 |
| D=B | FC | 0603 |

### L & U REGISTERS INSTRUCTIONS

| L=### | 1000 TO 1377 |
| 001 | 00000000 |

#### SERIAL I/O

| CLK=0 | DU | 0425 |
| CLK=1 | FU | 0625 |
| L=0 | DV | 0426 |
| L=1 | FW | 0626 |
| R/W=R | DW | 0427 |
| R/W=W | FW | 0627 |

#### CHL=## 07000 TO 0737

| 000 | 111 | 00000000 |

### I/O INSTRUCTIONS

#### RG=## 06300 0637

| 000 | 110 | 01100000 |

**RG=B**

| FM | 0615 |
| SIO | F0 | 0617 |

### INTERRUPT

#### IAK=0

| DR | 0422 |
| IAK=1 | FR | 0622 |
| DIN | DG | 0421 |
| EIN | FQ | 0621 |
| RBC | FP | 0620 |
| EBC | DP | 0420 |
| RST | FB | 0670 |

### HALT

| HLT=## 0640 TO 0657 |
| 000 | 110 | 10000000 |

### NO OPERATION

| NOP | 00 | 0000 |