Precautions for Disk Data Separator (PLL) Designs—How to Avoid Typical Problems

The disk data separator/synchronizer PLL is subject to a unique set of concerns, all of which can be accommodated when adequate precautions are taken in system design.

FRACTIONAL HARMONIC LOCK

The frequency discrimination capacity of the digital phase detector within the data separator/synchronizer is suppressed whenever a pulse gate technique is employed. Although this pulse gating technique is a standard in disk drive applications and is necessary in order to allow the PLL to remain phase locked to randomly spaced disk data bits, it essentially causes the phase detector to behave as would an analog quadrature multiplier, i.e., the capture range of the loop takes on the finite value related to the loop bandwidth. Under ordinary circumstances, this is quite acceptable; however, it does permit the PLL to become susceptible to a form of quasi-stable false lock to fractional harmonics of the input frequency. (For example, a typical lock null for this phenomenon would be where the VCO stabilizes at 5/6 or 6/5 of its nominal frequency.) The conditions for occurrence of this are:

1) Pulse gate in use;
2) Periodic pattern is present (i.e., preamble);
3) Perturbation occurs either during or just prior to the periodic pattern, causing the VCO to swing outside of the dynamic capture range of the loop.

Since the capture range in a typical disk PLL configuration is on the order of ±2% of the data rate, it can be seen that harmonic lock could easily occur given an adequate perturbation of the loop. Typical causes of perturbations would be media defects and spurious noise pulses, among others, but the most commonly seen occurrence within soft-sectored systems is where an attempt is made to "read" through the write splice region on the disk (zone where the head write current is either switched on or off) during a sector search operation. Typical system-level symptoms of fractional harmonic lock are "sector not found" and "address mark not found" errors. Data (CRC or ECC) errors rarely are seen here because the phenomenon occurs primarily during the sector search routine.

Recovery from harmonic lock will occur readily when the read operation is terminated if:

1) frequency discrimination is re-introduced as the PLL is re-locked to the reference clock, or
2) the PLL bandwidth is raised to a higher value (capture range is extended) as the PLL is re-locked to the reference clock, or
3) the phase transient experienced by the PLL as its input is switched back to the reference clock is enough simply to jar the PLL back to the correct frequency.

Item 1 is incorporated within all of National’s current hard disk data separator/synchronizer circuits (the DP8460/50 series are excepted, being replaced by the DP8465/55). Item 2 (user optional) is incorporated within all of National’s hard disk PLL’s. Systems which incorporate the frequency lock function (#1) along with a suitable sector search algorithm will rarely, if ever, encounter difficulty in this area. If the

FIGURE 1. External Phase-Frequency Comparator Circuit for the DP8460

TL/8598–1

©1995 National Semiconductor Corporation

RRD-0304M105/Printed in U.S.A.
Input data bit positions are indicated by peaks of pulses.

FIGURE 2. Timing Diagram of PLL Quadrature Lock Within a Symmetrically Pulse-Paired Synch Field

The system employs a PLL which does not incorporate frequency acquisition when locked to the reference signal (such as the DP8460/50 predecessor of the DP8465/55), either a simple external circuit may be added if desired to achieve the function (see Figure 1), or the PLL can be updated by inclusion of the DP8465 or DP8455. The DP8461 or DP8455 would provide the most reliable solution (frequency acquisition of both preamble and reference clock), but may be used only within hard or pseudo-hard sectored systems. (Note that the resistor values given in Figure 1 are initial recommendations only; values may need to be adjusted to optimize system performance.)

Within systems where it becomes evident that the reading of write splices is consistently producing sector-not-found errors while at the same time it is not possible to either modify the sector search algorithm (in order to avoid the splices) or to incorporate the lock support circuitry of Figure 1, the PLL can be made less sensitive to the write splice disturbance by the lowering of the loop bandwidth. This is recommended only as an interim solution until firmware or hardware accommodations can be made.

QUADRATURE LOCK

Another form of false lock may also occur (pulse gate in use) within a periodic disk pattern (preamble) given one additional condition; the periodic disk pattern being presented to the PLL exhibits a pulse-pairing phenomenon (typically introduced by the data channel electronics); see Figure 2. Within this particular pattern, PLL has the potential to lock to the correct frequency while remaining caught on a phase null 90 degrees from nominal. In this case, each pair of bits is interpreted by the PLL as residing in two directly adjacent windows (actually a violation of all standard disk codes) with the two subsequent windows empty. Although the bits appear to be greatly shifted within these windows, the phase corrections produced complement each other and average to a filtered DC value of zero. This repeating pattern is thus self-sustaining. Quadrature lock is unique in that it is more likely to occur within a relatively well designed, noise-free system environment. The reason for this is that the randomizing effect noise ordinarily has on the data stream has been minimized, preserving the purity of the pulse paired pattern and thus increasing the probability of this form of lock. Again, this form of lock is generally only seen within the preamble, and may occur within either soft or hard sectored systems. The most typical symptoms are “address mark not found” or “ID error”, with “sector not found” occurring, but less frequently. Easily recognized waveform patterns seen at the separator/synchronizer outputs would be (1) the Synchronized Data Output exhibits a 110011001100 ... pattern instead of the standard 101010101010 ... preamble pattern; (2) the Phase Comparator Test output pulse width consistently remains at approximately half of the VCO period (nominal width should be 7–12 nanoseconds); (3) -Lock Detected does not become active (low).

The most robust solution to this phenomenon (as well as to harmonic false lock, as mentioned above) is to incorporate a hard or pseudo-hard sectored search algorithm in conjunction with a data separator/synchronizer which employs frequency acquisition within the preamble. The frequency acquisition mode allows no residual phase or frequency error within the PLL when locked, and thus the possibility of both quadrature and harmonic lock is eliminated. Although the modified sector search algorithm of the first solution may be possible, certain system constraints may not allow it to be practical. A second, highly effective solution to quadrature lock involves the inclusion of four passive
FIGURE 3 External Circuitry Used to Insure Correct PLL Lock to a Pulse-Paired Synchronization Field

VOLTAGE

+5

PHASE COMPARATOR TEST OUTPUT (PIN 9)

IN914

IN914

CHARGE PUMP OUTPUT (PIN 15)

Rext

10(Rrate∥Rboost) = Rext ≤ 20 [Rrate∥Rboost]

\[ V_{CC} \]

\[ +5 \]

\[ \text{Recommended value for } R_{ext} \]

\[ 10 \text{[} R_{rate} \parallel R_{boost} \text{]} = R_{ext} \leq 20 \text{[} R_{rate} \parallel R_{boost} \text{]} \]

\[ \text{FIGURE 3. External Circuitry Used to Insure Correct PLL Lock to a Pulse-Paired Synchronization Field} \]

Elements external to the National disk PLL (see Figure 3) which will deliberately force the window to shift away from the 90 degree phase null when (and only when) quadrature lock occurs. The passive network is automatically disabled once the PLL detects preamble lock. Although a recommended value is given for the resistor in this support circuit, some experimenting may be required in determining an optimum value for use within any particular system.

VCO JITTER

The inherent purity of the VCO’s operating frequency is a key element in the accuracy of the data separator/synchronizer window generation. Any “jitter” present in the VCO frequency (any modulation of the period of the waveform by noise or any other source) will degrade the performance of the PLL. Within National’s initially released DP8460/50 data separators-synchronizers, it has been found that maintaining a value of $R_{rate}$ at or below 820Ω has a stabilizing effect on the jitter performance of the VCO circuitry. Although this is primarily a characteristic of these two devices, we are recommending the following guidelines be followed in the selecting of charge pump resistors and loop filter components for all of the hard disk data separator/synchronizer circuits (see Table I):

1) An 820Ω value resistor should be substituted for the originally recommended value of 1.5 kΩ.

2) Although this new $R_{rate}$ value is below the original DP8460 specification limit, a substitute requirement has been placed on both $R_{rate}$ and $R_{boost}$ to maintain proper circuit operation:

\[ R_{rate} \parallel R_{boost} \geq 350Ω \]

(i.e., the parallel value of $R_{rate}$ and $R_{boost}$ should not fall below 350Ω.)

3) If the inclusion of an 820Ω value for $R_{rate}$ means a component change within an existing system (i.e., the user had been employing a higher value), all other component values associated with the loop filter must also be modified in order to maintain the original PLL response characteristics within the disk data field.

Table I. Data Separator/Synchronizer Reference List

<table>
<thead>
<tr>
<th>Device</th>
<th>Synchronized Codes</th>
<th>Separated Codes</th>
<th>Frequency Lock</th>
<th>Delay Trim</th>
</tr>
</thead>
<tbody>
<tr>
<td>DP8461*</td>
<td>MFM; 1, N</td>
<td>MFM</td>
<td>Reference &amp; Data</td>
<td>None</td>
</tr>
<tr>
<td>DP8462*</td>
<td>2, 7</td>
<td>None</td>
<td>Reference &amp; Data (optional)</td>
<td>Optional</td>
</tr>
<tr>
<td>DP8465*</td>
<td>All</td>
<td>MFM</td>
<td>Reference</td>
<td>None</td>
</tr>
<tr>
<td>DP8451</td>
<td>MFM; 1, N</td>
<td>None</td>
<td>Reference &amp; Data</td>
<td>None</td>
</tr>
<tr>
<td>DP8455</td>
<td>All</td>
<td>None</td>
<td>Reference</td>
<td>None</td>
</tr>
</tbody>
</table>

Note 1: “All” code synchronization does not include GCR.

Note 2: DP846X devices are in the 24-pin, 300 mil package; DP845X devices are in the 20-pin, 300 mil package.

Note 3: * Also available in 28-lead plastic chip carrier.

Note 4: DP8461 and DP8451 pinouts match the DP8465 and DP8455, respectively; for use with hard and pseudo-hard sectoring only.

Note 5: DP8462 incorporates optional frequency acquisition for 2, 7 synchronization fields, but may be used as a data synchronizer for any disk code.

Note 6: DP8451 and DP8455 also available in PCC package (20 pin).
PRINTED CIRCUIT BOARD LAYOUT RECOMMENDATIONS

The phase locked loop is inherently a sensitive device, and thus the environment in which it is operated should be optimized wherever possible to improve reliability. The following list applies for National’s family of hard disk data separator/synchronizer circuits:

1) Establish a local VCC island or net, separate from the main VCC plane, to which the device and its associated passive components can be connected. VCC supply filtering should be liberal and in very close proximity to the chip. The electrical lead length of the filter capacitance between the VCC and ground pins themselves should be as short as possible (minimizing lead inductance). Inclusion of a quality high-frequency capacitor, such as a 1000 pF silver-mica capacitor, in parallel with a ceramic 0.1 μF capacitor, is recommended. (Note: the chip is particularly sensitive to inadequately filtered switching supply noise.)

2) Effective capacitive bypassing of the Rboost and Rrate pins (#2 and #3) directly to the VCC pin is very important. Again, use quality, high-frequency capacitors and maintain the shortest possible electrical lead length.

3) Use the main digital ground plane for all grounding associated with the device. The ground pin and the PG1 pin should tie directly to this plane.

4) Do not locate the chip in a region of the PC board where large ground plane currents are expected.

5) Locate all passive components associated with the chip as close to their respective device pins as possible.

6) Orient the chip’s external passive components so as to minimize the length of the ground-return path between each component’s ground plane tie point and the chip’s ground pin. (Ground noise at the loop filter components, RLF1, CLF1 and CLF2, which is not identical to the base ground pin (common mode), is coupled through the filter components into the VCO control voltage pin.)

7) Include no planing whatsoever (VCC or ground) directly between adjacent pins. This will minimize parasitic capacitance at each pin. Planing between the two pin rows, however, is recommended (directly beneath the package).

8) Avoid running signal traces between pins.

9) Run no digital signal lines between or adjacent to the analog pins or signal traces (pins 1 through 7 and PG3) in order to avoid capacitive coupling of digital transients.

10) Minimize the total lead length of the CVCO capacitor. Inductance in this path degrades VCO performance, as does parasitic pin capacitance.

11) Do not place any bypass filtering at the RVCO pin (minor coupling of the VCO waveform into this pin is normal and acceptable).

12) Eliminate negative-going voltage transients (undershoot) at the digital input pins (pre-termination of driving lines may be necessary) to avoid drawing transient input-clamp-diode current from the device pins.

13) Minimize digital output loading; i.e., if outputs must drive large loads or long lines, employ buffers.

14) Allow unused digital output pins to float, unconnected to any net.

15) Avoid locating the chip within strong electromagnetic fields. If possible, choose the “quietest” region of the board.

16) If chip socketing is desired, use a low-profile, low mutual capacitance, low resistance, forced-insertion type (socket-strips are recommended). Avoid the use of “ZIP-DIP’s”.

17) Do not use wire-wrap interconnect, even in an evaluation set-up.

18) Make allowance for pin-to-pin capacitance when determining CVCO (Typically 4–5 pF) from data sheet formula.

LIFE SUPPORT POLICY

NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.