DP8400/8419 Error Correcting Dynamic RAM Memory System for the Series 32000®

INTRODUCTION
Three PAL™s (Programmable Array Logic devices) were used in this application in order to interface between the NS32016, DP8419 and the DP8400 to produce an error correcting memory system for the Series 32000 microprocessor family. The PAL Interface Controller (hereafter referred to as P.I.C.) takes care of all interfacing logic, no extra control logic is needed.

FEATURES
- The P.I.C. controls the following types of cycles:
  - A) READ cycles with no errors detected, ALWAYS CORRECT MODE (1 WAIT state inserted).
  - B) READ cycles with single error detected, the correct data will be written back to memory and given to the CPU. One WAIT state is inserted into the READ cycle and one WAIT state is inserted into the next access cycle (and the access is delayed) if it immediately follows the READ cycle.
  - C) READ cycles with more than one error detected, in this case the processor is interrupted and appropriate action can be taken.
  - D) WRITE cycles (no WAIT states).
  - E) BYTE WRITE cycles, or READ MODIFY WRITE cycles (3 WAIT states inserted). If more than one error is detected in the READ portion of this cycle the processor will be interrupted so appropriate action can be taken.
  - F) DRAM REFRESH cycles (may cause a maximum of 5 WAIT states to be inserted into an access cycle if the access occurs while the refresh is taking place).
- All single bit errors are automatically corrected and rewritten back to memory.
- All double bit errors are detected and cause a system interrupt.
- Can directly drive up to 2M bytes of Dynamic RAM (4 banks of 22 256k DRAMS, each bank being 16 data bits plus 6 check bits).
- The P.I.C. allows full use of the DP8400 and all its modes of operation, including:
  - A) The DIAGNOSTIC modes (can do a diagnostic test of the DP8400 without needing to use external memory).
  - B) The COMPLEMENT mode (useful for doing the DOUBLE COMPLEMENT METHOD to try to correct 2 errors).
- The P.I.C. interfaces between the DP8409A or DP8419 Dynamic RAM controller, the DP8400 Expandable Error Checker and Corrector, the NS32016 processor, the NS32201 Timing Control Unit, and the NS32082 Memory Management Unit (if used in the system).
- Provides outputs to interrupt the CPU and to insert WAIT states if needed.

DESCRIPTION
The P.I.C. consists of 3 PAL’s and one 74LS164 parallel output serial shift register (see P.I.C. logic diagram). If greater speed is needed for the shift register (CPU clock speed is over 6 MHz) one could use some similar type of shift register in a faster type of logic (“AS, ALS, F”), or could make one out of D flip-flops (74AS174). If one is using a CPU other than the Series 32000 and does not have a fast clock (FCLK, twice system clock frequency) he could substitute a 5 or 10 tap delay line for the shift register.

This interface uses PAL’s whose equations and timing are given, allowing the user to customize the interface to his own requirements (even a different processor family) if he so desires.

Can work at 10 MHz (using the new DP8419, DP8400-2, and common 120 ns 64k DRAMs). Operation at higher frequencies is possible.
The P.I.C. allows the full use of the DP8400 and all its modes of operation. For example, the DP8400 has excellent diagnostic capabilities included in modes "2" and "6". These modes allow one to perform a complete diagnostic test of the DP8400 without using the external memory. This is possible using an I/O port to control "M1 and M0" of the DP8400, along with the diagnostic control signals "DIAGC" and "DIAGD" as follows:

1) The user can set the I/O signals "M1" and "DIAGCS" both high and perform a mode 2 DIAGNOSTIC WRITE to the DP8400. With user generated CHECK bits on the high byte of the data bus. The CHECK bits will be latched into the DP8400 (CSLE held low) until the user sets the I/O signal "DIAGCS" low.

2) The user can then set the I/O signals "M1" low and "DIAGD" high and perform a mode 0 WRITE, latching the user generated data in the DP8400 input latches (DLE held low).

3) Next, the user can perform a normal mode 4 READ. This will in effect be a Diagnostic READ of the user generated data and check bits without using the external memory. In this way the DP8400 can be completely checked out during system initialization.

4) The syndromes, check bits, and error flags can also be read, provided ODDLE, ODB, and OBT are low, using mode 6A or by reading the latches.

5) When the diagnostics are completed the user can return the DP8400 to normal functioning by resetting the I/O port signals to the original DP8400 operating mode values ("M0, M1, DIAGS, DIAGD" all low, and "I/O RESET" high).

Using the I/O port signal "M0" the user could perform the DOUBLE COMPLEMENT METHOD to try to correct a DOUBLE bit error in the DRAM (see DP8400 data sheet for further information on the DOUBLE COMPLEMENT METHOD).

Another I/O port output, "I/O RESET", allows the outputs "DOUBLERROR" and "ERROR" in PAL #3 to be reset. The signal "ERRLAT" is used in this interface to latch the SYNDROME, DRAM bank, and ERROR flags during a CPU READ access with a single, double, or triple bit error. The CPU can READ these latched error signals by performing a memory READ from a specific memory location. (An OFF BOARD CHIP SELECT, "CS-OFFB") This READ will gate the latched error condition to the CPU data bus via the 74LS244 buffer and the signal SYNDROME-DATA (see the upper right hand corner of the P.I.C. controller logic diagram).

The PAL equations that follow are in the National Semiconductor PLAN format, which differs from the standard PALASM format. EXAMPLE: PLAN FORMAT

```
PLAN FORMAT
```

Example: 

```
PLAN FORMAT
```

This translates as, "PLAN" is low after the rising edge of the input clock given that both "RFSH" and "ODDE" were high and both "2D" and "ODDE" were low. A setup time before the clock transitions high (here RASIN, RFISH, and ODDE are outputs and 2D is an input).

Depending on the specific type of PAL's and logic used the user can calculate the speed requirements for the DRAM at the specified processor frequency as follows:

Here both "tRAC" and "tCAC" must be calculated and considered in determining what speed DRAM can be used in a particular system design. The DRAM chosen must meet both the "tRAC" and "tCAC" parameters calculated.

EXAMPLE SYSTEM, 10 MHz, DP8400-2, DP8419, FAST "A" PART PALs

1) RASIN low − T1 − 2 ns (FCLK − PHI1 skew) + 15 ns (''A'' PAL clocked output) − 100 − 2 + 15 − 113 ns maximum

2) RASIN to RAS low − 20 ns maximum (DP8419)

3) CAS low − 80 ns (DP8419 RASIN−CAS low maximum)

4) 74F244 transceiver delay − 7 ns maximum

5) DP8400-2 data setup time to "CSLE, DLE" − 10 ns maximum

6) Minimum "CSLE, DLE" delay into "T3" − Minimum "A" PAL delay − minimum FCLK to PHI1 skew = 8 − 2 = 6 ns minimum

- "TAC" = T1 + T2 + TW − #1 − #2 − #4 − #5 + #6
  - 100 + 100 + 100 − 113 − 20 − 7 − 10 + 6
  - 156 ns

- "TCAC" = T1 + T2 + TW − #1 − #3 − #4 − #5 + #6
  - 100 + 100 + 100 − 113 − 80 − 7 − 10 + 6
  - 96 ns

Therefore the DRAM chosen should have a \( t_{RAC} \) less than or equal to 156 ns and a \( t_{CAC} \) less than or equal to 96 ns. Standard 150 ns DRAMs meet this criteria. Approximately 150 ns minimum RAS precharge time. Approximately 200 ns minimum CAS precharge time. Approximately 230 ns minimum RAS pulse width. Approximately 180 ns minimum CAS pulse width.

One must also consider the WRITE command to RAS and CAS lead times when choosing DRAMs for this system. During a READ access cycle, with a single bit error, a READ MODIFY WRITE access is performed. Here, the WRITE command to RAS and CAS lead times are one half period in length. This may present a problem to systems operating at frequencies of 10 MHz or greater. One can alleviate this problem by inserting an extra WAIT state into READ access cycles (see Use of P.I.C. at higher operating frequencies, #3) or by using external drivers from the PAL "W" output to the DRAM "WE" input (thereby speeding up the RTR to WE delay and guaranteeing a greater WE to RAS and CAS lead time).

USE OF THE P.I.C. AT HIGHER FREQUENCIES

1) If one is using this interface above 4–6 MHz he should consider using the fast PAL’s (example "PAL16R8A" instead of "PAL16R8"), a fast shift register (example 74F164), external fast logic (such as "AS, ALS, or F" type 74XX series) or the faster "B" type PALs to produce outputs "DOUBL, ODB, OBT" to the DP8400, and the new DP8400-2 error correction chip. The fast PAL’s have an input to output maximum time of 25 ns, and 15 ns if it is a registered output. The slow PAL’s have an input to output maximum time of 35 ns, and 25 ns if it is a registered output.
One needs to produce "DOUTB, OB5, OB7" faster at higher CPU speeds to guarantee that the CPU reads valid data during a READ access cycle. To do this he could use external fast logic as shown in the following figure.

Using the above example we can calculate (assuming a 10 MHz 32000 series processor) the time required to have valid data at the CPU data input pins.

To do this one could replace the 74LS164 IC with the following circuit:

The delay of "DOUTB" is to allow the DP8400 data, check bit and syndrome latches "DLE, and CSLE" to latch the data and check bits before turning off the DRAM output buffers.

The delay of "CS" and "OB" allow the DRAM output buffers to turn off before the DP8400 starts driving the DP8400 memory data bus. In general the DRAM output buffers should turn off much faster then the DP8400 output buffers can turn on, so the user may want to allow "CS, OB" to become valid at the same time as "DOUTB" transitions high.

2) In order to allow the use of slower DRAMs at higher CPU speeds one may want to slow down access cycles by adding an extra WAIT state.

To do this one could replace the 74LS164 IC with the following circuit:

Here "CTLX" was used instead of "FCLK" with a 74F164. The "RFSH" PAL equation must be adjusted to keep RFSH 5 clock periods long, as follows:

RFSH:  =  RFSH-INCY-2D + RFSH-RFIO + RFSH-RFIO + RFSH-CTLE

If WAIT states are also wanted in WRITE access cycles the "CWAIT" equations must include the following term:

+ RFSH + INCY + TSO + DDIN + 2D

If one wants to keep WRITE cycles without WAIT states inserted then the "RASIN" equations must be modified for HIDDEN REFRESH and WRITE cycles as follows:

+ RFSH + RASIN + INCY + 2D

3) Another possibility for this interface at higher frequencies would be to adjust READ access cycles by adding another WAIT state to them, as well as adjusting BYTE WRITE cycles.

Using this method one would need another stage for the shift register or use a 74F164 and use CTTL as its clock instead of FCLK. If one looks at the above figure, using the 74F164, for reference the extra stage "10D" would be used. This would allow one to make the READ access cycle one "T" state longer by adjusting the READ and READ with error "RASIN" equations.

To make the READ access cycle one "T" state longer another WAIT state would have to be added to READ cycles (making a total of 2 WAIT states) and the latch signals "ODLE" and "CSLE" must be adjusted by delaying them back ½ "T" state (allowing a ½ cycle longer access time). This also has the advantage of allowing the other ½ cycle of time to get the data valid at the inputs of the Series 32000 CPU.

The BYTE WRITE access cycle could also be adjusted by delaying the signals "ODLE" and "CSLE" by ½ cycle. No other equations need to be touched. This would allow an extra ½ cycle for access time during BYTE WRITE access cycles.

This would allow a standard 150 ns to possibly 200 ns DRAM in a 10 MHz system [80.5 ns + ½ "T" state (50 ns) = 130.5 ns column access time (tCAC)] but would sacrifice by having 2 WAIT states in READ access cycles.

4) One also must be careful to make sure that CS is low, during an access, a minimum of 30 ns (DP8409A, 15 ns DP8419) before RASIN transitions low. If this is a problem one could tie CS permanently low (disabling hidden REFRESH) and use the system transceivers to select the memory system.

OTHER OPTIONS

If one is using the NS32082 Memory Management unit in a Series 32000 system he should connect the output "PAV" (Physical Address Valid) to the P.I.C. instead of the address strobe output "ADS". An output for the BUS PARITY ERROR in a data transfer from the CPU to memory could also be detected, from the error flags and "AE" of the DP8400, and used to interrupt the CPU. However, the P.I.C. does not make use of that feature of the DP8400, though it would be very easy to add.

If one does not want to WRITE corrected data to memory in case of a DOUBLE BIT error, in READ access cycle, he could disable the WRITE signal, "WIN", during a DOUBLE BIT error as follows:

TL/F/8400–2

TL/F/8400–3
## NS32016, DP8400, DP8409A
### PALs Inputs and Outputs

#### PIN NUMBER OF THE PAL ON THE LEFT

| PAL # 1 Inputs | 1) | “FCLK” | Fast Clock (twice “CTTL” frequency) from NS32201. |
| 2) | “CTTL” | Output clock from NS32201. |
| 3) | “CS” | Chip Select for the Dynamic RAM controlled by the DP8409A and DP8400. |
| 4) | “DDIN” | Data Direction in, from NS32016, indicates the direction of the data transfer during a bus cycle. |
| 5) | “RFIO” | Refresh request output from the DP8409A, also is used as a reset input to set PAL to a known state. |
| 6) | “INCT” | If address bit 0 and high byte enable (from NS32016) are both low this input is high. Used to determine when byte operations are in progress. |
| 7) | “AOHBE” | If address bit 0 AND high byte enable (from NS32016) are both low this input is high. Used to determine when byte operations are in progress. |
| 8) | “2D” | “RASIN” or “RFSH” delayed by 2 periods of FCLK. This output is from the external shift register. |
| 9) | “ERRLAT” | Output from PAL # 1 indicating that any error, “AE”, was valid during a READ access cycle. |
| 11) | “OE” | Enables PAL outputs. |
| 12) | “4D” | “2D” delayed by 2 periods of RFCN, also an output of the external shift register. |
| 18) | “6D” | “4D” delayed by 2 periods of RGCK, also an output of the external shift register. |
| 19) | “8D” | “6D” delayed by 2 periods of RGCK, also an output of the external shift register. |

#### PAL # 2 Outputs

| 13) | “DDIN” | Output that controls both the DP8400 Data latch and output latches. This output goes directly to both the “DLE” and “DEE” pin of the DP8400. |
| 17) | “CSLE” | Output that controls the DP8400 Check bit Syndrome latch. This output goes directly to the “CSLE” pin of the DP8400, it is only inverted so the PAL programmer will program it correctly. |

#### PAL # 2 Inputs

| 1) | “RFSH” | Output from PAL # 1 that indicates whether the DRAMs are being refreshed. |
| 2) | “RASIN” | Output from PAL # 1. |
| 3) | “AO” | Output from NS32016, address bit0. |
| 4) | “TBE” | Output from NS32016, high byte enable. |
| 5) | “DDIN” | Data Direction in, from NS32016. |
| 6) | “AUS” | Address strobe from NS32016. |
| 7) | “TSO” | Output from NS32016. |
| 8) | “2D” | Output from the shift register. |
| 9) | “CS” | Chip select for the DRAM. |
| 11) | “Cycled” | Output from PAL # 1. |

#### PAL # 1 Outputs

| 17) | “RASIN” | Input to DP8409A, causes the DP8409A to enter mode 1 to do a refresh. |
| 16) | “RFSH” | Input to DP8409A, causes the DP8409A to enter mode 1 to do a refresh. |
| 15) | “WIN” | This output is used as an input to the DP8409A. It causes a WRITE to the DRAM. |
| 14) | “Cycled” | This output is used in many other equations and functions as a signal that the particular access cycle is midway to completion. |

#### PAL # 3 Inputs

| 1) | “FCLK” | Fast clock from NS32201. |
| 2) | “CTTL” | System clock from the NS32021. |
| 3) | “DIAGCS” | Enable input from I/O port for diagnostics to enable “CSLE”, check bit syndrome latch enable. |
| 4) | “DIAGD” | Enable input from I/O port for diagnostics to enable “DLE”, data latch enable. |
| 5) | “RESET” | Reset input from I/O port to reset PAL error latches. |
| 6) | “CSRASIN” | Output from the PAL # 1 logically “NOR”ed with the DRAM Chip Select signal. This indicates the beginning of a selected DRAM access cycle. |
| 7) | “AE” | Output from DP8400 indicating an error. |
| 8) | “E01” | This is the “E0” and “E1” error flags, of the DP8400, logically “NOR”ed together. |
| 9) | “DOUTB” | Controls memory buffers that interface between the DRAM and the DP8400/memory data base. |
| 11) | “OE” | Enables the PAL outputs. |
| 12) | “AOSBE” | If address bit 0 AND high byte enable (from NS32016) are both low this input is high. Used to determine when byte operations are in progress. |

#### PAL # 3 Outputs

| 18) | “DDIN” | Output from NS32016, indicates the direction of the data transfer during a bus cycle. |
| 19) | “PBUF1” | This signal enables the high byte of the processor, through the CPU transceiver, onto the DP8400/Memory data bus. |
| 18) | “OB1” | Controls DP8400 output buffer for byte “1”. |
| 17) | “OB0” | Controls DP8400 output buffer for byte “0”. |
| 16) | “PBUFO” | This signal enables the low byte of the processor, through the CPU transceiver, onto the DP8400/Memory data bus. |
| 15) | “DOUTB” | Controls memory buffers that interface between the DRAM and the DP8400 memory data bus. |
| 14) | “INCT” | Output indicating that the NS32016 is in an access cycle. |
| 12) | “CWT” | Output to NS32016 that causes WAIT states to be inserted into the NS32016 bus cycles. |

### PAL # 2 Outputs

| 19) | “PBUFT” | This signal enables the high byte of the processor, through the CPU transceiver, onto the DP8400/Memory data bus. |

### PAL # 3 Outputs

| 19) | “DDIN” | Output from NS32016. |
| 18) | “OB1” | Controls DP8400 output buffer for byte “1”. |
| 17) | “OB0” | Controls DP8400 output buffer for byte “0”. |
| 16) | “PBUFO” | This signal enables the low byte of the processor, through the CPU transceiver, onto the DP8400/Memory data bus. |
| 15) | “DOUTB” | Controls memory buffers that interface between the DRAM and the DP8400 memory data bus. |
| 14) | “INCT” | Output indicating that the NS32016 is in an access cycle. |
| 12) | “CWT” | Output to NS32016 that causes WAIT states to be inserted into the NS32016 bus cycles. |
16) "MODECC" Output that is used as an input to the DP8400. This signal controls whether the DP8400 is in READ or WRITE Mode.

15) "DOUBLERR" Used to interrupt the system when a double bit error has been detected during a READ cycle.

14) "ERRLAT" Used in the PAL controller to indicate that an error has occurred during a CS READ cycle or a CS BYTE WRITE cycle, as indicated by "AE" being valid. This signal can be used to latch the DRAM bank in error, the SYNDROME of the error, the ERROR flags, and the DRAM address (of the data in error) when a DRAM error occurs.

13) "ERROR" This output is used to display the DRAM bank in error, the syndrome of the error, and the error flags of the DP8400 when a single, double, or triple bit error occurs. The preceding error condition is held in an external error register (74LS374's). The contents of the registers are displayed on LED's to help the user diagnose where a DRAM problem may reside in the memory system.

PAL NUMBER 1

PAL16R4A

FCLK CTTL /CS /DDIN RFIO /INCY /AOHBE 2D /ERRLAT GND
/OE 4D NC /CYCLED /WIN /RFSH /RASIN 6D 8D VCC

/RASIN : = RFSH+INCY+4D+CTTL+ERRLAT ;Start /RASIN
  +RFSH+RASIN+INCY+4D ;WRITE or hidden RFSh
  +RFSH+CS+RASIN+INCY+DDIN+6D ;READ cycle
  +RFSH+CS+RASIN+INCY+DDIN+A0HBE+WIN ;BYTE WRITE cycle
  +RFSH+CS+RASIN+INCY+DDIN+AOHBE+CTTL ;Extend BYTE WRITE
  +RFSH+CS+RASIN+DDIN+ERRLAT+8D ;READ w/error

/RFSh : = RFSh+INCY+RASIN ;RFSh in idle states or in long
  +/RFSh+RF10 ; accesses of other devices or
  +/RFSh+6D ; at the beginning of an access
  +/RFSh+CTTL

/WIN : =
  RFSh+CS+RASIN+ERRLAT+6D+CTTL+DDIN ;READ w/error
  +/WIN+RFSh+RASIN+ERRLAT+6D ;READ w/error continue
  +RFSh+CS+RASIN+DDIN+2D+CTTL+AOHBE ;WRITE
  +/WIN+RFSh+CS+RASIN+DDIN+2D+AOHBE ;WRITE continue
  +RFSh+CS+RASIN+DDIN+AOHBE+CYCLED+CTTL ;BYTE WRITE
  +/WIN+RFSh+CS+RASIN+DDIN+AOHBE+6D ;BYTE WRITE continue

/CYCLED : =
  RFSh+RASIN+CS+DDIN+4D+AOHBE+CTTL ;BYTE WRITE
  +RFSh+RASIN+CS+DDIN+AOHBE+4D+CYCLED ;BYTE WRITE
  +RFSh+RASIN+CS+DDIN+2D+A0HBE ;READ, READ w/error
  +RFSh+RASIN+CS+DDIN+4D+CYCLED ;READ, READ w/error
  +RFSh+RASIN+CS+DDIN+2D+AOHBE ;WRITE
  +RFSh+RASIN+CS+2D+CTTL ;HIDDEN REFRESH
  +RFSh+CYCLED+ERRLAT ;Finish for READ w/error
  +RFSh+CYCLED+CTTL ;Finish
PAL NUMBER 2

PAL16L8A
/RFSH /RASIN AO /HBE /DDIN /ADS /TSO 2D /CS GD
/CYCLE /CWAIT /ODLE /INCY /DOUTB /PBUF0 /OB0 /OB1 /PBUF1 VCC

IF (VCC) /FBUF1 —
  RFSH /CS /INCY /DDIN /HBE
  ;READ or READ w/error
  +RFSH /CS /INCY /DDIN /AO /HBE /DOUTB /ODLE /2D ;BYTE WRITE high
  +RFSH /CS /INCY /DDIN /AO /HBE /DOUTB /ODLE /2D ;BYTE WRITE cont
  +RFSH /CS /INCY /DDIN /AO /HBE /DOUTB
  ;word WRITE

IF (VCC) /OB1 —
  RFSH /CS /INCY /DDIN /2D /CYCLE /DOUTB
  ;READ or READ w/error
  +RFSH /CS /INCY /DDIN /AO /HBE /DOUTB /ODLE /2D ;BYTE WRITE high
  +RFSH /CS /INCY /DDIN /AO /HBE /DOUTB /ODLE /2D ;BYTE WRITE cont
  +RFSH /OB1 /DOUTB /2D ;READ w/error hold

IF (VCC) /OB0 —
  RFSH /CS /INCY /DDIN /2D /CYCLE /DOUTB
  ;READ or READ w/error
  +RFSH /CS /INCY /DDIN /AO /HBE /DOUTB /ODLE /2D ;BYTE WRITE low
  +RFSH /CS /INCY /DDIN /AO /HBE /DOUTB /ODLE /2D ;BYTE WRITE cont
  +RFSH /OB0 /DOUTB /2D ;READ w/error hold

IF (VCC) /PBUF0 —
  RFSH /CS /INCY /DDIN /A0
  ;READ or READ w/error
  +RFSH /CS /INCY /DDIN /AO /HBE /DOUTB /ODLE /2D ;BYTE WRITE low
  +RFSH /CS /INCY /DDIN /AO /HBE /DOUTB /ODLE /2D ;BYTE WRITE cont
  +RFSH /CS /INCY /DDIN /AO /HBE /DOUTB
  ;word WRITE

IF (VCC) /DOUTB —
  RFSH /CS /INCY /DDIN /2D /CYCLE
  ;READ or READ w/error
  +RFSH /CS /INCY /DDIN /AO /HBE /DOUTB /ODLE /2D ;BYTE WRITE low
  +RFSH /CS /INCY /DDIN /AO /HBE /DOUTB /ODLE /2D ;BYTE WRITE high

IF (VCC) /INCY — RFSH /ADS /2D /CYCLE
  ;Start INCY
  +RFSH /CS /TSO /2D
  ;Start INCY for access
  ; after forced refresh
  ; or READ w/error
  +RFSH /INCY /CYCLE
  ;Continue
  +RFSH /INCY /TSO /CS
  ;Continue for US access

IF (/CS) /CWAIT —
  RFSH /TSO
  ;Access in RFSH
  +RFSH /TSO /RASIN
  ;Access after forced RFSH
  +RFSH /INCY /TSO /DDIN /2D
  ;READ cycle
  +RFSH /INCY /TSO /DDIN /AO /HBE /CYCLE
  ;BYTE WRITE
  +RFSH /INCY /TSO /DDIN /AO /HBE /CYCLE
  ;BYTE WRITE
  +RFSH /TSO /CYCLE /2D /RASIN
  ;WAIT after READ w/error
PAL NUMBER 3

PAL1686A

FCLK CTL DIAGCS DIAGD /RESET CSRASIN AE01 /DOUTB GND
/0E /A0HBE /ERROR /ERRLAT /DOUBLERR /MODECC /CSLE /ODLE /DDIN VCC

/ODLE : - CSRASIN/DDIN+/DOUTB+/CTTL ;Read
  +CSRASIN/DDIN+/MODECC+CSLE+ODLE ;Read with error
  +CSRASIN/DDIN+/A0HBE+/DOUTB+/CTTL ;Byte Write
  +/ODLE+CSRASIN+DDIN+/A0HBE+CTTL ;Continue during Byte Write
  +CSRASIN"DDIN"+A0HBE"/MODECC"CSLE"+ODLE ;Byte Write
  +CSRASIN"DDIN"+A0HBE"/CTTL ;Word Write
  +/ODLE+CSRASIN+CTTL ;Hold "/ODLE"
  +/ODLE+DIAG ;Hold "/ODLE*" for
  ; diagnostics

/CSLE : - CSRASIN+/DDIN+/DOUTB+/CTTL ;Read
  +CSRASIN+/DDIN+/MODECC ;Read with error
  +CSRASIN+/DDIN+/A0HBE+/DOUTB+/CTTL ;Byte Write
  +CSRASIN+/DDIN+/A0HBE+/MODECC ;Byte Write
  +CSRASIN+DDIN+/A0HBE+/CTTL ;Word WRITE
  +/CSLE+CSRASIN+CTTL ;Hold "/CSLE"
  +/CSLE+DIAGCS ;Hold "/CSLE*" for
  ; diagnostics

/MODECC :=
  CSRASIN+/ODLE+/DDIN+/CTTL ;READ or Write w/error
  +CSRASIN+/ODLE+/DDIN+/A0HBE+/CTTL ;BYTE WRITE
  +CSRASIN+DDIN+/A0HBE ;WORD WRITE
  +/MODECC+CSRASIN ;Hold "/MODECC"

/DOUBLERR :=
  /DIAGCS+/DIAGD+RESET+CSRASIN+/ODLE+/CTTL+AE=E01 ;Double bit error
  ; during READs
  ; or BYTE WRITES
  +/DOUBLERR+RESET ;Hold "/DOUBLERR"

/ERRLAT :=
  /DIAGCS+/DIAGD+CSRASIN+/ODLE+/CTTL+AE ;Any Error during
  ; READ or BYTE WRITE
  +/ERRLAT+CSRASIN ;Continue "/ERRLAT*" during
  ; READ or during BYTE WRITE

/ERROR := /DIAGD+/DIAGCS+RESET+CSRASIN+/ERRLAT ;Store error syndrome
  ; and RAS bank and
  ; error flags
  +/ERROR+RESET ;Hold until RESET

;The output, "/CSLE*", is shown inverted so the PAL will be
;programmed correctly, in other words, "/CSLE*" goes low after the
;rising edge of FCLK given that one of its input equations was
;low a setup time before FCLK transitioned high. The output,
;="/CSLE*", should go straight to the pin "CSLE" of the DP8400.
NS32016, DP8400, DP8409A or DP8418 Error Correcting Memory System

*IF system contains NS32082 MMU, PAV should be used in place of ADS*
LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.