F8680 PC/CHIP™

System Design Guide

PC/CHIP

CHIPS®
Copyright Notice
Software Copyright © 1991, Chips and Technologies, Inc.
All Rights Reserved.
Printed in U.S.A.

Trademark Acknowledgement
CHIPS®, and the CHIPS logotype are registered trademarks of Chips and Technologies, Inc.
PC/CHIP™, SMARTMAP™, SuperState™, Virtual I/O™, Virtual Interrupts™, and Visual Map™
are trademarks of Chips and Technologies, Inc.
AT&T® is a registered trademark of AT&T Bell Laboratories.
Centronics® is a registered trademark of Centronics Corp.
IBM®, PC/AT®, and PS/2® are registered trademarks of International Business Machines, Inc.
Maxim® is a registered trademark of Maxim Integrated Products, Inc.
MicroTouch® is a registered trademark of MicroTouch Systems, Inc.
National® is a registered trademark of National Semiconductor Corp.

Disclaimer
This manual is copyrighted by Chips and Technologies, Inc. You may not reproduce, transmit,
transcribe, store in a retrieval system, or translate into any language or computer language, in any form
or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, any part of
this publication without express written permission of Chips and Technologies, Inc.
The information contained in this document is being issued in advance of the production cycle for the
device(s). The parameters for the device(s) may change before final production.
Chips and Technologies, Inc. makes no representations or warranties regarding the contents of this
manual. We reserve the right to revise the manual or make changes in the specifications of the product
described within it at any time without notice and without obligation to notify any person of such
revision or changes.
The information contained in this manual is provided for general use by our customers. Our customers
should be aware that the personal computer field is the subject of many patents. Our customers should
ensure that they take appropriate action so that their use of our products does not infringe upon any
patents. It is the policy of Chips and Technologies, Inc. to respect the valid patent rights of third parties
and not to infringe upon or assist others to infringe upon such rights.

Restricted Rights and Limitations
Use, duplication, or disclosure by the Government is subject to restrictions set forth in subparagraph
(c)(1)(ii) of the Rights in Technical Data and Computer Software clause at 252.277-7013
Chips and Technologies, Inc.
3050 Zanker Road
San Jose, California 95134
Phone: 408-434-0600
Preface

The F8680 PC/CHIP™ System Design Guide provides useful information for incorporating the F8680 microchip in the hardware design of a computer system. This manual is intended for use by engineers who need to understand the features and signal interface of the F8680 chip.

Design Guide Organization

This design guide is organized as 11 chapters and 3 appendixes. The first chapter introduces the chip architecture, the second chapter provides sample configurations using the F8680 chip, and the remaining chapters deal with various aspects of incorporating the chip into a design.

Chapter 1 provides an overview of the F8680 chip, highlighting those features of the chip which are new to PC-on-a-chip technology. It also lists available chip resources, and indicates general design considerations to be observed.

Chapter 2 gives examples of how to use the F8680 chip in various practical designs, and indicates where the specific details for each example will be found in the design guide.

Chapter 3 describes the memory interface of the F8680 chip.

Chapter 4 describes the display interface of the F8680 chip and provides alternative connections for external display subsystems.

Chapter 5 describes the power management circuitry of the F8680 chip.

Chapter 6 describes the keyboard interface options and mouse connection options available on the F8680 chip.

Chapter 7 describes the connection of a floppy disk controller circuit to the F8680 chip.

Chapter 8 describes the connection of a hard disk interface circuit to the F8680 chip.
Chapter 9 describes the use of the internal serial port of the F8680 chip and discusses the options for incorporating a parallel port into system design.

Chapter 10 describes the facilities available for connection to external peripherals through the XT bus.

Chapter 11 describes special applications, such as connecting a display overlay or a digital-to-analog converter.

Appendix A summarizes the processor architecture of the F8680 chip.

The manual also provides an index of major topics.

Conventions

This manual uses certain conventions in describing signals and programming concepts, such as the following:

• Reference is made to CREG and SDATA. CREG indicates an index to the configuration register set of the F8680 chip. SDATA indicates an index to the status data register set of the F8680 chip. The CREGs and SDATAs are summarized in the F8680 PC/CHIP™ Data Sheet.

• A group of signals that act as a bus is specified with a colon, e.g., address lines ADR0 to ADR25 are referred to as ADR25:0 when they act as a single bus. A group of signals that does not act as a bus is specified with a hyphen, e.g., interrupt request lines IRQ0 to IRQ7 are referred to as IRQ0-7. This same convention applies to programming bits that refer to signal groups.

• A signal that is considered active when at logic 0 is specified with a trailing asterisk, e.g., the write enable line is specified as WE0*. The asterisk is not used to refer to a footnote in this manual.

• Numeric values must be assumed to be in hexadecimal. The letter h is often used to specify a hex base when the reference is ambiguous.

• I/O addresses are always specified as three hexadecimal digits, from 000 to 3FF. Memory addresses are absolute values (not offsets) in hex, unless otherwise specified.
References

This manual should be used in conjunction with the following related documents:

- *F8680 PC/CHIP™ Programmer’s Reference Manual*
- *F8680 PC/CHIP™ Data Sheet*

The following companies supply products that are referenced in this publication.

Maxim Integrated Products, Inc.
120 San Gabriel Drive
Sunnyvale, California  94086
1-408-737-7600

Micrel Semiconductor
560 Oakmead Parkway
Sunnyvale, California  94086
1-408-245-2500

MicroTouch Systems, Inc.
55 Jonspin Road
Wilmington, Massachusetts  01887
1-800-866-6873
Contents

Preface ........................................................ iii
Design Guide Organization ........................................ iii
Conventions .................................................... iv
References ..................................................... v

CHAPTER 1

System Overview ............................................... 1-1
Hardware Design ................................................ 1-3
Architectural Enhancements ....................................... 1-3
   SuperState R Mode ............................................ 1-4
   Virtual I/O Feature ............................................ 1-5
   Virtual Interrupts Feature .................................... 1-5
Hardware Description ............................................ 1-6
   CPU Architecture ............................................. 1-6
   Memory Subsystem ............................................. 1-8
   CGA-Compatible Graphics Controller ....................... 1-9
   XT Subsystem ................................................ 1-9
   UART ...................................................... 1-9
System Design Resources ......................................... 1-10
   Hardware Triggers to Switch to SuperState R Mode .......... 1-10
   Waveform Generation ........................................ 1-10
   Chip Select ............................................... 1-11
   Processor Status ............................................ 1-11
   Graphics Control ............................................. 1-11
   PCMCIA Interface ............................................ 1-11
General Design Considerations .................................. 1-12
   Power Considerations ....................................... 1-12
   Signal Characteristics ..................................... 1-13
   EMI Considerations ........................................ 1-13
## CHAPTER 2

**Design Applications** ............................................. 2-1  
- Palmtop Application ............................................. 2-2  
- Laptop Application .............................................. 2-4  
- Portable Application ............................................. 2-6  
- Desktop Application ............................................. 2-8  
- Pen-Based Application ........................................... 2-10  
- Embedded Controller Application ............................. 2-12

## CHAPTER 3

**Memory** ....................................................... 3-1  
- Memory Operational Theory ....................................... 3-1  
  - Bank Switching Logic .......................................... 3-2  
  - Memory Mapping Logic ........................................ 3-3  
- How to Approach Memory Design ................................ 3-5  
- DRAM ........................................................ 3-6  
  - Signals ...................................................... 3-6  
  - Memory Address Multiplexing ................................ 3-8  
  - Page Mode Operation .......................................... 3-9  
  - Refresh ..................................................... 3-9  
  - Interface to Common Types ................................... 3-9  
- SRAM/PSRAM ................................................. 3-13  
  - Signals ...................................................... 3-13  
  - Refresh for PSRAM ........................................... 3-14  
  - Interface to Common Types .................................. 3-14  
- ROM .......................................................... 3-16  
  - BIOS ROM .................................................. 3-16  
  - Applications in ROM .......................................... 3-16  
  - Signals ...................................................... 3-16  
  - Interface to 8-bit ROM Banks ................................. 3-18  
- PCMCIA-Standard Interface ....................................... 3-18  
  - Signals ...................................................... 3-19  
  - Chip Support for PCMCIA ................................... 3-22  
  - PCMCIA Memory Performance ................................. 3-26  
  - Medium Types .............................................. 3-26  
  - Circuit for Programmable Cards ............................. 3-27  
  - Using the Interface as a General Purpose I/O Port ........ 3-27
CHAPTER 4
Display ........................................................ 4-1
SRAM Interface ................................................. 4-1
LCD Panel Interface ............................................. 4-2
   Alternative Dot Clock Input on PS4 ......................... 4-3
   ACDCLK Output Option on PS2 ............................. 4-4
   Register Programming ....................................... 4-5
   Controlling the Backlight ................................. 4-6
CRT Interface ................................................... 4-7
Connecting an External Display Controller ..................... 4-8
   Disabling the Internal Controller ......................... 4-8
   Connecting the 82C455 Low-power VGA Controller .... 4-8
   Connecting the 82C450 Super VGA Controller ............ 4-10

CHAPTER 5
Power Management ............................................. 5-1
Power Control Issues ......................................... 5-1
   Software Power-Off Control ............................... 5-2
   Power-On Clock Comparator ................................ 5-2
   Power Control State Machine ............................. 5-3
Connections to the PWRUP Input ............................... 5-3
Using OSCPW to Drive System Oscillators ..................... 5-5
Signals Available for Control/Status .......................... 5-6
   Programmable Pins ...................................... 5-6
Controlling Power to Peripheral Devices ....................... 5-8
Monitoring Battery Voltage .................................... 5-9
Power-Saver Mode .............................................. 5-11

CHAPTER 6
Keyboard and Mouse ........................................... 6-1
Connections to the XT Keyboard ............................... 6-1
Direct Scanning of an Integral Keyboard ....................... 6-2
   Keyboard Scanning Principles ............................. 6-4
   Other Keyboard Emulation Issues ......................... 6-5
AT Keyboard Emulation Considerations ......................... 6-6
Providing for a Mouse ........................................ 6-7
CHAPTER 7

Floppy Disk Drives ................................................................. 7-1
Connecting the 82C765 Floppy Disk Controller ............................. 7-1
Floppy Disk Controller Registers ..................................................... 7-3
Connecting the 82C710 Universal Peripheral Controller ..................... 7-3

CHAPTER 8

Hard Disk Drives ........................................................................ 8-1
XT-Type Hard Disk Drive Signals .................................................. 8-1
XT-Type Hard Disk Drive Registers ............................................... 8-3
AT-Type Hard Disk Drive Signals .................................................. 8-4
AT-Type Hard Disk Drive Registers ............................................... 8-6

CHAPTER 9

Serial and Parallel Ports ............................................................ 9-1
RS232-C Signals ............................................................................ 9-1
connecting a Modem Module ......................................................... 9-3
Connecting Line Drivers ............................................................... 9-4
Parallel Port Signals ................................................................. 9-5
Parallel Interface ............................................................................ 9-6
SuperState R Support for Parallel Port ............................................. 9-8
Connecting the CHIPS 82C605 Multifunction Controller ...................... 9-10
Connecting the CHIPS 82C710 Universal Peripheral Controller ............. 9-11

CHAPTER 10

XT Subsystem ............................................................................ 10-1
Generating RESETDRV for the XT Bus .......................................... 10-3
Connecting the Interrupt Request (IRQ) Pins ..................................... 10-4
Emulating Extra IRQ Lines Through the Programmable Pins .............. 10-4
Connecting the DREQ/DACK Pins .................................................... 10-5
Driving Peripheral Devices on the XT Bus ........................................ 10-6
Connecting a Speaker ................................................................... 10-7
CHAPTER 11

Special Applications .................................................. 11-1
Incorporating a Display Overlay ........................................... 11-1
    Connecting the Overlay ........................................... 11-2
    Monitoring for Stylus Contact .................................... 11-3
    Monitoring a Control Panel ......................................... 11-3
Connecting a Digital-to-Analog Converter .............................. 11-4
Connecting an Analog-to-Digital Converter ............................ 11-5
Emulating the Real-Time Clock .......................................... 11-6

APPENDIX A

Processor Architecture ................................................. A-1
Processor Pipeline ..................................................... A-1
Performance Reduction ................................................. A-3

INDEX

Representatives
## List of Figures

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-1</td>
<td>F8680 Chip Architecture—Block Diagram</td>
<td>1-2</td>
</tr>
<tr>
<td>1-2</td>
<td>F8680 Processing Registers</td>
<td>1-7</td>
</tr>
<tr>
<td>1-3</td>
<td>Supply Voltage vs. Operational Speed</td>
<td>1-12</td>
</tr>
<tr>
<td>2-1</td>
<td>Palmtop Application</td>
<td>2-3</td>
</tr>
<tr>
<td>2-2</td>
<td>Laptop Application</td>
<td>2-5</td>
</tr>
<tr>
<td>2-3</td>
<td>Portable Application</td>
<td>2-7</td>
</tr>
<tr>
<td>2-4</td>
<td>Desktop Application</td>
<td>2-9</td>
</tr>
<tr>
<td>2-5</td>
<td>Pen-based Application</td>
<td>2-11</td>
</tr>
<tr>
<td>2-6</td>
<td>Embedded Controller Application</td>
<td>2-13</td>
</tr>
<tr>
<td>3-1</td>
<td>Bank Switching Logic</td>
<td>3-2</td>
</tr>
<tr>
<td>3-2</td>
<td>Memory Mapping Logic</td>
<td>3-4</td>
</tr>
<tr>
<td>3-3</td>
<td>Interface to 4-bit DRAM</td>
<td>3-10</td>
</tr>
<tr>
<td>3-4</td>
<td>Interface to 8-bit DRAM</td>
<td>3-11</td>
</tr>
<tr>
<td>3-5</td>
<td>Interface to 1-bit DRAM</td>
<td>3-12</td>
</tr>
<tr>
<td>3-6</td>
<td>Interface to SRAM</td>
<td>3-15</td>
</tr>
<tr>
<td>3-7</td>
<td>Interface to 8-bit ROM</td>
<td>3-18</td>
</tr>
<tr>
<td>3-8</td>
<td>Single Card Slot Interface</td>
<td>3-23</td>
</tr>
<tr>
<td>3-9</td>
<td>Dual Card Slot Interface</td>
<td>3-25</td>
</tr>
<tr>
<td>3-10</td>
<td>Controlling Program Voltage Vpp to the Card Slot</td>
<td>3-27</td>
</tr>
<tr>
<td>4-1</td>
<td>Connection of Display SRAM</td>
<td>4-1</td>
</tr>
<tr>
<td>4-2</td>
<td>Display Controller Signals to the LCD Panel</td>
<td>4-2</td>
</tr>
<tr>
<td>4-3</td>
<td>Alternative Dot Clock, AC Drive Clock Connections</td>
<td>4-3</td>
</tr>
<tr>
<td>4-4</td>
<td>Power Control Using a Programmable Pin</td>
<td>4-6</td>
</tr>
<tr>
<td>4-5</td>
<td>Display Controller Signals to the CRT</td>
<td>4-7</td>
</tr>
<tr>
<td>4-6</td>
<td>Connecting the 82C455 VGA Controller</td>
<td>4-9</td>
</tr>
<tr>
<td>4-7</td>
<td>Connecting the 82C450 VGA Controller</td>
<td>4-10</td>
</tr>
<tr>
<td>5-1</td>
<td>Connecting PWRUP to a Toggle Switch</td>
<td>5-4</td>
</tr>
<tr>
<td>5-2</td>
<td>Connecting PWRUP to a Momentary Switch</td>
<td>5-4</td>
</tr>
<tr>
<td>5-3</td>
<td>Using OSCPW to Control Power to the Oscillators</td>
<td>5-5</td>
</tr>
<tr>
<td>Figure</td>
<td>Description</td>
<td>Page</td>
</tr>
<tr>
<td>---------</td>
<td>-------------------------------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>5-4</td>
<td>Connecting a Power Control Device</td>
<td>5-8</td>
</tr>
<tr>
<td>5-5</td>
<td>Simple “Battery Low” Indicator Circuit</td>
<td>5-9</td>
</tr>
<tr>
<td>5-6</td>
<td>Two-Level “Battery Low” Indicator Circuit</td>
<td>5-10</td>
</tr>
<tr>
<td>5-7</td>
<td>Battery Voltage Monitor Circuit With A/D Converter</td>
<td>5-11</td>
</tr>
<tr>
<td>6-1</td>
<td>Connections to the XT Keyboard</td>
<td>6-2</td>
</tr>
<tr>
<td>6-2</td>
<td>Connections to Keyboard Matrix for Direct Scanning</td>
<td>6-3</td>
</tr>
<tr>
<td>7-1</td>
<td>Floppy Disk Drive Interface Signals</td>
<td>7-2</td>
</tr>
<tr>
<td>8-1</td>
<td>Connections to an XT-Type IDE Hard Disk Drive</td>
<td>8-2</td>
</tr>
<tr>
<td>8-2</td>
<td>Connections to an AT-Type IDE Hard Disk Drive</td>
<td>8-5</td>
</tr>
<tr>
<td>9-1</td>
<td>RS232-C Interface Signals</td>
<td>9-2</td>
</tr>
<tr>
<td>9-2</td>
<td>Connecting the Modem Module</td>
<td>9-3</td>
</tr>
<tr>
<td>9-3</td>
<td>Line Drivers and Receivers for External RS232-C Interface</td>
<td>9-4</td>
</tr>
<tr>
<td>9-4</td>
<td>Centronics Parallel Port Signals</td>
<td>9-5</td>
</tr>
<tr>
<td>9-5</td>
<td>Data Register—I/O Address 378/278 (W/R)</td>
<td>9-6</td>
</tr>
<tr>
<td>9-6</td>
<td>Printer Status Register—I/O Address 379/279 (R)</td>
<td>9-7</td>
</tr>
<tr>
<td>9-7</td>
<td>Printer Control Register—I/O Address 37A/27A (W/R)</td>
<td>9-8</td>
</tr>
<tr>
<td>9-8</td>
<td>Parallel Port Implementation With Latches</td>
<td>9-9</td>
</tr>
<tr>
<td>9-9</td>
<td>Connections to the 82C605 Multifunction Controller</td>
<td>9-10</td>
</tr>
<tr>
<td>9-10</td>
<td>Connections to the 82C710 Universal Peripheral Controller</td>
<td>9-11</td>
</tr>
<tr>
<td>10-1</td>
<td>XT Bus Card-Edge Connector</td>
<td>10-3</td>
</tr>
<tr>
<td>10-2</td>
<td>Buffers for the XT Bus</td>
<td>10-6</td>
</tr>
<tr>
<td>10-3</td>
<td>Driver Circuits for Sounding Devices</td>
<td>10-7</td>
</tr>
<tr>
<td>11-1</td>
<td>Connecting an Overlay</td>
<td>11-2</td>
</tr>
<tr>
<td>11-2</td>
<td>Incorporating the D/A Converter</td>
<td>11-4</td>
</tr>
<tr>
<td>11-3</td>
<td>Incorporating the A/D Converter</td>
<td>11-5</td>
</tr>
<tr>
<td>A-1</td>
<td>Processor Pipeline</td>
<td>A-2</td>
</tr>
</tbody>
</table>
List of Tables

Table 1-1. System Memory Usage ........................................ 1-8
Table 1-2. Output Pin Drive Capability ............................... 1-13

Table 3-1. Bank Switch Register Ranges ............................. 3-3
Table 3-2. Pin Assignments—DRAM Interface Signals ............... 3-7
Table 3-3. Address Multiplexing ...................................... 3-8
Table 3-4. Pin Assignments—SRAM Interface Signals ............... 3-13
Table 3-5. Address Bus Connections for Various SRAM Device Capacities ........................................ 3-15
Table 3-6. Pin Assignments—ROM/PROM Interface Signals ........ 3-17
Table 3-7. PCMCIA Signal Name Equivalents .......................... 3-19
Table 3-8. Pin Assignments—PCMCIA Interface Signals ............ 3-20

Table 5-1. Programmable Pin Functions ............................... 5-6

Table 6-1. Possible Address Ranges for Keyboard Scan Decoding 6-5
Table 6-2. Address Sequence to Pulse Each ROW Line Low ........ 6-6

Table 7-1. Register Names and I/O Addresses ........................ 7-3

Table 8-1. XT-Type IDE Hard Disk Drive Interface Signals .......... 8-1
Table 8-2. XT-Type Hard Disk Drive Registers ....................... 8-3
Table 8-3. AT-Type IDE Hard Disk Drive Interface Signals .......... 8-4
Table 8-4. AT-Type Hard Disk Drive Registers ....................... 8-6

Table 10-1. XT Bus Signals ............................................ 10-1
Table 10-2. XT-Compatible Interrupt Assignments ................... 10-4
Table 10-3. AT-Compatible Assignment for Second Interrupt Controller ........................................ 10-4
Table 10-4. XT-compatible DMA Request Line Assignment .......... 10-5
CHAPTER 1

System Overview

The F8680 PC/CHIP™ microchip implements the following subsystems of an XT-compatible computer:

- 8086-compatible central processor with enhancements to provide a protected management mode
- 8254-compatible timer
- 8259-compatible interrupt controller
- Memory controller with bank-switching logic
- DMA emulation mechanism that is 8237-compatible
- Keyboard interface circuit (XT protocol)
- CGA-compatible graphics controller
- 16C450-compatible UART.

Figure 1-1 illustrates the relationship of these subsystems in the F8680 chip design. The F8680 chip architecture and features give you, the design engineer, freedom from dealing with the routine details of XT-compatible architecture. You can spend your design time where it counts: developing a powerful system by selecting the memory, storage devices, graphics display, and I/O peripherals that will be most useful for your application.
Figure 1-1. F8680 Chip Architecture—Block Diagram
Hardware Design

The design of the F8680 chip is tailored for use in low-cost DOS-compatible systems and expansion cards, handheld and portable computers, and embedded controller applications. From the perspective of hardware design, this results in a chip with the following features:

- Provides fully static operation, allowing a near-complete power-down with no loss of data.
- Integrates popular peripheral devices such as a graphics controller, UART, and continuous time-of-day clock.
- Activates oscillator power and enables internal clocks in the proper sequence at power-up/power-down times to eliminate the need for external logic.
- Provides a practical mechanism for bank-switching memory, allowing EMS memory addressing and memory card addressing with no external mapping logic.
- Eliminates the need for external decode logic by providing up to four programmable chip select decodes.
- Can trap all accesses to nonexistent hardware and simulate the hardware in software.
- Provides an extremely flexible memory mapping mechanism to make the most efficient use of virtually any memory configuration.
- Allows hardware configuration to be performed under software control, maximizing hardware design flexibility.

These features relieve you of the burden of adapting your hardware design to the chip. Instead, you program the F8680 chip so that it adapts to your hardware design.

Architectural Enhancements

The F8680 chip provides functionality comparable to an XT-compatible system with an 8086 processor but with better performance. Above this, the F8680 chip provides independent management features through hardware and microcode enhancements. The enhancement schemes involve the following new concepts:

- SuperState™ R supervisory mode is used to execute system management code in an environment that is protected from applications.
- Virtual I/O™ mechanism intercepts I/O operations for monitoring and servicing by SuperState R code.
• Virtual Interrupts™ mechanism intercepts interrupts for monitoring and servicing by SuperState R code.
• Visual Map™ contrast control facility guarantees that applications written for a color display will be viewable on a monochrome LCD panel.

These features are discussed briefly in the following sections of this chapter. Refer to the *F8680 PC/CHIP Programmer’s Reference Manual* for more complete details of these features.

**SuperState R Mode**

The SuperState R operating environment is separate from the normal operating environment of DOS and the system BIOS. If your hardware design includes any extensions to the XT architecture (power control circuitry, PCMCIA memory card slots, etc.), these extensions can be managed in SuperState R mode and thus are transparent to normal DOS and BIOS operations.

**Entering SuperState R Mode**

The F8680 chip is always in SuperState R mode after a reset or initial power-up. At that time, your initialization routines can program the F8680 chip to enter SuperState R mode on any of the following events:

- A hardware or software interrupt must be intercepted (Virtual Interrupts feature).
- An IN or OUT instruction has executed and a device on the I/O bus must be emulated or monitored (Virtual I/O feature).
- A specified period of time elapses.
- A DMA channel must be set up or auto-initialized.
- An external request made on one or more of the four programmable I/O pins on the F8680 chip must be serviced.
- A power-down request, generated by a status change on the power-up input pin, must be serviced.

Your routines can also disable or enable these events to cause a switch to SuperState R mode as needed during normal system operation.
Configuration Space

SuperState R mode provides a means of setting system hardware configuration through a new CPU instruction. Application programs cannot modify this information with any I/O or memory instruction. Moreover, the configuration registers do not occupy any of the system I/O address space.

SuperState R code can intercept and interpret other setup programming formats. This means that the standard setup and BIOS code you have used in previous designs can be used with virtually no modifications.

Virtual I/O Feature

The Virtual I/O feature, which is programmed and maintained while in SuperState R mode, allows I/O operations to each and every port to be monitored, redirected, emulated, or suppressed as needed.

The Virtual I/O feature can be used to emulate the operation of a device that is not actually present. When adequately comprehensive emulation code is used, applications cannot distinguish Virtual I/O operations from true I/O with a peripheral device.

Virtual Interrupts Feature

Any system interrupt, whether caused by a hardware IRQ or by a software INT instruction, can be trapped and examined by SuperState R code. Trapping occurs before any TSR programs or interrupt handlers see the interrupt.

Once trapped, the SuperState R code can substitute register values and pass the call back for normal interrupt handling, or it can emulate the interrupt handler itself and bypass the normal mechanism. Emulating the interrupt handler is especially useful when handling file access interrupts, for example, to emulate a hard disk in RAM.
Hardware Description

The F8680 hardware is intended to be XT-compatible on the interface level of operation. Integrating all subsystems into a single physical package also results in a substantial overall performance improvement over the standard XT. Therefore, in your hardware design you have only to take advantage of the simplicity of the F8680 PC/CHIP architecture. The following paragraphs describe the major hardware subsystems of the F8680 chip and illustrate this simplicity.

CPU Architecture

The central processing logic of the F8680 chip is compatible with the 8086 processor, including its true 16-bit data path. However, the F8680 chip has non-multiplexed buses. Moreover, the F8680 chip generates addresses in a 64MB range, as opposed to the 1MB range of the 8086. Instruction fetch, decode, and execution are processed through a four-stage pipeline. Appendix A provides details of the pipeline operation.

The CPU executes the entire instruction set of the 8086 processor as well as the new SuperState R instruction set. Moreover, it incorporates 24-bit segment registers and several new registers to support SuperState R operation. Figure 1-2 shows the processing registers available in the F8680 chip. The peripheral device (interrupt controller, UART, etc.) registers are not shown.

Unlike the CPU of the XT, the F8680 central processor is given the added responsibility of performing DMA transfers. The logic provides the necessary DMA controller registers in hardware. DMA transfer instructions are executed at the microcode level. Refer to the F8680 PC/CHIP Programmer’s Reference Manual for complete details on DMA operation. Note, however, that the DMA emulation mechanism will have no impact on your hardware design.
**Figure 1-2. F8680 Processing Registers**

### 8086-Compatible Registers (16-bit)

- AH AX AL
- BH BX BL
- CH CX CL
- DH DX DL
- BP
- SP
- SI
- DI
- IP
- Flags
- CS
- DS
- ES
- SS

### Block Pointer Register (24-bit)

- SSBP

### Virtual I/O Address Register (10-bit)

- VIA

### Extended Segment Registers (24-bit)

- ECS
- EDS
- ESS

### Memory Mapping Registers (6-bit)

<table>
<thead>
<tr>
<th>Segment</th>
<th>32kB</th>
<th>64kB</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>0000</td>
<td>0000</td>
</tr>
<tr>
<td>0001</td>
<td>0000</td>
<td>0100</td>
</tr>
<tr>
<td>0002</td>
<td>0100</td>
<td>0200</td>
</tr>
<tr>
<td>0003</td>
<td>0200</td>
<td>0300</td>
</tr>
<tr>
<td>0004</td>
<td>0200</td>
<td>0400</td>
</tr>
<tr>
<td>0005</td>
<td>0300</td>
<td>0500</td>
</tr>
<tr>
<td>0006</td>
<td>0400</td>
<td>0600</td>
</tr>
<tr>
<td>0007</td>
<td>0500</td>
<td>0700</td>
</tr>
<tr>
<td>0008</td>
<td>0600</td>
<td>0800</td>
</tr>
<tr>
<td>0009</td>
<td>0700</td>
<td>0900</td>
</tr>
<tr>
<td>000A</td>
<td>0800</td>
<td>0A00</td>
</tr>
<tr>
<td>000B</td>
<td>0900</td>
<td>0B00</td>
</tr>
<tr>
<td>000C</td>
<td>0A00</td>
<td>0C00</td>
</tr>
<tr>
<td>000D</td>
<td>0B00</td>
<td>0D00</td>
</tr>
<tr>
<td>000E</td>
<td>0C00</td>
<td>0E00</td>
</tr>
<tr>
<td>000F</td>
<td>0D00</td>
<td>0F00</td>
</tr>
<tr>
<td>0100</td>
<td>0E00</td>
<td>1000</td>
</tr>
<tr>
<td>0101</td>
<td>0F00</td>
<td>1100</td>
</tr>
<tr>
<td>0102</td>
<td>1000</td>
<td>1200</td>
</tr>
<tr>
<td>0103</td>
<td>1100</td>
<td>1300</td>
</tr>
<tr>
<td>0104</td>
<td>1200</td>
<td>1400</td>
</tr>
<tr>
<td>0105</td>
<td>1300</td>
<td>1500</td>
</tr>
<tr>
<td>0106</td>
<td>1400</td>
<td>1600</td>
</tr>
<tr>
<td>0107</td>
<td>1500</td>
<td>1700</td>
</tr>
<tr>
<td>0108</td>
<td>1600</td>
<td>1800</td>
</tr>
<tr>
<td>0109</td>
<td>1700</td>
<td>1900</td>
</tr>
<tr>
<td>010A</td>
<td>1800</td>
<td>1A00</td>
</tr>
<tr>
<td>010B</td>
<td>1900</td>
<td>1B00</td>
</tr>
<tr>
<td>010C</td>
<td>1A00</td>
<td>1C00</td>
</tr>
<tr>
<td>010D</td>
<td>1B00</td>
<td>1D00</td>
</tr>
<tr>
<td>010E</td>
<td>1C00</td>
<td>1E00</td>
</tr>
<tr>
<td>010F</td>
<td>1D00</td>
<td>1F00</td>
</tr>
<tr>
<td>0110</td>
<td>1E00</td>
<td>2000</td>
</tr>
<tr>
<td>0111</td>
<td>1F00</td>
<td>2100</td>
</tr>
</tbody>
</table>

### Time-of-Day Registers (32-bit)

- Time of day
- Power-on Comparator

### Miscellaneous Control Flags

- Enable Bits, Polarity Settings, Rate Select
Memory Subsystem

The F8680 chip provides an extremely versatile memory management and control system. The system can take advantage of every block of memory in your design, to a resolution of 32kB.

Memory Management

Mapping of CPU addresses to physical RAM is done in 32kB or 64kB segments, allowing great flexibility in utilizing the memory type you choose for your application. Once mapped, an independent mechanism allows segments to be bank-switched to provide EMS memory and a PCMCIA-standard memory card interface. The system directly manages a maximum of 4MB of RAM; it can address additional memory up to 32MB. The system memory usage is shown in Table 1-1.

<table>
<thead>
<tr>
<th>Memory Range</th>
<th>Size (kB)</th>
<th>Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F0000-0FFFFF</td>
<td>64</td>
<td>BIOS ROM</td>
</tr>
<tr>
<td>0E0000-0EFFFFF</td>
<td>64</td>
<td>Often used for PCMCIA memory card access or ROM applications</td>
</tr>
<tr>
<td>0D0000-0DFFFFF</td>
<td>64</td>
<td>Often used for EMS memory page frames</td>
</tr>
<tr>
<td>0C0000-0CFFFFF</td>
<td>64</td>
<td>Often used for ROM applications or PCMCIA memory card access</td>
</tr>
<tr>
<td>0B8000-0BFFFFF</td>
<td>32</td>
<td>CGA graphics memory</td>
</tr>
<tr>
<td>0A0000-0BFFFFF</td>
<td>96</td>
<td>Often used for alternate video controller</td>
</tr>
<tr>
<td>000000-09FFFFF</td>
<td>640</td>
<td>MS-DOS and applications</td>
</tr>
</tbody>
</table>

Memory Controller

The memory controller generates cycles for dynamic RAM (DRAM), static RAM (SRAM), pseudo-SRAM (PSRAM), PCMCIA-standard memory, ROM, and the XT bus. It provides support for 32k x 8, 128k x 8, and 512k x 8 SRAM and PSRAM, as well as support for 256k x 1, 256k x 4, 512k x 8, 1M x 1, 1M x 4, and 4M x 1 DRAM. Page mode is supported with both byte and word requests.

The controller provides all timing and control signals to allow direct support for up to three banks of 8-bit or 16-bit memory. You can use both 8-bit and 16-bit banks in the same system.
CGA–Compatible Graphics Controller

The graphics controller supports both CRT and LCD panel displays with a fully CGA-compatible register set. It supports 80 x 25 and 40 x 25 text modes, as well as 640 pixel 2-color and 320 pixel 4-color graphics modes, all at 200 or 400 lines of resolution.

When driving a CRT, the graphics controller displays colors the same way as the IBM® Color Graphics Adapter (CGA). For monochrome panels the processing of the attributes is identical, but the resulting colors are translated to gray levels. Translation of up to 16 levels of gray is possible.

The Visual Map feature overcomes a problem that arises with monochrome LCD panels used with text mode applications written for a color display. Many controllers map colors to shades of gray, but colors that are close in intensity are barely distinguishable on a monochrome display. The problem is pronounced when text mode foreground and background colors are mapped to the same shade of gray: the text disappears.

The Visual Map feature programs each possible foreground and background color combination into a table as a specific combination of shades of gray. Each combination provides contrast that is closer to that of a color display than simple mapping techniques can achieve. See the F8680 PC/CHIP Programmer’s Reference Manual for details of the Visual Map mechanism.

XT Subsystem

The standard XT subsystem is for the most part implemented in hardware. The interrupt controller is a hardware equivalent of the 8259A component and the timer is a hardware equivalent of the 8254 component for those functions available in an XT-compatible environment. The DMA controller is not actually present in hardware but is emulated by a combination of hardware, microcode, and software. From a hardware aspect, the XT subsystem is completely compatible with that of the XT computer.

UART

The F8680 chip provides a Universal Asynchronous Receiver/Transmitter (UART), an asynchronous serial communications element compatible with the National Semiconductor NS16C450 chip. You can assign the UART to respond as either COM1 or COM2, or you can disable the UART.
System Design Resources

The F8680 chip provides a wealth of resources to make your design job easier. But you may find that an even more important design aspect is the flexibility it gives you in assigning F8680 chip resources. The F8680 PC/CHIP architecture allows you to program the logic to provide only those features you need, so you can specifically tailor the F8680 chip to your application. Moreover, you need not end up with wasted logic that robs power and uses up valuable board space.

The following paragraphs provide an overview of the resources at your disposal for facilitating system design.

Hardware Triggers to Switch to SuperState R Mode

The SuperState R logic accepts switch requests on any of lines PS1, PS2, PS3, PS4, and PWRUP. The pins can be programmed to request a switch on transition to either a high or a low state, and can be dynamically reprogrammed to switch on the opposite sense. Thus, you can use either a momentary pulse or a steady-state signal to request a switch to SuperState R mode. Once in SuperState R mode, the code you provide can determine the pin(s) that caused the switch and monitor their instantaneous state(s). A status data (SDATA) register provides this information.

Note that the IOCHCK line on the XT bus is available to generate a non-maskable interrupt (NMI) as in the XT computer. Generally speaking, you should avoid using the NMI. Using a switch to SuperState R mode is preferable to using the NMI mechanism because you do not have to worry about operating system conflicts when SuperState R code services a switch request.

Waveform Generation

The four programmable pins PS1-PS4 plus the CARDB pin can be programmed for periodic waveform generation as follows:

- Square Wave Generators—256Hz, 512Hz, 16384Hz, 32768Hz
- Clock Pulse Generators—one half-clock-period pulse 32768 times a second, 2048 times a second, or 1024 times a second
- Frame pulse—the vertical frame interval divided by 2.
Chip Select

The four programmable pins PS1-PS4 can all be programmed to decode I/O reads, I/O writes, or both, to any I/O address or address range. This feature provides true chip select lines that you can use directly, with no additional decode logic, to activate peripheral I/O devices.

Processor Status

Your external hardware can monitor certain status conditions that previously required polling an internal CPU status register, as well as some that could not be monitored at all in an XT-compatible system. These status conditions include the following:

- CPU Clocks Enabled signal—to determine whether the system is fully awake and active (not in suspend mode)
- Interrupts Enabled signal—to determine whether the interrupt flag in the 8086 flags register is set or cleared
- Instruction Complete signal—to determine whether an instruction has executed, providing a true indication of system execution speed (MIPS)
- Instruction Fetch signal—to determine whether the current memory cycle is an instruction fetch.

The PS1-4 pins provide these signals when programmed for the appropriate operation.

Graphics Control

The F8680 chip provides an output function on programmable pin PS2 and an input function on programmable pin PS4 for use with the LCD panel. PS2 can output the AC Drive Clock signal needed for many LCD panels. PS4 can input any dot clock frequency for use with nonstandard LCD panels.

PCMCIA Interface

The F8680 chip provides a complete set of PCMCIA interface signals. When the interface is not used, some of these signals can be used as general purpose status monitoring inputs. The interface can also be used as a general purpose 16-bit I/O port.
General Design Considerations

You should consider the following power and signal characteristics when designing your system. You might also want to read the design applications discussed in Chapter 2. These examples may give you some ideas on how to best take advantage of the F8680 features. Chapter 2 also directs you to the appropriate chapters for implementing each aspect of the design.

Power Considerations

The F8680 chip operates at a nominal voltage of +5V. Its full operating range is +3V - 10% to +5V + 10%. Note that the F8680 chip operational speed is reduced at lower voltages. Figure 1-3 shows the relationship of operating speed to supply voltage for some typical operating frequencies.

Figure 1-3. Supply Voltage vs. Operational Speed
The F8680 chip provides eight connections to Vcc. All of these pins must be connected to a supply voltage. The core processor can be operated at a lower voltage than the rest of the F8680 chip. You can connect pins 19 and 115 to supply the core at a nominal voltage of +3V and the remaining Vcc pins (VCCPAD) to supply the rest of the F8680 chip at a nominal voltage of +5V.

The F8680 chip provides 12 connections to ground. The ground pins must all be connected together. Be sure to make appropriate use of bypass capacitors near the F8680 chip.

**Signal Characteristics**

All F8680 chip outputs source/sink current as shown in Table 1-2. All outputs are tri-stated when the FLOAT pin is high. All F8680 chip inputs are Schmitt-triggered CMOS.

<table>
<thead>
<tr>
<th></th>
<th>Drive Current at Vcc = 3V</th>
<th>Drive Current at Vcc = 5V</th>
</tr>
</thead>
<tbody>
<tr>
<td>All outputs except RD7:0</td>
<td>4mA</td>
<td>8mA</td>
</tr>
<tr>
<td>RD7:0</td>
<td>8mA</td>
<td>16mA</td>
</tr>
</tbody>
</table>

**EMI Considerations**

In your design you will want to keep electromagnetic interference (EMI) to a minimum. To this end:

- Strive to keep the OE0-1*, WE0-1*, CS10-11*, and CS20-22 lines as short as possible.
- Keep address and data bus lines short.
- If you must have long signal line runs, separate adjacent signal lines with a ground line that is grounded at both ends.

Note that all F8680 chip outputs are slew-rate-controlled to further reduce EMI tendencies.
CHAPTER 2

Design Applications

The following pages provide examples of how you might imaginatively use the F8680 features in various design applications. This chapter presents the following applications:

- Palmtop
- Laptop
- Portable
- Desktop
- Pen-based
- Embedded controller.

The remaining chapters of this guide are devoted to the specifics of implementing such designs.
Palmtop Application

For a palmtop-sized system you need the best possible performance in the smallest of spaces. What you do not need is a system that requires several chips and provides features you cannot use in a small system. The F8680 chip excels in such an application.

The palmtop application shown in Figure 2-1 provides a highly versatile and full-featured computer with a minimal component count. The design takes advantage of the ability of the F8680 chip to manage memory in small blocks so that the system fully utilizes all available RAM.

The 768kB memory is made up of three banks of SRAM, each organized as 128k x 8 by two bytes wide. The small BIOS requires only a 32kB ROM, which can be shadowed in RAM. The memory layout provides 608kB conventional memory, 128kB EMS memory, and 32kB for shadowing ROM. The single PCMCIA card slot allows addressing of up to 32MB on a memory card. The Execute-In-Place (XIP) feature of the memory card can be used to execute programs directly from the card. Memory subsystem design is described in Chapter 3. The memory programming for this design is found in Chapter 5 of the F8680 PC/CHIP Programmer's Reference Manual.

The keyboard matrix is scanned directly by the F8680 chip—no keyboard processor is needed. This scanning application is described in Chapter 6.

The battery voltage monitor circuit provides two signal inputs on the programmable pins. One signal indicates that battery voltage is low but still adequate for operation. This signal causes a switch to SuperState R mode so that the power management code can take appropriate action (sound a beep once a minute, for example). The second low voltage signal also causes a switch to SuperState R mode. The power management code recognizes this power level as too low for safe operation (the batteries might be damaged) and shuts the system down. The battery voltage monitor circuit is described in Chapter 5.
Figure 2-1. Palmtop Application
Laptop Application

Your laptop design has to perform like a desktop system, but performance means nothing if it cannot be balanced against power consumption. The variable performance features of the F8680 chip allow you to design a system that balances these two opposing forces in real time by means of your SuperState R power management code.

The laptop application shown in Figure 2-2 illustrates a low-cost laptop that features 1MB of system DRAM and a hard disk drive. The F8680 programmable pins feature is used to minimize the external logic required.

A full 640kB of RAM is available for conventional memory. The 64kB ROM is shadowed in RAM. This leaves 320kB for EMS memory. Memory subsystem design is described in Chapter 3.

In addition to the battery voltage monitor circuit described in "Palmtop Application," the power management code also controls the LCD panel backlight and the hard disk spin-down timeouts. These controls are discussed in Chapter 5.

The hard disk drive controller is part of the hard disk electronics (IDE hard disk). A programmable pin decodes I/O accesses in the XT hard disk I/O range. Incorporation of an IDE hard disk is discussed in Chapter 8.
Figure 2-2. Laptop Application

- Backlight Control
- PCMCIA Card
- PS Pin Input
- PS Pin Output
- F8680
- Voltage Monitor
- Battery
- Programmable Chip Select
- Power-down Signal
- System Memory, 1MB DRAM
- Display Memory, 32kB SRAM
- 64kB BIOS ROM
- Hard Disk Drive IDE Interface
- LCD Panel
- X1 Keyboard
- Laptop Application II
- 2·5
- PRELIMINARY
Portable Application

A portable computer may no longer be just “XT-compatible.” It must offer higher performance, better graphics, more functionality, and greater ease-of-use than the large, clumsy systems previously available. The F8680 chip lets you design this full-featured portable system at very low cost.

The portable application shown in Figure 2-3 provides desktop features in a portable computer, including low-power VGA, an AT-style keyboard, floppy and hard disk drives, and a large amount of system memory. Thanks to the F8680 logic, very few components are needed.

The floppy disk drive uses the CHIPS® 82C765 Floppy Disk Controller, which requires only frequency generation circuitry to implement a floppy disk subsystem. The F8680 programmable chip-select feature eliminates the need for external decoding. The floppy drive interface is described in Chapter 7.

The CHIPS 82C455 Flat Panel/CRT VGA Controller is selected to provide full 640 x 480 VGA display resolution on the LCD panel. The relax/retire modes of the 82C455 VGA controller can be controlled by the F8680 programmable pins to reduce power consumption, allowing the system to run on battery power if needed. Interfacing the 82C455 VGA controller is described in Chapter 4.

All the scan codes of the AT-style keyboard can be sent to the system through SuperState R emulation. This procedure is described in Chapter 6.
Figure 2-3. Portable Application
Desktop Application

The standard desktop system of today is not considered useful unless it can handle large amounts of memory and provide a high-resolution display. These features are often associated only with 386-based systems, but the vast majority of programs never actually use any of the 386 instructions or features. The F8680 chip provides performance approaching that of many 386 systems as well as EMS memory addressing, but at a fraction of the cost.

The desktop application shown in Figure 2-4 provides a powerful super-XT desktop computer with up to 12MB on-board DRAM, super VGA display capability, two serial ports, a parallel port, a floppy drive, and a hard disk drive.

The CHIPS 82C710 Universal Peripheral Controller provides the floppy disk controller, hard disk drive interface, and parallel port, and adds a second serial port, all in a single component. Interfacing the 82C710 controller is described in Chapter 9.

The 82C450 One Megabit DRAM VGA Graphics Controller provides super VGA display resolution (1024 x 768) when used with 1MB of display RAM. The controller uses either two or four 256k x 4 DRAM chips so that a basic 512kB system can be upgraded to 1MB high-resolution operation at any time. A total of only seven chips provide the entire VGA display subsystem. Interfacing the 82C450 VGA controller is described in Chapter 4.
Figure 2-4. Desktop Application
Pen-Based Application

The pen-based computer design depends on ease of portability and low power consumption. It also demands a protected management mode so that reading the pen data will not interfere with normal DOS operations. The F8680 chip is perfectly suited to the task of managing pen data while simultaneously running MS-DOS applications.

The pen-based application shown in Figure 2-5 uses the external SuperState R switch feature of the F8680 chip to respond to the “stylus contact” interrupt generated when the pen touches the conductive overlay surface of a pen-based computer.

Only an analog-to-digital (A/D) converter and a “stylus contact” sensing circuit are required to interface the F8680 component to the overlay. The programming is straightforward: When the pen contacts the overlay, the F8680 chip switches to SuperState R mode to read the voltage sensed through the A/D converter. The F8680 chip can then return digitized X-Y coordinates to the application program.

The SuperState R external switch request feature simplifies the interrupt process by eliminating the need for the “stylus contact” interrupt to use any of the system IRQ lines. SuperState R code reads the X-Y position information without interruptions from applications. The F8680 programmable pins also make monitoring control buttons a simple matter. Each button can generate its own switch request to SuperState R mode if desired.

Chapter 11 describes the interfacing of an overlay.
Figure 2-5. Pen-based Application

- PCMCIA Card Slot
- Overlay Power Switch
- Battery
- Voltage Monitor
- Control Panel
- "Stylus Contact" Interrupt
- X, Y Voltages
- X, Y Coordinates
- A/D Converter and Sense Circuit
- PS Pin Input
- PS Pin Input
- PS Pin Input
- F8680
- Overlay Output
- Display Memory, 32kB SRAM
- System Memory, 1MB DRAM
- 64kB BIOS ROM
- To LCD Panel

Chips and Technologies, Inc.  PRELIMINARY  2-11
Embedded Controller Application

The F8680 chip is ideal for use in an embedded controller application if the application meets any of the following criteria:

- You prefer DOS compatibility so that you can use off-the-shelf software development tools.
- You want to avoid dependence on programmers versed in the arcane assembly language specific to certain embedded controllers.
- You need a PC-compatible bus interface, but you do not want to waste money on an expandable system that will never be expanded beyond your initial design.
- You want to improve performance and add new capabilities to your current 8086-based embedded controller design, but you do not want to risk modifying reliable code in order to support a new hardware platform.

The F8680 chip allows you to attain your design goals by providing a well-understood, industry-standard processing platform that has the flexibility to adapt to your unique needs. Moreover, you can use SuperState R code to add new performance features to your system without altering 8086 code and possibly introducing problems.

The embedded controller application shown in Figure 2-6 illustrates a small Supervisory Control And Data Acquisition (SCADA) system. The system monitors analog voltages and displays them on a distant alphanumeric display console, through the serial port. A D/A converter could also be added to remotely control an output voltage.

The connection of A/D and D/A converters is described in Chapter 11. The serial port connections are described in Chapter 9.
Figure 2-6. Embedded Controller Application
The memory controller of the F8680 chip supports most of the commonly used memory types. The controller provides chip-select decoding for up to three banks of memory. You have to provide external address decoding for any additional banks you want to connect.

Each bank can be any one of the following types:

- 256k x 1, 256k x 4, 512k x 8, 1M x 1, 1M x 4, and 4M x 1 DRAM
- Any type of SRAM or PSRAM (such as 32k x 8, 128k x 8, and 512k x 8)
- PCMCIA memory card
- ROM
- Memory on the XT bus.

You can mix these types any way you choose. The best choices are DRAM, SRAM/PSRAM, and PCMCIA memory, all of which provide good performance when configured for word (16-bit) access.

Connecting the memory is generally very routine and predictable. The only decisions to make on the hardware side are the memory type and capacity. You make all your mapping and configuration choices through software. Use the memory configuration worksheet provided in the “Memory” chapter of the F8680 PC/CHIP Programmer’s Reference Manual when you are ready to decide how to map your memory into the system address space.

**Memory Operational Theory**

This section provides only a brief summary of the concepts involved in system memory mapping. For a more detailed explanation, refer to the F8680 PC/CHIP Programmer’s Reference Manual.
The memory manager provides independent bank switching and memory mapping mechanisms to deal with the translation from logical CPU addresses to physical addresses in RAM. The bank switching mechanism takes linear CPU addresses that fall in the B0000 to FFFFF range and moves them so that the effective logical address can fall anywhere in the 64MB address space of the F8680 chip. The memory mapping mechanism takes the logical address, after any possible shifting by the bank switching mechanism, and maps it on a block-by-block basis to available space in physical RAM. Either 32kB or 64kB blocks can be selected.

Bank Switching Logic

Figure 3-1 illustrates the bank switching logic used in the system. The logic first decodes address bits A19:16 from the CPU. If the address is in the B0000 to FFFFF range, the decoder signals the multiplexer to use the contents of one of the nine Bank Switch Registers instead of the upper bits of the address from the CPU.

Note: A23:0 from the CPU address logic comes after Gate A20.
The decoder selects the Bank Switch Register whose contents will substitute the upper address bits from the CPU according to the nine subranges listed in Table 3-1. Address bits A15:14 may or may not be substituted by the Bank Switch Register address bits, depending on the size of the subrange decoded.

Table 3-1. Bank Switch Register Ranges

<table>
<thead>
<tr>
<th>Bank Switch Register</th>
<th>Corresponding Subrange</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>B0000-B7FFF</td>
</tr>
<tr>
<td>1</td>
<td>B8000-BFFFF</td>
</tr>
<tr>
<td>2</td>
<td>C0000-CFFFF</td>
</tr>
<tr>
<td>3</td>
<td>D0000-D3FFF</td>
</tr>
<tr>
<td>4</td>
<td>D4000-D7FFF</td>
</tr>
<tr>
<td>5</td>
<td>D8000-DFFFF</td>
</tr>
<tr>
<td>6</td>
<td>DC000-DFFFF</td>
</tr>
<tr>
<td>7</td>
<td>E0000-EFFFF</td>
</tr>
<tr>
<td>8</td>
<td>F0000-FFFFF</td>
</tr>
</tbody>
</table>

The multiplexer passes on the substituted address bits only when enabled by the EMB bit in CREG 0C. The resulting 26-bit address A25:0 is passed on to the memory mapping logic. Note that bank switching is disabled on power-up.

Memory Mapping Logic

Figure 3-2 illustrates the logic used to map the logical addresses from the bank switch mechanism to locations in physical RAM. The upper address bits A25:15 are decoded to select one of 34 address ranges. The USE64 bit in CREG 0D selects the decoding method. If USE64 = 0, each of the first thirty-two 32kB blocks of logical addresses corresponds to a separate mapping register, with the next two 512kB blocks each corresponding to a mapping register. If USE64 = 1, each of the first thirty-two 64kB blocks of logical addresses corresponds to a separate mapping register, with the next two 1MB blocks each corresponding to a mapping register.
Figure 3-2. Memory Mapping Logic
Unlike the Bank Switch Registers, the Memory Mapping Registers do not contain replacements for the logical address bits from the CPU. The mapping registers simply select the physical bank of RAM to which the logical address should be directed. However, the registers do provide mapping bits. These bits serve to shift the address up or down in multiples of 128kB within the physical RAM bank, allowing "lost" RAM (such as RAM whose address would overlap the display SRAM address range) to be utilized elsewhere.

Each Memory Mapping Register selects one of four Bank Select Registers, which in turn activates the control signals for the selected bank of RAM. If the CPU generates an address outside the range of the 34 Memory Mapping Registers, the logic automatically selects a fifth Bank Select Register reserved for this purpose. No mapping bits are provided for out-of-range accesses.

How to Approach Memory Design

The background provided in the previous section and the following information should enable you to begin a memory subsystem design.

The memory controller handles three banks of RAM, providing the bank select signals CS20, CS21, and CS22 to activate banks 0, 1, and 2, respectively (see Figure 3-2). You can also use additional banks, but the F8680 chip provides no additional bank select signals. You would have to decode the memory addresses with external logic.

You program the memory controller through CREG locations for each bank according to the following parameters: memory cycle type (DRAM, SRAM, XT bus, or PCMCIA); bank width (one or two bytes); address multiplexing (for DRAM only); and required ROMCS line status (active/inactive) for that bank.

You can use DRAM, SRAM, or PSRAM in your design, and you can mix all three. You cannot mix types within the same bank, but you can mix different size devices of the same type. Chapter 10 of the F8680 PC/CHIP Programmer’s Reference Manual describes an interesting application (Example 2) where RAMs of different sizes and widths are used to optimize performance in a certain addressing range.
Refer to the following sections for basic examples of the connections required to interface each type of memory to a bank. Then refer to the *F8680 PC/CHIP Programmer’s Reference Manual* to determine the most effective way to utilize the RAM in your hardware design.

---

**Note:** When the graphics subsystem is enabled, all accesses at segment 0B800 are considered graphics cycles and are automatically forwarded to the graphics controller.

---

**DRAM**

You use DRAM in your hardware design for efficient, high-performance, low-cost memory space. There are drawbacks, however. For example, DRAM consumes a lot of power when compared to SRAM. Special features of the F8680 chip, such as page mode operation, slow refresh, and performance control, help to lessen the impact of this power consumption and allow you more flexibility in your design. However, you may still want to consider a mix of DRAM, SRAM, and PCMCIA memory in your system, as mixing memory types is effortless with the F8680 chip.

**Signals**

Table 3-2 lists the pin assignments and signals provided for the DRAM interface.
### Table 3-2. Pin Assignments—DRAM Interface Signals

<table>
<thead>
<tr>
<th>Address Bus</th>
<th>Data Bus</th>
<th>Control Bus</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pin</td>
<td>Signal</td>
<td>Pin</td>
</tr>
<tr>
<td>52</td>
<td>ADR0</td>
<td>60</td>
</tr>
<tr>
<td>50</td>
<td>ADR1</td>
<td>61</td>
</tr>
<tr>
<td>47</td>
<td>ADR2</td>
<td>62</td>
</tr>
<tr>
<td>45</td>
<td>ADR3</td>
<td>63</td>
</tr>
<tr>
<td>43</td>
<td>ADR4</td>
<td>64</td>
</tr>
<tr>
<td>40</td>
<td>ADR5</td>
<td>66</td>
</tr>
<tr>
<td>38</td>
<td>ADR6</td>
<td>67</td>
</tr>
<tr>
<td>36</td>
<td>ADR7</td>
<td>68</td>
</tr>
<tr>
<td>34</td>
<td>ADR8</td>
<td>77</td>
</tr>
<tr>
<td>32</td>
<td>ADR9</td>
<td>78</td>
</tr>
<tr>
<td>29</td>
<td>ADR10</td>
<td>79</td>
</tr>
<tr>
<td>27</td>
<td>ADR11</td>
<td>80</td>
</tr>
<tr>
<td></td>
<td></td>
<td>81</td>
</tr>
<tr>
<td></td>
<td></td>
<td>83</td>
</tr>
<tr>
<td></td>
<td></td>
<td>84</td>
</tr>
<tr>
<td></td>
<td></td>
<td>85</td>
</tr>
</tbody>
</table>

**where:**
- **ADR11:0**
  - Address Bus (O)—provides memory addresses for linear addressing on any byte boundary. When DRAM is set up for word access, only ADR11:1 are used; the CS0-1, OE0-1* and WE0-1* lines select between the high byte (1) and the low byte (0).

- **CPUCLK**
  - CPU Clock (I)—processor clock input that also sets memory timings.

- **CS10-11***
  - CAS Lines (O)—CS10* indicates CAS selection for the low byte; CS11* indicates CAS selection for the high byte.

- **CS20-22***
  - RAS Lines (O)—CS20* indicates RAS selection for bank 0; CS21* indicates RAS selection for bank 1; CS22* indicates RAS selection for bank 2. The active low sense can be changed to active high through CREG 0D.

- **OE0-1***
  - Output Enables (O)—indicate to the low (OE0*) and high (OE1*) bytes of the currently selected RAM bank whether they should enable data from memory onto the RD bus. The OE0-1* signals are used only with 4-bit-wide DRAM.
RD15:0  Data (I/O)—connected to system memory as well as to the XT data bus. RD15:8 form the high byte, and RD7:0 form the low byte.

WE0-1*  Write Enables (O)—indicate to the low (WE0) and high (WE1) bytes of the currently selected RAM bank whether they should write the data on the RD bus to memory.

Memory Address Multiplexing

The MEM bits and the WID bit of the Bank Select Registers select the type of address multiplexing that will be performed during DRAM cycles. Refer to the F8680 PC/CHIP Programmer’s Reference Manual for Bank Select Register programming details.

Connect one-byte-wide RAM to the address bus starting with bit 0, and two-bytes-wide RAM starting with bit 1. The address bits are multiplexed according to Table 3-3. Address bits above bit 11 are not changed during a DRAM cycle. You can decode these bits with external chip select decode logic if you need to support more than three banks of memory and have no more CS2x lines available.

Table 3-3.  Address Multiplexing

<table>
<thead>
<tr>
<th>MEM Bits</th>
<th>WID Bit</th>
<th>ADDR 11</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>CAS</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>RAS 20</td>
</tr>
<tr>
<td>256k x 1</td>
<td></td>
<td>19 18 17 16 15 14 13 12 11 10 9</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>RAS x x 18 17 16 15 14 13 12 11 10 19</td>
</tr>
<tr>
<td>1M x 1</td>
<td></td>
<td>x 19 18 17 16 15 14 13 12 11 10 20 21</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>RAS x x 18 17 16 15 14 13 12 11 10 19 x</td>
</tr>
<tr>
<td>4M x 1</td>
<td></td>
<td>x 19 18 17 16 15 14 13 12 11 10 20 21 x</td>
</tr>
<tr>
<td>00</td>
<td>1</td>
<td>RAS x x 18 17 16 15 14 13 12 11 10 x</td>
</tr>
<tr>
<td>256k x 2</td>
<td></td>
<td>x 19 18 17 16 15 14 13 12 11 20 21 x</td>
</tr>
<tr>
<td>01</td>
<td>1</td>
<td>RAS x x 18 17 16 15 14 13 12 11 20 21 x</td>
</tr>
<tr>
<td>1M x 2</td>
<td></td>
<td>x 19 18 17 16 15 14 13 12 11 20 21 22 x</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>RAS 20 19 18 17 16 15 14 13 12 21 22 x</td>
</tr>
<tr>
<td>4M x 2</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Page Mode Operation

The memory controller can provide page mode operation, in which the controller leaves the CS2x (RAS) line low between memory accesses. Then, if the next memory request does not change the row addressing, only the CS1x (CAS) part of the cycle will be performed. Refer to “DRAM Interface” in Chapter 5 of the F8680 PC/CHIP Programmer’s Reference Manual for details on page mode operation.

Refresh

The F8680 chip generates the periodic refresh necessary to keep DRAM contents alive. The refresh timing is set by programming timer channel 1 just as it would be for the XT. A slow refresh feature is also available through programmable configuration by setting CREG 16h. Refer to “Refresh” in Chapter 5 of the F8680 PC/CHIP Programmer’s Reference Manual for details on refresh.

The memory controller provides a CAS before RAS type of refresh: the controller activates the CS1x line (CAS) first, and follows this by activating the CS2x (RAS) line. This method reduces the power required to perform refresh when compared to a RAS-only refresh.

When DRAM is present on more than one bank, the banks are refreshed in sequence, not simultaneously, to avoid the current surge that could occur if all banks were refreshed at once.

Interface to Common Types

Figures 3-3 through 3-5 illustrate the connections necessary to interface each type of DRAM to the F8680 chip.
Figure 3-3 shows the connections to a bank of DRAM made up of 4-bit devices (256k x 4 or 1M x 4 DRAM).

Figure 3-3. Interface to 4-bit DRAM

**Notes:**
1. Use limiting resistors in connections to DRAM; 33 ohm resistors are recommended.
2. The polarity of the CS2x lines is programmable.
Figure 3-4 shows the connections to a bank of DRAM made up of 8-bit devices (512k x 8 DRAM).

**Figure 3-4. Interface to 8-bit DRAM**

Notes:
1. Use limiting resistors in connections to DRAM; 33 ohm resistors are recommended.
2. The polarity of the CS2x lines is programmable.
Figure 3-5 shows the connections to a bank of DRAM made up of 1-bit devices (256k x 1, 1M x 1, or 4M x 1 DRAM).

Figure 3-5. Interface to 1-bit DRAM

Notes:
1. Use limity resistors in connections to DRAM; 33 ohm resistors are recommended.
2. The polarity of the CS2x lines is programmable.
3. Connect one each of data bus lines RD15:0 to each 1-bit DRAM.
SRAM/PSRAM

SRAM is an ideal memory type for high performance and low power draw. It has the added advantage that it retains its contents without the periodic refresh required by DRAM. However, it is expensive when compared to DRAM and is not the best choice in low-cost applications.

Signals

Table 3-4 lists the pin assignments and signals provided for the SRAM interface.

Table 3-4. Pin Assignments—SRAM Interface Signals

<table>
<thead>
<tr>
<th>Address Bus</th>
<th>Data Bus</th>
<th>Control Bus</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pin</td>
<td>Signal</td>
<td>Pin</td>
</tr>
<tr>
<td>52</td>
<td>ADR0</td>
<td>60</td>
</tr>
<tr>
<td>50</td>
<td>ADR1</td>
<td>61</td>
</tr>
<tr>
<td>47</td>
<td>ADR2</td>
<td>62</td>
</tr>
<tr>
<td>45</td>
<td>ADR3</td>
<td>63</td>
</tr>
<tr>
<td>43</td>
<td>ADR4</td>
<td>64</td>
</tr>
<tr>
<td>40</td>
<td>ADR5</td>
<td>66</td>
</tr>
<tr>
<td>38</td>
<td>ADR6</td>
<td>67</td>
</tr>
<tr>
<td>36</td>
<td>ADR7</td>
<td>68</td>
</tr>
<tr>
<td>34</td>
<td>ADR8</td>
<td>77</td>
</tr>
<tr>
<td>32</td>
<td>ADR9</td>
<td>78</td>
</tr>
<tr>
<td>29</td>
<td>ADR10</td>
<td>79</td>
</tr>
<tr>
<td>27</td>
<td>ADR11</td>
<td>80</td>
</tr>
<tr>
<td>25</td>
<td>ADR12</td>
<td>81</td>
</tr>
<tr>
<td>23</td>
<td>ADR13</td>
<td>83</td>
</tr>
<tr>
<td>21</td>
<td>ADR14</td>
<td>84</td>
</tr>
<tr>
<td>18</td>
<td>ADR15</td>
<td>85</td>
</tr>
<tr>
<td>16</td>
<td>ADR16</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>ADR17</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>ADR18</td>
<td></td>
</tr>
</tbody>
</table>

where: ADR19:0 Address Bus (O)—provides memory addresses for linear addressing on any byte boundary. When SRAM is configured for word access, only ADR18:1 are used; the 0 and 1 CS, OE, and WE lines select between the high byte (1) and the low byte (0).
CS20-22* Chip Select Lines (O)—CS20* selects bank 0; CS21* selects bank 1; CS22* selects bank 2. The active low sense can be changed to active high through CREG 0D.

OE0-I* Output Enables (O)—indicate to the low (OE0*) and high (OE1*) bytes of the currently selected RAM bank whether they should enable data from memory onto the RD bus.

REFRESH* Refresh (O)—indicates when PSRAM should perform a refresh operation.

RD15:0 Data (I/O)—connected to system memory as well as to the XT data bus. RD15:8 form the high byte, and RD7:0 form the low byte.

WE0-I* Write Enables (O)—indicate to the low (WE0*) and high (WE1*) bytes of the currently selected RAM bank whether they should write the data on the RD bus to memory.

Refresh for PSRAM
PSRAM provides its own internal refresh logic, allowing the PSRAM to maintain its contents when the system stops sending REFRESH* pulses. The memory controller provides a refresh signal REFRESH* that is compatible with the internal refresh logic of the PSRAM.

Just before the F8680 chip goes into suspend mode, the chip emits a final REFRESH* pulse of minimum 8μs duration. This pulse enables the internal refresh logic of the PSRAM. The PSRAM contents cannot be accessed, but they are maintained. As soon as the F8680 chip leaves suspend mode and begins to send regular REFRESH* pulses, the PSRAM goes active and disables its internal refresh logic.

Interface to Common Types
Figure 3-6 illustrates the connections necessary to interface a word-wide bank of SRAM to the F8680 chip. The interface accommodates 32k x 8, 128k x 8, and 512k x 8 devices with the same connections. Only the number of address lines connected varies, as shown in Table 3-5. To interface a byte-wide bank of SRAM, connect the system address lines ADR18:0 directly to the SRAM address lines A18:0.
### Table 3-5. Address Bus Connections for Various SRAM Device Capacities

<table>
<thead>
<tr>
<th>System Address</th>
<th>SRAM Address 32k x 8</th>
<th>128k x 8</th>
<th>512k x 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADR15:1</td>
<td>A14:0</td>
<td>A14:0</td>
<td>A14:0</td>
</tr>
<tr>
<td>ADR17:16</td>
<td>n/c</td>
<td>A16:15</td>
<td>A16:15</td>
</tr>
<tr>
<td>ADR19:18</td>
<td>n/c</td>
<td>n/c</td>
<td>A18:17</td>
</tr>
</tbody>
</table>

### Notes:
1. No limiting resistors are needed in connections to SRAM.
2. The polarity of the CS2x lines is programmable.
The memory controller supports ROM as a device on the XT bus. For this reason, only 8-bit accesses can be made to ROM. If the ROM device meets the timing requirements of SRAM or PCMCIA memory, you can use ROM banks that are one word wide. You would configure the banks as if they were SRAM or PCMCIA cards.

**BIOS ROM**

The most common use of ROM is to provide the system BIOS. After reset the F8680 chip sets its ROMCS* line active and begins executing from bank 0 (BS0), which points to the XT bus by default. Therefore, the BIOS ROM bank will be 8-bits wide.

You will probably want to consider copying the BIOS from ROM to system RAM at boot time. This is known as *shadowing* ROM in RAM. Running the BIOS from RAM is much faster, not only because ROM devices are usually slow but also because RAM is often configured in a 16-bit bank.

Shadowing ROM in RAM is a decision you make in software; it does not impact your hardware design. Refer to Chapter 5 of the *F8680 PC/CHIP Programmer’s Reference Manual* for more information on shadowing the BIOS in RAM.

**Applications in ROM**

Your system design might also provide application programs in ROM. Generally these programs will be copied as needed from ROM to RAM for execution, then deleted from RAM when their execution is complete. Running applications from ROM is not recommended, as performance is poor.

**Signals**

Table 3-6 lists the F8680 chip signals provided by the ROM/PROM interface to 8-bit devices. If you intend to connect ROM using the SRAM or PCMCIA interface, refer to the related sections in this chapter on the appropriate interface for more signal information.
**Table 3-6. Pin Assignments—ROM/PROM Interface Signals**

<table>
<thead>
<tr>
<th>Address Bus</th>
<th>Data Bus</th>
<th>Control Bus</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pin</td>
<td>Signal</td>
<td>Pin</td>
</tr>
<tr>
<td>52</td>
<td>ADR0</td>
<td>60</td>
</tr>
<tr>
<td>50</td>
<td>ADR1</td>
<td>61</td>
</tr>
<tr>
<td>47</td>
<td>ADR2</td>
<td>62</td>
</tr>
<tr>
<td>45</td>
<td>ADR3</td>
<td>63</td>
</tr>
<tr>
<td>43</td>
<td>ADR4</td>
<td>64</td>
</tr>
<tr>
<td>40</td>
<td>ADR5</td>
<td>66</td>
</tr>
<tr>
<td>38</td>
<td>ADR6</td>
<td>67</td>
</tr>
<tr>
<td>36</td>
<td>ADR7</td>
<td>68</td>
</tr>
<tr>
<td>34</td>
<td>ADR8</td>
<td></td>
</tr>
<tr>
<td>32</td>
<td>ADR9</td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>ADR10</td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>ADR11</td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>ADR12</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>ADR13</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>ADR14</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>ADR15</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>ADR16</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>ADR17</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>ADR18</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>ADR19</td>
<td></td>
</tr>
</tbody>
</table>

*where:*  
ADR19:0  Address Bus (O)—provides memory addresses for linear addressing on any byte boundary.  
MEMR*  Memory Read (O)—indicates that the ROM is being accessed for a memory read.  
MEMW*  Memory Write (O)—indicates that the PROM is being accessed for a memory write. Usually a special programming voltage is also required for writing to programmable ROM.  
ROMCS*  ROM Chip Select (O)—activates the ROM, usually for accesses to the BIOS before the BIOS has been shadowed in RAM.  
RD7:0  Data (I/O)—connected to system memory, as well as to the XT data bus. RD15:8 form the high byte, and RD7:0 form the low byte.
Interface to 8-bit ROM Banks

Figure 3-7 illustrates the connections necessary to interface a byte-wide bank of ROM.

Figure 3-7. Interface to 8-bit ROM

PCMCIA-Standard Interface

The PC Memory Card Interface Association (PCMCIA) standard defines a mass-storage memory card in terms of its physical, electrical, and programming interfaces. All RAM cards, ROM cards, flash-type EPROM cards, and silicon disks that adhere to this standard can use the same physical and electrical interfaces. Separate software drivers are usually required for each storage card type.

A description of the full PCMCIA standard is provided in the PC Card Standard document available from PCMCIA. Refer to this document for more complete and useful information about the PCMCIA standard.
Signals

The F8680 chip provides control and status lines that conform to PCMCIA guidelines. The PCMCIA signals and their equivalent signal names on the F8680 chip are listed in Table 3-7.

Table 3-7. PCMCIA Signal Name Equivalents

<table>
<thead>
<tr>
<th>Signal Description</th>
<th>PCMCIA Name</th>
<th>F8680 Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address Bus</td>
<td>A25:0</td>
<td>ADR24:0(^1,2)</td>
</tr>
<tr>
<td>Data Bus</td>
<td>D15:0</td>
<td>RD15:0</td>
</tr>
<tr>
<td>Card Enable (even bytes)</td>
<td>CE1</td>
<td>MCCE1</td>
</tr>
<tr>
<td>Card Enable (odd bytes)</td>
<td>CE2</td>
<td>MCCE2</td>
</tr>
<tr>
<td>Attribute Memory Select</td>
<td>REG</td>
<td>ADR23 or PS pin(^1)</td>
</tr>
<tr>
<td>Output Enable</td>
<td>OE</td>
<td>OE0</td>
</tr>
<tr>
<td>Write Enable/Program</td>
<td>WE/PGM</td>
<td>WE0</td>
</tr>
<tr>
<td>Ready/Busy</td>
<td>RDY/BSY</td>
<td>MCRDY</td>
</tr>
<tr>
<td>Write Protect</td>
<td>WP</td>
<td>PS pin (input)</td>
</tr>
<tr>
<td>Program Voltage</td>
<td>Vpp</td>
<td>PS pin (output)(^3)</td>
</tr>
<tr>
<td>Refresh</td>
<td>RFSH</td>
<td>REFRESH</td>
</tr>
<tr>
<td>Card Detect</td>
<td>CD1:2</td>
<td>MCCD1:2</td>
</tr>
<tr>
<td>Battery Voltage Detect</td>
<td>BVD1-2</td>
<td>MCCBAT1-2</td>
</tr>
<tr>
<td>Card B Select</td>
<td>—</td>
<td>CARDB</td>
</tr>
</tbody>
</table>

\(^1\) See “Chip Support for PCMCIA” section for suggested use of signals.

\(^2\) PCMCIA address line A25 is not used.

\(^3\) The PS pin would gate a power control device to provide programming voltage.
Table 3-8 lists the pin assignments of the PCMCIA interface signals.

<table>
<thead>
<tr>
<th>Address Bus</th>
<th>Data Bus</th>
<th>Control Bus</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pin</td>
<td>Signal</td>
<td>Pin</td>
</tr>
<tr>
<td>52</td>
<td>ADR0</td>
<td>60</td>
</tr>
<tr>
<td>50</td>
<td>ADR1</td>
<td>61</td>
</tr>
<tr>
<td>47</td>
<td>ADR2</td>
<td>62</td>
</tr>
<tr>
<td>45</td>
<td>ADR3</td>
<td>63</td>
</tr>
<tr>
<td>43</td>
<td>ADR4</td>
<td>64</td>
</tr>
<tr>
<td>40</td>
<td>ADR5</td>
<td>66</td>
</tr>
<tr>
<td>38</td>
<td>ADR6</td>
<td>67</td>
</tr>
<tr>
<td>36</td>
<td>ADR7</td>
<td>68</td>
</tr>
<tr>
<td>34</td>
<td>ADR8</td>
<td>77</td>
</tr>
<tr>
<td>32</td>
<td>ADR9</td>
<td>78</td>
</tr>
<tr>
<td>29</td>
<td>ADR10</td>
<td>79</td>
</tr>
<tr>
<td>27</td>
<td>ADR11</td>
<td>80</td>
</tr>
<tr>
<td>25</td>
<td>ADR12</td>
<td>81</td>
</tr>
<tr>
<td>23</td>
<td>ADR13</td>
<td>83</td>
</tr>
<tr>
<td>21</td>
<td>ADR14</td>
<td>84</td>
</tr>
<tr>
<td>18</td>
<td>ADR15</td>
<td>85</td>
</tr>
<tr>
<td>16</td>
<td>ADR16</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>ADR17</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>ADR18</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>ADR19</td>
<td></td>
</tr>
<tr>
<td>58</td>
<td>ADR20</td>
<td></td>
</tr>
<tr>
<td>57</td>
<td>ADR21</td>
<td></td>
</tr>
<tr>
<td>56</td>
<td>ADR22</td>
<td></td>
</tr>
<tr>
<td>55</td>
<td>ADR23</td>
<td></td>
</tr>
<tr>
<td>54</td>
<td>ADR24</td>
<td></td>
</tr>
<tr>
<td>53</td>
<td>ADR25</td>
<td></td>
</tr>
</tbody>
</table>

where:  
ADR25:0 Address Bus (O)—provides system addresses for linear addressing on any byte boundary.

CARDB Card B (O)—programmed through CREG 90h. Usually used to indicate that the current PCMCIA address refers to the second of two memory card slots.

MCBAT1-2 Memory Card Battery (I)—indicate the status of the battery on PCMCIA memory cards. Can be read at SDATA 0A. PCMCIA name is BVD1-2.
<table>
<thead>
<tr>
<th>PIN</th>
<th>Description</th>
<th>PCMCIA Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>MCCD1-2*</td>
<td>Memory Card Detect (I)—both pulled low by the PCMCIA memory card to indicate that the card is properly inserted. PCMCIA name is CD1-2.</td>
<td></td>
</tr>
<tr>
<td>MCCE2*</td>
<td>Memory Card Select High (O)—enables the high (odd) bytes for I/O on the data bus. PCMCIA name is CE2.</td>
<td></td>
</tr>
<tr>
<td>MCCE1*</td>
<td>Memory Card Select Low (O)—enables the low (even) bytes for I/O on the data bus. PCMCIA name is CE1.</td>
<td></td>
</tr>
<tr>
<td>MCRDY</td>
<td>Memory Card Ready (I)—indicates whether the memory card circuits are busy. PCMCIA name is RDY/BSY.</td>
<td></td>
</tr>
<tr>
<td>OE0*</td>
<td>Output Enable (O)—indicates to the currently selected PCMCIA card whether it should enable data from memory onto the PCMCIA data bus. PCMCIA name is OE*.</td>
<td></td>
</tr>
<tr>
<td>RD15:0</td>
<td>Data (I/O)—connected through buffers to provide a local data bus for the PCMCIA interface.</td>
<td></td>
</tr>
<tr>
<td>REFRESH*</td>
<td>Refresh (O)—indicates when the memory card should perform a refresh operation. PCMCIA name is RFSH.</td>
<td></td>
</tr>
<tr>
<td>WE0*</td>
<td>Write Enable (O)—indicates to the currently selected PCMCIA card whether it should write data on the RD bus to PCMCIA memory. Also controls buffer direction between the local PCMCIA bus and the RD bus. PCMCIA name is WE/PGM*.</td>
<td></td>
</tr>
</tbody>
</table>
Chip Support for PCMCIA

The F8680 chip manages a 64MB address space, of which the upper 32MB is reserved for memory card access. Memory cycles in this range are always PCMCIA cycles. You can also use low memory for memory card access. The Bank Select Registers allow you to select PCMCIA cycles in any bank of low memory. You might use this access method to implement a system with no on-board RAM. In this case, the user would have to insert a PCMCIA card containing RAM before using the system. In any case, the Bank Select Registers determine whether access will be 8-bit or 16-bit.

The F8680 chip accommodates its 64MB address range through a 26-bit address bus. A25 = 1 indicates that the address is in the upper 32MB of system memory, the area reserved for memory cards. Bit A24 is often used for controlling the memory card interface instead of for addressing. The third implementation described below assumes you will follow this convention, but there is no requirement that you do so. Use the approach that best suits your application.

One Card, Bank-Switched from High Memory

When a single card slot is to be bank-switched into low memory as a mass storage device, the following system logic is often used to support PCMCIA interface signals.

- Bit A25 = 1 indicates that the address on the bus is in the upper 32MB of the 64MB address space. This is the area reserved for memory cards. Bit A25 can optionally be used by external logic to enable the card signal buffer.
- Programmable pin PS2 is used to select between the attribute register space and the data space of the card (as selected by the REG signal of the PCMCIA interface).
- The 25 address lines A24:0 are available to access a 32MB data space (as well as a 32MB attribute register space) on the storage card.

Figure 3-8 illustrates the typical connections for a single card slot configuration.
One Card in Low Memory

For a system where PCMCIA RAM will act as system RAM instead of emulating a mass storage device, the following logic can be used:

- The CS2x line corresponding to the memory bank assigned as PCMCIA memory can optionally be used to enable the memory card enable lines.
- One of the programmable pins is used to select between the attribute register space and the data space of the card (as selected by the REG signal of the PCMCIA interface).
- Any number of address lines A24:0 can be used to address the card.
The connections shown in Figure 3-8 are also valid for implementing a single card slot to be accessed in low memory.

Note: If you were to implement card slots in both low and high memory, you would have to qualify the MCCE1* and MCCE2* signals with the appropriate CS2x line for the card in low memory and with A25 for the card in high memory.

Two Cards, Bank-Switched from High Memory
When support for two card slots is required, a different organization is often adopted.

- Bit A25 = 1 indicates that the address on the bus is in the upper 32MB of the 64MB address space. This is the area reserved for memory cards. Bit A25 can optionally be used by external logic to enable the signal buffer selected by A24.
- Bit A24 is used to select the memory card being accessed. An inverted version of A24 can be programmed to appear on the CARDB signal line. These signals should be used to enable the card 1 and card 2 signal line buffers.
- Programmable pin PS2 selects between the attribute register space and the data space of the card (as selected by the REG signal of the PCMCIA interface).
- The 24 address lines A23:0 provide for a maximum of 16MB data space (as well as 16MB attribute register space) on any one storage card.

Figure 3-9 illustrates the typical connections for a dual card slot configuration.
Figure 3-9. Dual Card Slot Interface

Notes:
1. Pull-up resistors are needed where shown. 10k ohm or greater pull-up resistors are recommended.
2. The polarity of lines MCCE2, MCCE1, and MCRDY is programmable.
PCMCIA Memory Performance

PCMCIA cards offer good performance. Code can be executed directly from the card, either by means of the bank-switching features of the F8680 chip or by direct addressing when the card is configured as a bank of system RAM in low memory.

Note: If execution directly from a memory card will occur, your system design should include some form of mechanical interlock to prevent accidental removal of the card during execution.

Medium Types

The PCMCIA standard provides for MaskROM, OTPROM, EPROM, EEPROM, Flash-EPROM, and SRAM as supported memory media. These are all defined in versions with 250ns, 200ns, and 150ns access times. 100ns support is also provided, but for SRAM only.

The PCMCIA software driver must initially assume that the slowest card is being used and program the F8680 chip for the longest access time (through CREG13h). The card attribute register space provides information on the true access speed of the card. Only after reading this information can the access time be shortened. If two card slots are provided, the access speed of the slow card is used. CREG 13h is used to make these PCMCIA control signal line settings.

The PCMCIA status lines should be checked before commencing any operation with the PCMCIA memory cards. SDATA 0A is used to return the status of various PCMCIA interface signals.
Circuit for Programmable Cards

If your design will allow for an electrically erasable PROM (EEPROM), you must provide a programming voltage on the Vpp pins of the PCMCIA interface connector. You can use the circuit shown in Figure 3-10 with any available programmable pin to control this voltage. The voltage control device shown is capable of generating a 12V programming voltage from a 5V source.

Figure 3-10. Controlling Program Voltage Vpp to the Card Slot

Note: The MAX630 is a step-up switching regulator from Maxim Integrated Products.

Using the Interface as a General Purpose I/O Port

If your design does not include memory card slots, you can use the PCMCIA interface signals to implement a general purpose I/O port. All of the PCMCIA control signals are available to implement a 16-bit port.

See Chapter 8 for an example of the use of the PCMCIA interface to connect an AT-type IDE hard disk drive.
CHAPTER 4

Display

The F8680 display controller options allow you to interface directly to an LCD panel or CRT. Alternatively you can disable the internal display controller and connect an external high-resolution display subsystem.

SRAM Interface

To use the internal display controller you must connect a 32k x 8 SRAM rated for 120ns or better access time. The connection is straightforward and is illustrated in Figure 4-1.

Figure 4-1. Connection of Display SRAM

where: GRA14:0 Graphics Address (O)—address bus to graphics SRAM.
       GRACS* Graphics Chip Select (O)—chip select to graphics SRAM.
       GRAOE* Graphics Output Enable (O)—output enable to graphics SRAM.
LCD Panel Interface

The display controller circuit of the F8680 chip provides the signals shown in Figure 4-2 for connection to a 640 pixel x 200 line LCD panel. These signals operate as indicated only when the F8680 chip is programmed for LCD mode (through CREG 11h).

**Figure 4-2. Display Controller Signals to the LCD Panel**

- **DOTCLOCK**: Dot Clock (O)—output to LCD panels.
- **FLM/VS**: First Line Marker
- **LP/HS**: Latch Pulse
- **DOT3:0**: Display Data (O)—pixel output to LCD panels.
- **HS (LP)**: Horizontal Sync/Latch Pulse (O)—latch pulse signal when in LCD mode.
- **VS (FLM)**: Vertical Sync/First Line Marker (O)—first line indicator signal when in LCD mode.

For panels that require special consideration, the F8680 programmable pins provide two display-related functions: alternative dot clock input and AC drive clock output.
Alternative Dot Clock Input on PS4

You can use an LCD panel that requires a non-standard dot clock rate by providing the appropriate clock input to pin PS4. Figure 4-3 illustrates the necessary connection.

Figure 4-3. Alternative Dot Clock, AC Drive Clock Connections

The alternative dot clock function is available only on PS4, and is enabled through code similar to the following:

```
LFEAT 8C,0 ; disable PS4 for output through CREG 8C
LFEAT 11,11001000b ; enable dot clock as PS4, set LCD mode in CREG 11
```

Note that you will need to adjust the byte you write to CREG 11h according to the other features that are also set through that CREG.
ACDCLK Output Option on PS2

LCD panels use an AC drive clock ("M" clock) signal to control the bias polarity of cells in the panel such that none of the pixel cells is subjected to a non-zero average DC bias. Such a bias would cause vertical lines to appear on the display, and could possibly damage the panel. While many LCD panels provide their own on-board circuitry for generating the panel AC drive clock signal, you can accommodate panels without this circuitry through pin PS2. Figure 4-3 illustrates the necessary connection.

The AC drive clock function ACDCLK is available only on PS2 and is programmed through CREG 84h and CRT Controller register index 05 (only when in LCD mode). You might want to use code similar to the following to set up ACDCLK operation:

```
LFEAT 11,10001000b  ; set LCD mode in CREG 11
LFEAT 84,01011110b  ; enable ACDCLK output on PS2 through CREG 84

MOV DX,03D4         ; write CRT controller index
MOV AL,05           ; index 05 counts LPs per ACDCLK
OUT AL,DX

MOV DX,03D5         ; write CRT controller data
MOV AL,value         ; how many LPs per ACDCLK?
OUT AL,DX
```

The value that you write depends on the frequency you want at PS2 for use as ACDCLK. The value indicates the number of latch pulses (LP) you want to count before toggling PS2, and should be an odd value because the panel uses an even number of lines. You should determine an appropriate value by experimenting for the specific panel in use. The AC drive clock signal produced will always have a 50 percent duty cycle.

As an alternative to using the ACDCLK function, you can program a 256Hz frequency output on PS2 and externally gate the signal with the First Line Marker signal VS(FLM) to provide an AC drive clock signal on alternate frames.
Register Programming

Setting up LCD panel operation requires that you first program CREG 0E and CREG 11h. CREG 0E handles the hardware configuration as follows:

- EDC, DCPH, and DCP enable the dot clock signal out of the F8680 chip on the DOTCLOCK pin, and select signal phase and polarity.
- CP selects the signal polarity of the DOT3:0 pixel lines (to determine whether you get a positive or a negative image).
- CHS and CVS select the signal polarity of Latch Pulse signal LP (pin HS/LP) and First Line Marker signal FLM (pin VS/FLM).
- EGOUT enables all display controller output pins, or forces them to ground.
- GENB enables the graphics subsystem, or disables it so that an external display controller can respond instead.

CREG 11h handles system software operational details, so you should not need to consider them in your hardware design. However, note that CREG 11h holds the DCSEL bit that chooses the source of the dot clock, either the internally generated clock or the optional external dot clock input on PS4. CREG 11h also holds the LCD bit, which you must set before LCD panel operation is possible.

The remaining registers, the CRT Controller registers, are all CGA-compatible in their operation.
Controlling the Backlight

If you are incorporating a backlight for the LCD panel in your system design, you can use one of the programmable pins to control it. The PS pins cannot supply the current needed to drive a backlight. However, you can gate an FET or other power-control semiconductor to turn the light on and off. Figure 4-4 illustrates a typical power-control circuit for this purpose.

**Figure 4-4. Power Control Using a Programmable Pin**

![Power Control Using a Programmable Pin Diagram]

Note: The MIC5011 is a MOSFET predriver from Micrel Semiconductor.

Once your hardware design is complete, you can use simple code such as the following to activate the device.

```
LFEAT 80,40 ; set PS1 pin to Vcc
LFEAT 80,60 ; set PS1 pin to ground
```
CRT Interface

The display controller defaults to operation in CRT mode. Figure 4-5 shows the signals available for driving a CRT.

![Diagram of CRT Interface](image)

Figure 4-5. Display Controller Signals to the CRT

where:

- **DOT3(I)**
- **DOT2(R)**
- **DOT1(G)**
- **DOT0(B)**
- **HS**
- **VS**

- Display Data (O)—used as output to CRTs.
- Horizontal Sync (O)—horizontal synchronization signal to CRT when programmed for CRT mode.
- Vertical Sync (O)—vertical synchronization signal to CRT when programmed for CRT mode.
Connecting an External Display Controller

When your hardware design requires a high-resolution display, you can disable the display subsystem of the F8680 chip and provide external display logic.

Disabling the Internal Controller

The graphics controller is enabled through the GENB bit of CREG 0E. Since it defaults to disabled on reset, you can use an external display subsystem without explicitly disabling the internal CGA controller.

Connecting the 82C455 Low-power VGA Controller

The CHIPS 82C455 Flat Panel/CRT VGA Controller provides full 640 x 480 VGA display resolution on an LCD panel. The controller offers the following features:

- SMARTMAP™ intelligently maps colors to shades of gray in text modes.
- Relax and Retire modes allow software to power-down the LCD panel in stages. In its Retire mode, the current flow through the 82C455 chip is only 10 mA. The Relax/Retire modes of the 82C455 VGA controller can be controlled by the F8680 programmable pins.
- Vertical Compensation fills the entire LCD panel screen when lower-resolution display modes would normally result in reduced display height.

The 82C455 VGA controller is available in a 144-pin plastic flat-pack package. Figure 4-6 illustrates the typical interconnections necessary for incorporating the controller into your hardware design.
Figure 4-6. Connecting the 82C455 VGA Controller

Notes:
1. Refer to Chapter 10 for XT-bus reset information.
2. PWRDN1 and PWRDN2 control the Relax/Retire modes of the 82C455 chip.
Connecting the 82C450 Super VGA Controller

The CHIPS 82C450 One Megabit DRAM VGA Graphics Controller provides super VGA display resolution (1024 x 768) on a high-resolution CRT when used with 1MB of display RAM. The controller allows you to implement the entire display subsystem in only seven chips, including memory.

The 82C450 VGA controller is available in a 100-pin plastic flat-pack package. Figure 4-7 illustrates the typical interconnections necessary for incorporating the controller into your hardware design.

Figure 4-7. Connecting the 82C450 VGA Controller

Note: Refer to Chapter 10 for XT-bus reset information.
The F8680 chip provides many hardware and software features that allow you to design an effective yet unobtrusive power management mechanism into your system. The most basic level of management involves only two chip modes:

- The F8680 chip is in **active mode** when it is powered and its state machines for timing are running.
- The F8680 chip is in **suspend mode** when only the 32kHz clock is running. The chip continues to keep time and maintain configuration parameters while in suspend mode.

Power must be maintained to the F8680 chip at all times. This should not be a problem given that the F8680 chip consumes negligible power when in suspend mode.

When terms such as “power on,” “power up,” and “power down” are used in the following sections, they do not refer to the actual application of power to and removal of power from the F8680 chip. Rather, these terms refer to the transition between active mode and suspend mode.

### Power Control Issues

You must decide the aspects of power consumption you need to control and monitor. Consider the following issues.

- Your design should leave Vcc connected to the F8680 chip at all times. Likewise, the 32kHz clock should run at all times. This arrangement is sufficient to keep all configuration information active in the F8680 chip and maintain the time-of-day clock.
- The PWRUP input commands the power-up of the F8680 chip into active mode and can initiate power-down of the F8680 chip into suspend mode. You can command power-up or power-down through either a pulse or a steady signal sense.
The F8680 chip provides the OSCPW output to control power to system oscillators. The power control state machine of the F8680 chip sets OSCPW active a half-second in advance of enabling the timing state machines.

You may want to control the UART oscillator separately, through a programmable pin. This allows you to turn off the oscillator when the UART is not in use.

If your design includes an LCD panel with a backlit screen, you may want to use a programmable pin to control the backlight.

Your design might include a battery voltage monitor, which could be anything from a simple low-voltage comparator that provides a battery “OK/LOW” signal to an analog-to-digital (A/D) converter that returns the battery voltage with an accuracy of a fraction of a volt.

The SuperState R mode of the F8680 chip makes it easy to perform all of these power control and monitoring functions, as described in the following sections.

Software Power-Off Control

The power control state machine can be instructed to remove power from the oscillators through the POFF bit at CREG 1C. When POFF is set to 1, the power control state machine will begin to sequence the F8680 chip into suspend mode. Refer to the F8680 PC/CHIP Programmer's Reference Manual for details of this operation.

Power-On Clock Comparator

You should be aware that power-up can also be commanded through the clock comparator register of the F8680 chip. When in suspend mode, power will be restored when the time in the power control comparator matches the time-of-day count value. Operation will resume regardless of the PWRUP input signal level. CREGs 18h through 1B comprise the 32-bit comparator register.

If the F8680 chip is already active when the time-of-day reaches the comparator value, the comparator will have no effect. Refer to the F8680 PC/CHIP Programmer’s Reference Manual for details of this comparator.
Power Control State Machine

The logic provides a state machine that sequentially powers up and powers down the F8680 chip. The power control sequencing operates as follows.

- Upon receiving a power-up request (initiated by either the PWRUP input or the power control comparator), the power control state machine sets the OSCPW output active within 0.5s. It enables the various timing state machines in the F8680 chip exactly 0.5s after setting OSCPW active.
- Upon receiving a software-commanded power-down request (the only kind possible), the power control state machine disables the various timing state machines within 0.5s. It sets the OSCPW output inactive exactly 0.5s after disabling the timing state machines.

Therefore, power-up and power-down sequences always require at least 0.5s, but always less than 1.0s, to execute.

Connections to the PWRUP Input

The power-up pin PWRUP indicates when the F8680 chip should exit suspend mode and begin normal operation. Once the F8680 chip is operational, the PWRUP signal can be used to initiate a power-down into suspend mode.

Note: PWRUP by itself cannot cause a power-down; it can only request a power-down. Software must command a power-down. However, PWRUP can be programmed to cause a switch to SuperState R mode, which in turn can power down the F8680 chip.

You generally have two choices when incorporating a power switch in your system design: a toggle switch or a momentary switch. The SuperState R configuration register at CREG 1C provides a bit to select whether a high or a low signal on PWRUP will cause a switch to SuperState R mode. The programming of this register will depend on your choice of power-up switch.
Figure 5-1 illustrates how an SPDT toggle switch is connected so that the PWRUP input is pulled to logic ground to turn the system off, and is pulled up to Vcc to activate the F8680 chip. You must provide software that recognizes a low signal at PWRUP as a power-down request.

**Figure 5-1. Connecting PWRUP to a Toggle Switch**

![Diagram of PWRUP connected to a Toggle Switch](image)

Figure 5-2 illustrates how a momentary switch pulls PWRUP to Vcc to activate the F8680 chip, allowing PWRUP to go back to logic ground as soon as the momentary switch is released. You must provide software that recognizes a high pulse at PWRUP as a power-down request.

**Figure 5-2. Connecting PWRUP to a Momentary Switch**

![Diagram of PWRUP connected to a Momentary Switch](image)
Using OSCPW to Drive System Oscillators

The power control state machine activates the signal OSCPW as part of the start-up sequence. You should use OSCPW to control power to all system oscillators except the 32kHz clock input. However, you may want to provide separate control for oscillators that need not run constantly (such as the UART clock). Figure 5-3 illustrates how you might control oscillator power using OSCPW.

**Figure 5-3. Using OSCPW to Control Power to the Oscillators**

---

Note: The MIC5011 is a MOSFET predriver from Micrel Semiconductor.
Signals Available for Control/Status

You have a large number of lines available for peripheral device control and status monitoring. In addition to the obvious choices (such as the programmable pins) there are some less evident possibilities that could save you external logic.

Programmable Pins

You can use the programmable pins in a variety of ways. Software control makes these pins extremely flexible and easy to incorporate in your design. You need to know that the pins can operate as either inputs or outputs and can source/sink 4mA minimum (see the F8680 PC/CHIP Data Sheet for specific values) when used as outputs. Table 5-1 lists the specific functions available through the programmable pins.

Table 5-1. Programmable Pin Functions

<table>
<thead>
<tr>
<th>Function</th>
<th>Type</th>
<th>PS1</th>
<th>PS2</th>
<th>PS3</th>
<th>PS4</th>
<th>CARDB</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK32</td>
<td>O</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>CLK1/16</td>
<td>O</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>CLK1/32</td>
<td>O</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>PCS</td>
<td>O</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td></td>
</tr>
<tr>
<td>FR0</td>
<td>O</td>
<td>x</td>
<td>x</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>512Hz</td>
<td>O</td>
<td>x</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>256Hz</td>
<td>O</td>
<td>x</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>32768Hz</td>
<td>O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16384Hz</td>
<td>O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IFACTIVE</td>
<td>O</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CLKCANRUN</td>
<td>O</td>
<td>x</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FLAG9</td>
<td>O</td>
<td>x</td>
<td>x</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ACDCLK</td>
<td>O</td>
<td>x</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IMPLT</td>
<td>O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CLKCANRUN</td>
<td>O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MAD24</td>
<td>O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EXTSS</td>
<td>I</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td></td>
</tr>
<tr>
<td>DOTCLK</td>
<td>I</td>
<td></td>
<td></td>
<td></td>
<td>x</td>
<td></td>
</tr>
</tbody>
</table>
where:

- **CLK32**: 32kHz Clock—PS1-PS4 and CARDB can provide a 32kHz clock pulse.
- **CLK1/16**: 1/16 32kHz Clock—PS1-PS4 and CARDB can provide a clock with a positive pulse that occurs once every sixteen 32kHz clock cycles. The programmable pin stays high only for the duration of one phase (1/2 clock period) of the 32kHz clock.
- **CLK1/32**: 1/32 32kHz Clock—PS1-PS4 and CARDB can provide a clock with a positive pulse that occurs once every thirty-two 32kHz clock cycles. The programmable pin stays high only for the duration of one phase (1/2 clock period) of the 32kHz clock.
- **PCS**: Programmable Chip Select—PS1-PS4 can decode I/O reads and/or writes at any I/O address or range of addresses.
- **FRO**: Frame Rate 0—PS1-PS2 can provide the vertical interval signal divided by 2.
- **256Hz**
- **512Hz**
- **16384Hz**
- **32768Hz**: These frequencies can be output on PS2, PS1, PS4, and PS3 respectively.
- **IFACTIVE**: Instruction Fetch Active—PS2-PS4 can indicate whether the current memory request is for instruction data.
- **ICMPLT**: Instruction Complete—PS3 can output a pulse at the end of each instruction executed. This signal can be counted to indicate true MIPS. PS3 stays high only for the duration of one phase (1/2 clock period) of the CPU clock.
- **FLAG9**: Flag bit 9—PS3-PS4 can indicate whether maskable interrupts are enabled.
- **ACDCLK**: AC Drive Clock—PS2 can output a square wave with a 50 percent duty cycle and a programmable period.
- **CLKCANRUN**: Clock Can Run—PS4 can indicate whether the power control state machine has completed the power-up sequence and instruction execution is allowed.
- **MAD24**: Memory Address bit 24—CARD B can output an inverted version of address bit ADR24 so that external logic can select the memory card being addressed.
- **EXTSS**: External SuperState Switch—PS1-PS4 can be used as inputs to trigger a switch to SuperState R mode.
- **DOTCLK**: Dot Clock—PS4 can be used to input a non-standard dot clock frequency for the graphics controller.
Programming Simultaneous Input and Output

If you program a pin to input an external SuperState R switch request, you can still use that pin for output. For example, you could select a 256Hz output on PS2 and program PS2 for SuperState R input at the same time. This arrangement would result in a periodic switch to SuperState R mode (like the timer tics provide). However, PS2 should not be driven by external circuitry in this configuration.

Dynamic Reprogramming

You can connect more than one device to the same programmable pin and reprogram the pin output as often as necessary to accommodate the devices. For example, you could connect two devices: one that generates an interrupt pulse and one that requires a clock input each time an interrupt pulse is generated. Your code would initially set the programmable pin to act as an input. Then when an interrupt is received, your code would switch the programmable pin to a square wave output function. The CLOCK line of an AT-style keyboard uses this type of signalling.

Controlling Power to Peripheral Devices

You can use the various control pins provided by the F8680 chip to control power to peripheral devices. You will need a power control circuit or device such as that illustrated in Figure 5-4.

Figure 5-4. Connecting a Power Control Device

![Diagram](image)

Note: The MIC5011 is a MOSFET predriver from Micrel Semiconductor.
Monitoring Battery Voltage

If your system design provides for battery power, SuperState R mode makes it easy to monitor the battery condition. In general, you have several options such as a simple “battery low” indication, a two-level “battery low” indication, or a direct voltage read capability.

Figure 5-5 illustrates a simple circuit to signal a “battery low” condition. The output of the circuit is connected to a programmable pin. You must program the pin so that it causes a switch to SuperState R mode when active.

Figure 5-5. Simple “Battery Low” Indicator Circuit

Notes:
1. The MAX8211 is a voltage detector from Maxim Integrated Products.
2. The resistor values determine the voltage level at which OUTPUT goes active.
Figure 5-6 illustrates a more useful two-level circuit. At one voltage level the circuit signals “battery low”; at the second level, it signals “battery dangerously low.” Your SuperState R code can respond to this second level of warning according to your design requirements.

**Figure 5-6. Two-Level “Battery Low” Indicator Circuit**

![Two-Level Battery Low Indicator Circuit Diagram]

Notes:
1. The ICL7665 is a voltage detector from Maxim Integrated Products.
2. The resistor values determine the voltage levels at which OUT1 and OUT2 go active.

Figure 5-7 shows how you might incorporate an analog-to-digital (A/D) converter into your design. Your SuperState R code checks the voltage level indicated by the A/D converter on a periodic basis.
Figure 5-7. Battery Voltage Monitor Circuit with A/D Converter

Notes:
1. The MAX160 is an A/D converter from Maxim Integrated Products.
2. PSI is programmed to decode I/O reads at any available address.
3. Using PS4 to monitor BUSY* is optional; data is always ready 4μs after RD* is pulled low.

Power-Saver Mode

The F8680 chip provides a feature known as performance control to reduce power consumption during off-peak times. Performance control inserts delays between instructions in order to reduce the number of accesses made to DRAM. This is a software feature and does not impact your hardware design.

Refer to Appendix A for a brief discussion of performance control, and to the F8680 PC/CHIP Programmer’s Reference Manual for a more detailed explanation.
The F8680 chip provides a standard keyboard interface circuit for XT-type keyboards. The XT keyboard communicates over a serial interface using a 9-bit transmission format, composed of a single start bit and eight data bits. Most PC keyboards default to this transmission format at power-on initialization time.

A keyboard generally must provide its own internal processor for scanning the keys and serializing the key scan code for transmission to the system. However, for a portable computer with an integral keyboard, the requirement for a separate key scan processor puts an additional burden on system design. Fortunately, you can take advantage of SuperState R mode to perform keyboard scanning and eliminate the need for a separate key scan processor. When you let SuperState R code do the scanning, the keyboard interface circuit is not used.

**Connections to the XT Keyboard**

The XT keyboard connects to the system with only a clock and a data line, and additionally requires an operating voltage of +5V. Figure 6-1 illustrates the connections you would typically make.
Direct Scanning of an Integral Keyboard

The keys of a standard keyboard are arranged in row and column order as a matrix of switches. The keyboard processor scans the keyboard matrix by pulsing one of the row lines and monitoring all of the column lines to see if a pressed key has completed a connection. If so, the keyboard processor determines the key that is pressed according to the row pulsed and the column on which the pulse appeared. The keyboard processor then monitors this key for a short period of time to ensure that it was pressed. Finally, the keyboard processor sends the scan code of the key to the system.

With the help of SuperState R mode and the system address and data lines, you can design a circuit that performs this same scanning and monitoring function. Your emulation code can then provide the system with XT or AT scan codes, because at this point the keyboard emulation becomes a function of software alone.
Figure 6-2 illustrates the type of connections you could use to implement keyboard scanning through the F8680 chip. Note that the built-in keyboard interface circuit is not involved in this scheme. By scanning for keystrokes directly, you bypass the keyscan/parallel-to-serial/serial-to-parallel process that is needed when an external keyboard is used.

Figure 6-2. Connections to Keyboard Matrix for Direct Scanning
Keyboard Scanning Principles

Keyboard scanning operates according to certain basic principles that mimic the operation of a dedicated keyboard processor.

A key scanning routine must be in place in the SuperState R code and must execute on a periodic switch to SuperState R mode. The periodic switch can be commanded either by the timer tics or by programming a PS pin to generate periodic switches to SuperState R mode (as explained in the "Programmable Pins" section of Chapter 5).

The key scanning routine performs a memory read cycle to an address in high memory. Bits ADR15:0 of the memory read address must be all zeros. If any keyboard key happens to be pressed, making contact between a ROW line and a COL line on the keyboard scanning matrix, one of the COL lines will be pulled to zero as well.

Address bits A24:21 of the memory read address are set so they will activate the decoder according to the decoder output line you select for your hardware design. Bits A23:21 decode to one of eight selections, as shown in Table 6-1. Your hardware design could include jumpers to make this decoded range hardware-selectable. The circuit in Figure 6-2 uses decoder output line 5 as an example, so address 010A0000 must be used to scan the keyboard.

The decoder will activate the data buffer, and any COL line pulled low will appear as a zero on the data bus RD7:0. From the perspective of the key scanning routine at this point, if a memory read at 010A0000 (in the Figure 6-2 example) returns a data byte value other than FF, then a key has been pressed. The routine must now determine which key.

By performing successive memory reads at addresses shown in Table 6-2, the routine can effectively pull each of the 16 ROW lines low one at a time. When any of these reads returns a value other than FF, the key scanning routine has determined both the ROW and COL that are connected and can thus identify the pressed key.

Figure 6-2 also includes a gate for powering the system when a key press is detected. This gate is optional. Once the system is powered, the gate output will continue to toggle as keys are struck. Therefore, you must provide either SuperState R code that handles the PWRUP switch request appropriately or extra logic that disables the gate when the system is active.
Other Keyboard Emulation Issues

There are many other issues involved in properly emulating keyboard input. For example, the key scanning routine must check several times to ensure that a key is pressed (to “debounce” the contacts). The routine must check for other pressed keys and determine which key contact to validate, as well as provide for an “n-key rollover” feature (to ignore a key that has been held pressed if other keys have been subsequently struck). These are all software issues and do not impact your hardware design, other than your prudent assignment of a key order to the ROW/COL scanning layout so that adjacent keys do not share the same ROW or COL line. In such a case, accidentally striking two adjacent keys would leave the key scanning routine unable to determine the second key.

Table 6-1. Possible Address Ranges for Keyboard Scan Decoding

<table>
<thead>
<tr>
<th>A24:21</th>
<th>Address</th>
<th>Decoder Output Line</th>
</tr>
</thead>
<tbody>
<tr>
<td>1000</td>
<td>0100 0000</td>
<td>0</td>
</tr>
<tr>
<td>1001</td>
<td>0102 0000</td>
<td>1</td>
</tr>
<tr>
<td>1010</td>
<td>0104 0000</td>
<td>2</td>
</tr>
<tr>
<td>1011</td>
<td>0106 0000</td>
<td>3</td>
</tr>
<tr>
<td>1100</td>
<td>0108 0000</td>
<td>4</td>
</tr>
<tr>
<td>1101</td>
<td>010A 0000</td>
<td>5</td>
</tr>
<tr>
<td>1110</td>
<td>010C 0000</td>
<td>6</td>
</tr>
<tr>
<td>1111</td>
<td>010E 0000</td>
<td>7</td>
</tr>
</tbody>
</table>
Table 6-2. Address Sequence to Pulse Each ROW Line Low

<table>
<thead>
<tr>
<th>Memory Read Address</th>
<th>Low-Order Bits</th>
<th>Row</th>
</tr>
</thead>
<tbody>
<tr>
<td>010AFFFE</td>
<td>1111 1111 1110</td>
<td>0</td>
</tr>
<tr>
<td>010AFFFD</td>
<td>1111 1111 1101</td>
<td>1</td>
</tr>
<tr>
<td>010AFFFB</td>
<td>1111 1111 1110</td>
<td>2</td>
</tr>
<tr>
<td>010AFFFF7</td>
<td>1111 1111 1111</td>
<td>3</td>
</tr>
<tr>
<td>010AFFF8</td>
<td>1111 1111 1110</td>
<td>4</td>
</tr>
<tr>
<td>010AFFFD</td>
<td>1111 1111 1101</td>
<td>5</td>
</tr>
<tr>
<td>010AFFFB</td>
<td>1111 1111 1011</td>
<td>6</td>
</tr>
<tr>
<td>010AFF7F</td>
<td>1111 1111 0111</td>
<td>7</td>
</tr>
<tr>
<td>010AFFEF</td>
<td>1111 1110 1111</td>
<td>8</td>
</tr>
<tr>
<td>010AFFDF</td>
<td>1111 1101 1111</td>
<td>9</td>
</tr>
<tr>
<td>010AFBFF</td>
<td>1111 1011 1111</td>
<td>10</td>
</tr>
<tr>
<td>010AFF7FF</td>
<td>1111 0111 1111</td>
<td>11</td>
</tr>
<tr>
<td>010AEFF</td>
<td>1110 1111 1111</td>
<td>12</td>
</tr>
<tr>
<td>010AFFFF</td>
<td>1101 1111 1111</td>
<td>13</td>
</tr>
<tr>
<td>010ABFFF</td>
<td>1011 1111 1111</td>
<td>14</td>
</tr>
<tr>
<td>010A7FFF</td>
<td>0111 1111 1111</td>
<td>15</td>
</tr>
</tbody>
</table>

AT Keyboard Emulation Considerations

The Virtual I/O feature provides a means of simulating the presence of the keyboard controller circuit provided on the PC/AT®. Because Virtual I/O can trap all port accesses, simulating the keyboard controller operation involves only software, not hardware.

This keyboard controller is an intelligent device, as opposed to the simple keyboard interface circuit on the XT. The controller on the AT accepts a series of commands, issued through I/O address 064. A separate status register can be read at this address as well. You can provide SuperState R code to intercept I/O reads and writes in the 060-064 range, which allows you to substitute the appropriate values for an AT-type controller.

Refer to the IBM AT Technical Reference for information on the register bits and commands you will have to consider.
Providing for a Mouse

The F8680 chip makes no provisions for a mouse, but there are many options available for connecting one. You must first choose among the mouse types available:

- A serial mouse connects directly to the RS232-C serial port. If you take this route, you need only provide line drivers and receivers as described in Chapter 9. The serial mouse is not an “intelligent” device. The system will spend a moderate amount of available operating overhead dealing with the serial mouse.

- A standard bus mouse requires an interface circuit on the XT bus. Like the serial mouse, the standard bus mouse is not an intelligent device.

- A PS/2®-compatible mouse is an intelligent device. It sends information on mouse activity in a compact format and requires little operating overhead. If you use this approach, you should employ the CHIPS 82C710 Universal Peripheral Controller described in Chapter 9. The 82C710 provides a PS/2-compatible mouse interface circuit.

The best mouse choice depends on your specific design application.
CHAPTER 7

Floppy Disk Drives

The standard XT-compatible floppy disk drive interface always requires a floppy disk controller, which has to be compatible with the NEC 765 Floppy Disk Controller (FDC), and a data separator circuit. The most practical way to incorporate a floppy disk in your system design is to use the CHIPS 82C765 Floppy Disk Controller, which houses both a 765-compatible controller and an analog data separator circuit. If your design also provides for a parallel interface, an Integrated Drive Electronics (IDE) hard disk drive, or a mouse, you may want to use the CHIPS 82C710 Universal Peripheral Controller instead, as it incorporates all of these circuits.

Connecting the 82C765 Floppy Disk Controller

The floppy disk controller circuit is an XT-bus peripheral. Refer to Chapter 10 for information on the XT bus. Figure 7-1 indicates the required connections. Note that these are all standard XT bus signals except for CS*, which you implement by programming one of the PS pins as a programmable chip select in the I/O address range 3F0-3F7h.
**Figure 7-1. Floppy Disk Drive Interface Signals**

![Floppy Disk Drive Interface Signals Diagram]

Notes:
1. PS4 is programmed as chip select in the 3F0-3F7 range.
2. Refer to Chapter 10 for XT-bus buffer information.

where:
- **A2:0** Address bits 2:0 (I)—used to decode the specific FDC register to be read or written.
- **D7:0** Data bits 7:0 (I/O)—used to transfer commands and data between the system and the FDC, one byte at a time.
- **INT** Interrupt Request (O)—interrupt to request system service (on IRQ6 for XT compatibility).
- **RESET** Reset (I)—XT bus reset signal.
- **RD** Read (I)—IOR* signal from XT bus.
- **WR** Write (I)—IOW* signal from XT bus.
- **CS** Chip Select (I)—decode of I/O addresses in the 3F0-3F7 range.
- **DRQ** DMA Request (O)—signal to the system that a byte must be transferred on D7:0. Connected to DRQ2 for XT compatibility.
DAK* DMA Acknowledge (I)—signal from the system that the DMA request made on DRQ has been accepted.

TC Terminal Count (I)—indication from the system that the current DMA transfer is the last one programmed.

The programming required to operate PS4 as a chip select is minimal. You may want to use an instruction sequence similar to the following:

```
LFEAT 8C,01100100b ;output driven and active low, program for chip select function
LFEAT 8E,F0       ;lower part F0 of cs address 3F0
LFEAT 8F,7F       ;upper part 3 of cs address 3F0, enable for reads and writes, mask lower 3 bits
```

This sequence sets PS4 to act as an active low chip select in the range 3F0-3F7.

## Floppy Disk Controller Registers

The I/O address range of 3F0-3F7h must be decoded as the chip select signal to the FDC. The FDC further decodes I/O reads and writes by using XT bus address bits A2:0, as shown in Table 7-1. Refer to the CHIPS 82C765 Floppy Disk Controller Data Sheet for programming information on these registers.

### Table 7-1. Register Names and I/O Addresses

<table>
<thead>
<tr>
<th>I/O Address</th>
<th>Type</th>
<th>Register Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>3F2</td>
<td>W</td>
<td>Drive Control Register</td>
</tr>
<tr>
<td>3F4</td>
<td>R</td>
<td>Main Status Register</td>
</tr>
<tr>
<td>3F5</td>
<td>R/W</td>
<td>Data Register</td>
</tr>
<tr>
<td>3F7</td>
<td>W</td>
<td>Data Rate Register</td>
</tr>
<tr>
<td>3F7</td>
<td>R</td>
<td>Disk Changed Register (bit 7 only)</td>
</tr>
</tbody>
</table>

## Connecting the 82C710 Universal Peripheral Controller

The CHIPS 82C710 Universal Peripheral Controller provides the same core logic as the 82C765 controller for managing a floppy disk drive. Refer to Chapter 9 for interface information on the 82C710 component.
Incorporating a hard disk drive into system designs is a straightforward process when you select a drive with integrated drive electronics (IDE). The choice of an IDE drive frees you from the details of interfacing to a hard disk controller and then to a drive, as the IDE drive connects directly to the XT bus. Your design must provide only a single chip select signal, which is easily handled through a programmable pin.

**XT-Type Hard Disk Drive Signals**

Very few connections are required to interface the typical IDE hard disk drive to the XT bus. Table 8-1 lists the signals commonly used, and Figure 8-1 indicates the required connections. Note that these are all standard XT bus signals except for CS, which you implement by programming one of the PS pins as a programmable chip select in the I/O address range 320-323h.

**Table 8-1. XT-Type IDE Hard Disk Drive Interface Signals**

<table>
<thead>
<tr>
<th>Signal</th>
<th>Direction Relative to Hard Disk Drive</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RESET</td>
<td>I</td>
<td>Reset Strobe</td>
</tr>
<tr>
<td>D7:0</td>
<td>I/O</td>
<td>Data Bus</td>
</tr>
<tr>
<td>AEN</td>
<td>I</td>
<td>Address Enable</td>
</tr>
<tr>
<td>IOW*</td>
<td>I</td>
<td>I/O Write</td>
</tr>
<tr>
<td>IOR*</td>
<td>I</td>
<td>I/O Read</td>
</tr>
<tr>
<td>DACK3*</td>
<td>I</td>
<td>DMA Acknowledge</td>
</tr>
<tr>
<td>DRQ3</td>
<td>O</td>
<td>DMA Request</td>
</tr>
<tr>
<td>IRQ5</td>
<td>O</td>
<td>Interrupt Request</td>
</tr>
<tr>
<td>A2:0</td>
<td>I</td>
<td>Address Bus</td>
</tr>
<tr>
<td>CS*</td>
<td>I</td>
<td>Hard Disk Chip Select</td>
</tr>
</tbody>
</table>
The programming required to operate PS4 as a chip select is minimal. You may want to use an instruction sequence similar to the following:

LFEAT 8C,01100100b ;output driven and active low, program for chip ;select function
LFEAT 8E,20         ;lower part 20 of cs address 320
LFEAT 8F,FF         ;upper part 3 of cs address 320, enable for reads ;and writes, mask lower 4 bits

This sequence sets PS4 to act as an active low chip select in the range 320-32F.
XT-Type Hard Disk Drive Registers

The I/O address range of 320-32Fh must be decoded as the chip select signal to the XT hard disk drive. The hard disk controller built into the drive assigns the I/O addresses to programming registers in an XT-compatible manner, as shown in Table 8-2. Refer to the drive manufacturer’s data sheets for programming information on these registers.

<table>
<thead>
<tr>
<th>I/O Address</th>
<th>Type</th>
<th>Register Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>320</td>
<td>R/W</td>
<td>Data Register</td>
</tr>
<tr>
<td>321</td>
<td>R</td>
<td>Status Register</td>
</tr>
<tr>
<td>321</td>
<td>W</td>
<td>Reset</td>
</tr>
<tr>
<td>322</td>
<td>W</td>
<td>Controller Select Register</td>
</tr>
<tr>
<td>323</td>
<td>W</td>
<td>DMA, Interrupt Mask Register</td>
</tr>
</tbody>
</table>
AT-Type Hard Disk Drive Signals

You can use an IDE hard disk drive with an AT-type (16-bit) interface in your system if the drive interface signal timings meet the specifications of the PCMCIA interface (whose timings are provided in Appendix B). In this implementation, the drive would communicate with the system through the memory bus instead of the I/O bus.

You must provide SuperState R code that makes use of the Virtual I/O feature of the F8680 chip to divert I/O instructions to the PCMCIA bank memory locations you have chosen for the drive. Table 8-3 lists the signals associated with the typical AT IDE drive. Figure 8-2 suggests the logic that could be used to implement the interface.

Table 8-3. AT-Type IDE Hard Disk Drive Interface Signals

<table>
<thead>
<tr>
<th>Signal</th>
<th>Direction Relative to Hard Disk Drive</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RESET</td>
<td>I</td>
<td>Reset Strobe</td>
</tr>
<tr>
<td>D15:0</td>
<td>I/O</td>
<td>Data Bus</td>
</tr>
<tr>
<td>ALE</td>
<td>I</td>
<td>Address Enable</td>
</tr>
<tr>
<td>IOCS16</td>
<td>O</td>
<td>Hard Disk requires 16-bit transfer</td>
</tr>
<tr>
<td>IOW*</td>
<td>I</td>
<td>I/O Write</td>
</tr>
<tr>
<td>IOR*</td>
<td>I</td>
<td>I/O Read</td>
</tr>
<tr>
<td>IRQ5</td>
<td>O</td>
<td>Interrupt Request</td>
</tr>
<tr>
<td>A2:0</td>
<td>I</td>
<td>Address Bus (for I/O address decode)</td>
</tr>
<tr>
<td>HDCS0*</td>
<td>I</td>
<td>Primary Chip Select (1F0-1F7)</td>
</tr>
<tr>
<td>HDCS1*</td>
<td>I</td>
<td>Secondary Chip Select (3F6-3F7)</td>
</tr>
</tbody>
</table>
Figure 8-2. Connections to an AT-Type IDE Hard Disk Drive

Notes:
1. PS3 is programmed as chip select in the 1F0-1F7 range.
2. PS4 is programmed as chip select in the 3F6-3F7 range.
3. Refer to Chapter 10 for XT-bus buffer information.
AT-Type Hard Disk Drive Registers

Two I/O address ranges must be decoded as chip select signals to the AT hard disk drive. The hard disk controller built into the drive assigns the I/O addresses to programming registers in an AT-compatible manner, as shown in Table 8-4. Refer to the drive manufacturer’s data sheets for programming information on these registers.

Table 8-4. AT-Type Hard Disk Drive Registers

<table>
<thead>
<tr>
<th>I/O Address</th>
<th>Type</th>
<th>Register Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>1F1:1F0</td>
<td>R/W</td>
<td>16-bit Data Register</td>
</tr>
<tr>
<td>1F1</td>
<td>R</td>
<td>Error Register</td>
</tr>
<tr>
<td>1F1</td>
<td>W</td>
<td>Write Compensation Register</td>
</tr>
<tr>
<td>1F2</td>
<td>R/W</td>
<td>Sector Count Register</td>
</tr>
<tr>
<td>1F3</td>
<td>R/W</td>
<td>Sector Number Register</td>
</tr>
<tr>
<td>1F5:1F4</td>
<td>R/W</td>
<td>Cylinder Number Register</td>
</tr>
<tr>
<td>1F6</td>
<td>R/W</td>
<td>Drive/Head Register</td>
</tr>
<tr>
<td>1F7</td>
<td>R</td>
<td>Status Register</td>
</tr>
<tr>
<td>1F7</td>
<td>W</td>
<td>Command Register</td>
</tr>
<tr>
<td>3F6</td>
<td>W</td>
<td>Fixed Disk Register</td>
</tr>
<tr>
<td>3F7</td>
<td>R</td>
<td>Digital Input Register</td>
</tr>
</tbody>
</table>
A typical XT-compatible system generally provides a serial communications port and often provides a parallel port as well. The F8680 chip incorporates a serial port, typically used for connection to a modem module. While the F8680 logic does not provide a parallel interface port, you can take advantage of the SuperState R logic to implement the port with a minimal number of components.

RS232-C Signals

The Electronic Industries Association (EIA) defines a signal standard known as RS232-C for use in bidirectional serial communications. The standard defines the set of signal lines necessary for data transmission, reception, control, and status, and defines the voltage level at the signal interface as well.

The signals are shown in Figure 9-1 and described in the list which follows the figure. The descriptions refer to DCE and DTE. Data Communications Equipment (DCE) is the equipment used to transmit and receive the data, and is often a modem. Data Terminal Equipment (DTE) is the equipment used to prepare the data for transmission and interpret received data, and in this case refers to the UART of the F8680 chip.
Figure 9-1. RS232-C Interface Signals

where:

- **PRGND**: Protective Ground—usually connected to the shielding of the transmission cable and to the interface connector shell.
- **GND**: Signal Ground—common ground for all other signals.
- **TxD**: Transmitted Data (O)—data output from the UART to the DCE (modem or interface).
- **RxD**: Received Data (I)—data from the DCE (modem or interface) to the UART.
- **RTS**: Request To Send (O)—a signal to the DCE (modem or interface) that the UART wants to send data.
- **CTS**: Clear To Send (I)—the response of the DCE to the RTS signal from the UART.
- **DTR**: Data Terminal Ready (O)—a signal to the DCE (modem or interface) that the UART wants to establish communication.
- **DSR**: Data Set Ready (I)—a signal from the DCE that it is ready for data communication.
- **RING**: Ring Indicator (I)—a signal from the DCE (usually only from a modem) that the ringing signal has been sensed from an incoming telephone call.
DCD Data Carrier Detected (I)—a signal from the DCE (usually only from a modem) that the data carrier tone from the distant DCE has been detected.

The F8680 chip provides the serial interface signals according to the EIA standards, but at TTL voltage levels instead of the RS232-C interface levels of the specification. TTL voltage levels are more practical for direct connection to a modem module. Line drivers and receivers are required for an external interface (such as the connector shown in Figure 9-1).

**Connecting a Modem Module**

Because the F8680 serial interface signals operate at TTL voltage levels, interfacing a modem module becomes a simple matter. Figure 9-2 illustrates the connections you need to incorporate a modem module into a system design.

*Figure 9-2. Connecting the Modem Module*
A modem module typically requires additional control lines such as the following:

- Modem reset
- Modem power-down/standby
- Modem test.

These signals can be provided through the programmable pins. The modem may also provide an analog output to a speaker circuit. To avoid unnecessary duplication of components, this signal can be combined with the SPKR signal of the F8680 component to form a single input to the speaker.

**Connecting Line Drivers**

If an interface that operates at RS232-C signal levels is required, you can use drivers and receivers such as those indicated in Figure 9-3.

*Figure 9-3. Line Drivers and Receivers for External RS232-C Interface*

---

Note:
The MAX241 is a line driver/receiver chip from Maxim Integrated Products. It provides four drivers and five receivers, and internally generates from a +5V source the +10V and -10V needed for RS232-C operation.
Parallel Port Signals

The Centronics® Corporation defines a high-speed parallel output port for connection to its printers. This interface port has become the standard for most printers. The typical Centronics connector and its DB-25 counterpart typically used on PCs are shown in Figure 9-4. The signals are described in the list that follows the figure.

Figure 9-4. Centronics Parallel Port Signals

where:  
- PD7:0 Printer Data (O)—data bus to the printer.  
- STROBE* Strobe (O)—pulsed low to indicate that the PD7:0 data is valid.  
- ACK* Acknowledge (I)—pulsed low by the printer to indicate that the PD7:0 data has been latched and new data can be sent.  
- BUSY Busy (I)—set high by the printer to indicate that no further data can be accepted at the moment.
Parallel Interface

An XT-compatible parallel interface that responds as LPT1 uses the I/O address range 378-37B. I/O address 378 is the Data Register, 379 is the Control Register, and 37A is the Status Register; 37B is not used. The interface interrupts the system on IRQ7. If the parallel interface is to respond as LPT2, the I/O address range 278-27B is used instead. IRQ5 is used if available (if not used for the hard disk). Figures 9-5 through 9-7 show the bits of the parallel port registers.

Figure 9-5.  Data Register—I/O Address 378/278 (W/R)

```
7  6  5  4  3  2  1  0

PD7  PD6  PD5  PD4  PD3  PD2  PD1  PD0
```

bits: 7:0  PD7:0  Printer Data—data written to this register is sent to the printer. Data returned from reading this register is the same as the data last written.
Figure 9-6. Printer Status Register—I/O Address 379/279 (R)

<table>
<thead>
<tr>
<th>bits</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>BUSY* Busy—a 0 indicates that the printer is busy and cannot accept data.</td>
</tr>
<tr>
<td>6</td>
<td>ACK* Acknowledge—a 0 indicates that the printer has accepted the data sent.</td>
</tr>
<tr>
<td>5</td>
<td>PE Paper End—a 1 indicates that the printer is out of paper.</td>
</tr>
<tr>
<td>4</td>
<td>SLCT Selected—a 1 indicates that the printer is “on-line.”</td>
</tr>
<tr>
<td>3</td>
<td>ERROR* Error—a 0 indicates that an error condition exists in the printer.</td>
</tr>
<tr>
<td>2:0</td>
<td>R Reserved—always mask off for reads.</td>
</tr>
</tbody>
</table>
Figure 9-7. Printer Control Register—I/O Address 37A/27A (W/R)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:5</td>
<td>R Reserved, write as 0 always.</td>
</tr>
<tr>
<td>4</td>
<td>IRQEN IRQ Enable—set to 1 to enable an interrupt to be generated whenever the printer sets ACK* inactive.</td>
</tr>
<tr>
<td>3</td>
<td>SLCTIN* Select Input—set to 1 to select the printer.</td>
</tr>
<tr>
<td>2</td>
<td>INIT* Initialize—set to 0 for 50µs minimum to initialize the printer and clear its input buffer.</td>
</tr>
<tr>
<td>1</td>
<td>AUTOFD* Auto Feed—set to 1 to enable auto line feed function on printer.</td>
</tr>
<tr>
<td>0</td>
<td>STROBE* Strobe—set to 1 to indicate to the printer that the data on PD7:0 is valid.</td>
</tr>
</tbody>
</table>

A parallel interface can be incorporated into system hardware designs in many different ways, as shown in the following sections.

SuperState R Support for Parallel Port

The SuperState R features of the F8680 chip can be used to incorporate a parallel port into system designs with only a few components. To incorporate the interface, you would only have to:

- Provide a buffer to return BUSY, PE, SLCT, and ERROR* status, and use programmable pin PS1 as chip select to decode reads at I/O address 379.
- Provide a control latch to send SLCTIN*, INIT*, AUTOFD*, and STROBE*, and use programmable pin PS2 as chip select to decode writes at I/O address 37A. Shadow these writes and return the value written for reads at this port.
- Provide an output latch for data writes to I/O address 378, using programmable pin PS3 as the chip select. Shadow these writes through Virtual I/O and return the last byte written when a read from I/O address 378 takes place.
- Monitor the ACK* line through programmable pin PS4 programmed for external SuperState R interrupt. The SuperState R interrupt routine can read the IRQEN setting (the control byte is shadowed) to decide whether IRQ7 (or IRQ5) is needed. Remember that ACK* must be reflected in the Printer Status Register.

In summary, you can incorporate a parallel port with only two latches and three buffers. This design is shown in Figure 9-8. However, note that the design requires using all of the programmable pins. For this reason, you may want to use a CHIPS 82C605 Serial/Parallel Interface, which internally decodes the address.

Figure 9-8. Parallel Port Implementation with Latches
Connecting the CHIPS 82C605 Multifunction Controller

The CHIPS 82C605 Multifunction Controller provides a complete communications subsystem in a single package. It offers:

- Two UARTs
- An enhanced bidirectional parallel port
- Internal I/O address decoding.

Figure 9-9 shows the typical connection of the controller to the F8680 component.

Figure 9-9. Connections to the 82C605 Multifunction Controller

Note: Refer to Chapter 10 for XT-bus reset information.
Connecting the CHIPS 82C710 Universal Peripheral Controller

The CHIPS 82C710 Universal Peripheral Controller incorporates the following subsystems in a single CMOS package:

- Enhanced bidirectional parallel port
- 16C450-compatible UART
- PS/2-style mouse port
- NEC 765-compatible floppy disk controller with data separator circuitry
- Interface to an integrated drive electronics (IDE) hard disk drive.

It is a low-power device that draws only 250 µA when in standby mode, a mode in which all register values are maintained. Figure 9-10 illustrates the connections needed between the 82C710 controller and the F8680 chip.

Figure 9-10. Connections to the 82C710 Universal Peripheral Controller

Notes:
1. PS4 is programmed to switch to SuperState R mode to service the mouse (as described in Chapter 10).
2. Refer to Chapter 10 for XT-bus buffer and reset information.
The standard XT bus signals are listed in Table 10-1. The table shows each pin on the XT bus card-edge connector and its corresponding F8680 signal pin.

Table 10-1. XT Bus Signals

<table>
<thead>
<tr>
<th>XT Bus Pin</th>
<th>Signal</th>
<th>Description</th>
<th>Direction Relative to F8680</th>
<th>F8680 Pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>A1</td>
<td>IOCHCK*</td>
<td>I/O Channel Check</td>
<td>I</td>
<td>2</td>
</tr>
<tr>
<td>A2</td>
<td>SD7</td>
<td>Data Bus Bit 7</td>
<td>I/O</td>
<td>68</td>
</tr>
<tr>
<td>A3</td>
<td>SD6</td>
<td>Data Bus Bit 6</td>
<td>I/O</td>
<td>67</td>
</tr>
<tr>
<td>A4</td>
<td>SD5</td>
<td>Data Bus Bit 5</td>
<td>I/O</td>
<td>66</td>
</tr>
<tr>
<td>A5</td>
<td>SD4</td>
<td>Data Bus Bit 4</td>
<td>I/O</td>
<td>64</td>
</tr>
<tr>
<td>A6</td>
<td>SD3</td>
<td>Data Bus Bit 3</td>
<td>I/O</td>
<td>63</td>
</tr>
<tr>
<td>A7</td>
<td>SD2</td>
<td>Data Bus Bit 2</td>
<td>I/O</td>
<td>62</td>
</tr>
<tr>
<td>A8</td>
<td>SD1</td>
<td>Data Bus Bit 1</td>
<td>I/O</td>
<td>61</td>
</tr>
<tr>
<td>A9</td>
<td>SD0</td>
<td>Data Bus Bit 0</td>
<td>I/O</td>
<td>60</td>
</tr>
<tr>
<td>A10</td>
<td>IOCHRDY</td>
<td>I/O Channel Ready</td>
<td>I</td>
<td>6</td>
</tr>
<tr>
<td>A11</td>
<td>AEN</td>
<td>Address Enable</td>
<td>O</td>
<td>7</td>
</tr>
<tr>
<td>A12</td>
<td>SA19</td>
<td>Address Bus Bit 19</td>
<td>O</td>
<td>9</td>
</tr>
<tr>
<td>A13</td>
<td>SA18</td>
<td>Address Bus Bit 18</td>
<td>O</td>
<td>11</td>
</tr>
<tr>
<td>A14</td>
<td>SA17</td>
<td>Address Bus Bit 17</td>
<td>O</td>
<td>14</td>
</tr>
<tr>
<td>A15</td>
<td>SA16</td>
<td>Address Bus Bit 16</td>
<td>O</td>
<td>16</td>
</tr>
<tr>
<td>A16</td>
<td>SA15</td>
<td>Address Bus Bit 15</td>
<td>O</td>
<td>18</td>
</tr>
<tr>
<td>A17</td>
<td>SA14</td>
<td>Address Bus Bit 14</td>
<td>O</td>
<td>21</td>
</tr>
<tr>
<td>A18</td>
<td>SA13</td>
<td>Address Bus Bit 13</td>
<td>O</td>
<td>23</td>
</tr>
<tr>
<td>A19</td>
<td>SA12</td>
<td>Address Bus Bit 12</td>
<td>O</td>
<td>25</td>
</tr>
<tr>
<td>A20</td>
<td>SA11</td>
<td>Address Bus Bit 11</td>
<td>O</td>
<td>27</td>
</tr>
<tr>
<td>A21</td>
<td>SA10</td>
<td>Address Bus Bit 10</td>
<td>O</td>
<td>29</td>
</tr>
</tbody>
</table>
### Table 10-1. XT Bus Signals (continued)

<table>
<thead>
<tr>
<th>XT Bus Pin</th>
<th>Signal</th>
<th>Description</th>
<th>Direction Relative to F8680</th>
<th>F8680 Pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>A22</td>
<td>SA9</td>
<td>Address Bus Bit 9</td>
<td>O</td>
<td>32</td>
</tr>
<tr>
<td>A23</td>
<td>SA8</td>
<td>Address Bus Bit 8</td>
<td>O</td>
<td>34</td>
</tr>
<tr>
<td>A24</td>
<td>SA7</td>
<td>Address Bus Bit 7</td>
<td>O</td>
<td>36</td>
</tr>
<tr>
<td>A25</td>
<td>SA6</td>
<td>Address Bus Bit 6</td>
<td>O</td>
<td>38</td>
</tr>
<tr>
<td>A26</td>
<td>SA5</td>
<td>Address Bus Bit 5</td>
<td>O</td>
<td>40</td>
</tr>
<tr>
<td>A27</td>
<td>SA4</td>
<td>Address Bus Bit 4</td>
<td>O</td>
<td>43</td>
</tr>
<tr>
<td>A28</td>
<td>SA3</td>
<td>Address Bus Bit 3</td>
<td>O</td>
<td>45</td>
</tr>
<tr>
<td>A29</td>
<td>SA2</td>
<td>Address Bus Bit 2</td>
<td>O</td>
<td>47</td>
</tr>
<tr>
<td>A30</td>
<td>SA1</td>
<td>Address Bus Bit 1</td>
<td>O</td>
<td>50</td>
</tr>
<tr>
<td>A31</td>
<td>SA0</td>
<td>Address Bus Bit 0</td>
<td>O</td>
<td>52</td>
</tr>
<tr>
<td>B2</td>
<td>RESETDRV¹</td>
<td>Bus Reset</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>B4</td>
<td>IRQ2</td>
<td>Interrupt Request 2</td>
<td>I</td>
<td>3</td>
</tr>
<tr>
<td>B6</td>
<td>DRQ2</td>
<td>DMA Request 2</td>
<td>I</td>
<td>4</td>
</tr>
<tr>
<td>B11</td>
<td>MEMW*</td>
<td>Memory Write</td>
<td>O</td>
<td>8</td>
</tr>
<tr>
<td>B12</td>
<td>MEMR*</td>
<td>Memory Read</td>
<td>O</td>
<td>10</td>
</tr>
<tr>
<td>B13</td>
<td>IOW*</td>
<td>I/O Write</td>
<td>O</td>
<td>12</td>
</tr>
<tr>
<td>B14</td>
<td>IOR*</td>
<td>I/O Read</td>
<td>O</td>
<td>15</td>
</tr>
<tr>
<td>B15</td>
<td>DACK3*</td>
<td>DMA Acknowledge 3</td>
<td>O</td>
<td>17</td>
</tr>
<tr>
<td>B16</td>
<td>DRQ3</td>
<td>DMA Request 3</td>
<td>I</td>
<td>20</td>
</tr>
<tr>
<td>B17</td>
<td>DACK1*</td>
<td>DMA Acknowledge 1</td>
<td>O</td>
<td>22</td>
</tr>
<tr>
<td>B18</td>
<td>DRQ1</td>
<td>DMA Request 1</td>
<td>I</td>
<td>24</td>
</tr>
<tr>
<td>B19</td>
<td>DACK0*</td>
<td>DMA Ack 0 (Refresh)</td>
<td>O</td>
<td>26</td>
</tr>
<tr>
<td>B20</td>
<td>CLOCK</td>
<td>XT Bus Clock</td>
<td>O</td>
<td>28</td>
</tr>
<tr>
<td>B21</td>
<td>IRQ7</td>
<td>Interrupt Req 7</td>
<td>I</td>
<td>31</td>
</tr>
<tr>
<td>B22</td>
<td>IRQ6</td>
<td>Interrupt Req 6</td>
<td>I</td>
<td>33</td>
</tr>
<tr>
<td>B23</td>
<td>IRQ5</td>
<td>Interrupt Req 5</td>
<td>I</td>
<td>35</td>
</tr>
<tr>
<td>B24</td>
<td>IRQ4</td>
<td>Interrupt Req 4</td>
<td>I</td>
<td>37</td>
</tr>
<tr>
<td>B25</td>
<td>IRQ3</td>
<td>Interrupt Req 3</td>
<td>I</td>
<td>39</td>
</tr>
<tr>
<td>B26</td>
<td>DACK2*</td>
<td>DMA Acknowledge 2</td>
<td>O</td>
<td>42</td>
</tr>
<tr>
<td>B27</td>
<td>TC</td>
<td>Terminal Count</td>
<td>O</td>
<td>44</td>
</tr>
<tr>
<td>B28</td>
<td>ALE</td>
<td>Address Latch Enable</td>
<td>O</td>
<td>46</td>
</tr>
<tr>
<td>B30</td>
<td>OSC²</td>
<td>Timer Clock</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

¹ The F8680 chip provides no RESETDRV signal. See “Generating RESETDRV for the XT Bus” in this chapter.
² The OSC clock requirements are the same as those for the CLK14 input to the F8680 chip.
Figure 10-1 shows the standard XT-type card-edge connector.

**Figure 10-1. XT Bus Card-Edge Connector**

<table>
<thead>
<tr>
<th>Pin</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>GND</td>
</tr>
<tr>
<td>2</td>
<td>RESETDRV</td>
</tr>
<tr>
<td>3</td>
<td>+5V</td>
</tr>
<tr>
<td>4</td>
<td>IRQ2</td>
</tr>
<tr>
<td>5</td>
<td>-5V</td>
</tr>
<tr>
<td>6</td>
<td>DRO2</td>
</tr>
<tr>
<td>7</td>
<td>-12V</td>
</tr>
<tr>
<td>8</td>
<td>nc</td>
</tr>
<tr>
<td>9</td>
<td>+12V</td>
</tr>
<tr>
<td>10</td>
<td>GND</td>
</tr>
<tr>
<td>11</td>
<td>MEMW*</td>
</tr>
<tr>
<td>12</td>
<td>MEMR*</td>
</tr>
<tr>
<td>13</td>
<td>IO*</td>
</tr>
<tr>
<td>14</td>
<td>IOR*</td>
</tr>
<tr>
<td>15</td>
<td>DACK3*</td>
</tr>
<tr>
<td>16</td>
<td>DRO3</td>
</tr>
<tr>
<td>17</td>
<td>DACK1*</td>
</tr>
<tr>
<td>18</td>
<td>DRO1</td>
</tr>
<tr>
<td>19</td>
<td>DACK0*</td>
</tr>
<tr>
<td>20</td>
<td>CLOCK</td>
</tr>
<tr>
<td>21</td>
<td>IRQ7</td>
</tr>
<tr>
<td>22</td>
<td>IRQ6</td>
</tr>
<tr>
<td>23</td>
<td>IRQ5</td>
</tr>
<tr>
<td>24</td>
<td>IRQ4</td>
</tr>
<tr>
<td>25</td>
<td>IRQ3</td>
</tr>
<tr>
<td>26</td>
<td>DACK2*</td>
</tr>
<tr>
<td>27</td>
<td>TC</td>
</tr>
<tr>
<td>28</td>
<td>ALE</td>
</tr>
<tr>
<td>29</td>
<td>+5V</td>
</tr>
<tr>
<td>30</td>
<td>OSC</td>
</tr>
<tr>
<td>31</td>
<td>GND</td>
</tr>
</tbody>
</table>

**Generating RESETDRV for the XT Bus**

Since the F8680 chip provides no RESETDRV signal, you should use the RESET input to the F8680 chip for RESETDRV as well as reset. Be sure to design your reset circuit so that it meets the minimum reset time required for both the system and any XT bus expansions.
Connecting the Interrupt Request (IRQ) Pins

The XT architecture defines the assignment of the interrupt request lines according to Table 10-2.

<table>
<thead>
<tr>
<th>Channel</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>IRQ0</td>
<td>Timer Channel 0</td>
</tr>
<tr>
<td>IRQ1</td>
<td>Keyboard interface</td>
</tr>
<tr>
<td>IRQ2</td>
<td>Video</td>
</tr>
<tr>
<td>IRQ3</td>
<td>Serial port COM2</td>
</tr>
<tr>
<td>IRQ4</td>
<td>Serial port COM1</td>
</tr>
<tr>
<td>IRQ5</td>
<td>Parallel port LPT2 / XT Hard Disk</td>
</tr>
<tr>
<td>IRQ6</td>
<td>Floppy drive controller</td>
</tr>
<tr>
<td>IRQ7</td>
<td>Parallel port LPT1</td>
</tr>
</tbody>
</table>

Emulating Extra IRQ Lines Through the Programmable Pins

In an AT-compatible system, a second interrupt controller is connected in cascade with the first, providing seven new interrupt lines. The eighth line replaces the IRQ line lost in cascading the new controller. Table 10-3 lists the assignments of the new interrupt lines.

<table>
<thead>
<tr>
<th>Channel</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>IRQ8</td>
<td>Real-Time Clock</td>
</tr>
<tr>
<td>IRQ9</td>
<td>Reserved 1</td>
</tr>
<tr>
<td>IRQ10</td>
<td>Available for AT bus cards</td>
</tr>
<tr>
<td>IRQ11</td>
<td>Available for AT bus cards</td>
</tr>
<tr>
<td>IRQ12</td>
<td>Mouse</td>
</tr>
<tr>
<td>IRQ13</td>
<td>Numeric coprocessor</td>
</tr>
<tr>
<td>IRQ14</td>
<td>AT-compatible hard disk</td>
</tr>
<tr>
<td>IRQ15</td>
<td>Available for AT bus cards</td>
</tr>
</tbody>
</table>

1 IRQ9 replaces IRQ2, which is used to cascade the second interrupt controller in an AT-compatible system.
You can use the F8680 programmable pins feature to simulate the presence of some of these interrupt lines in your system. For example, suppose you want to accommodate a PS/2-compatible mouse, which is assigned to IRQ12. You could approach the design using the CHIPS 82C710 Universal Peripheral Controller. This device provides a PS/2-compatible mouse interface that generates an interrupt on its MINTR line. See Chapter 9 for full connection details.

You would first choose a programmable pin to use; PS4 will be used for this example. You need only connect MINTR to PS4 to complete the hardware phase of the design. Program PS4 so it will generate a switch to SuperState R mode when PS4 goes active. The polarities of MINTR and PS4 are both programmable, so you must be sure they are both set the same.

Your SuperState R routine that handles external switch requests can then call INT 14h, the routine corresponding to IRQ12, to handle the mouse interrupt through a standard driver.

The *F8680 PC/CHIP Programmer’s Reference Manual* provides the programming details you would need for this design.

### Connecting the DREQ/DACK Pins

The XT architecture defines the assignment of the DMA request/acknowledge lines as listed in Table 10-4. The DRQ input lines are active when high; the DACK output lines are active when low.

<table>
<thead>
<tr>
<th>DMA Lines</th>
<th>Assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>DRQ0*/DACK0*</td>
<td>Refresh</td>
</tr>
<tr>
<td>DRQ1*/DACK1*</td>
<td>Available for XT bus expansions</td>
</tr>
<tr>
<td>DRQ2*/DACK2*</td>
<td>Floppy disk drive</td>
</tr>
<tr>
<td>DRQ3*/DACK3*</td>
<td>XT-compatible hard disk drive</td>
</tr>
</tbody>
</table>

1 The DRQ0 line is not available external to the F8680 chip.
Driving Peripheral Devices on the XT Bus

The drive capability of the F8680 outputs is adequate for direct connection of a few peripheral devices on the XT bus, depending on their requirements. However, if you intend to provide adequate drive for unknown adapter cards, you should isolate the XT bus from the system buses with buffers. Figure 10-2 illustrates the type of buffering you should use.

Figure 10-2. Buffers for the XT Bus

Note: Connect the buffers so they are always enabled.
Connecting a Speaker

The SPKR output of the F8680 chip provides a digital signal at TTL voltage levels. This is adequate for driving certain sounding devices such as a piezoelectric device, but will not work if you want to drive a speaker. Figure 10-4 illustrates the circuits necessary for driving a piezoelectric device or a speaker.

Figure 10-3. Driver Circuits for Sounding Devices
The F8680 chip is ideal for non-traditional applications such as pen-based PCs, supervisory control and data acquisition (SCADA) systems, and embedded control systems. In the past you might have developed these applications using specialized processors and proprietary software development kits. Now you can use the F8680 component along with off-the-shelf software development tools to design powerful, low-cost systems that can be programmed as easily as a PC.

Incorporating a Display Overlay

The display overlay is a relatively new input device for the PC. It is generally a transparent panel with an electrically conductive coating that is placed on top of the LCD panel. One edge of the overlay is connected to ground and the other to a supply voltage, resulting in a voltage that varies linearly from edge to edge. If you touch the conductive coating with a metal stylus, the voltage measured at the stylus corresponds to the distance the stylus is from the edge.

If you connect the left edge of the overlay to ground and the right edge to supply voltage, you can measure a horizontal position voltage $x$. Connecting the bottom edge to ground and the top edge to supply voltage allows you to measure a vertical position voltage $y$. You need only an analog-to-digital (A/D) converter to convert these voltages to digital values for input to the CPU. The CPU can then interpret these values as it would for a mouse or other positioning device.
Connecting the Overlay

A practical display overlay design requires that multiple samples be taken and averaged at each point where the stylus touches the overlay. The overlay for this design is available from MicroTouch Systems which supplies a conductive overlay and the code needed for sampling. The component layout is shown in Figure 11-1.

**Figure 11-1. Connecting an Overlay**

---

**Notes:**
1. PS1 is programmed to decode I/O reads at any available address.
2. PS2 is programmed to trigger a switch to SuperState R mode on stylus contact.
3. PS3 is programmed to switch the voltage across the overlay between top-to-bottom and left-to-right.
4. PS4 is programmed to monitor the A/D BUSY* signal, but is optional because the MAX160 always makes data available 4us after RD* is pulled low.
5. The MAX160 is an A/D converter from Maxim Integrated Products.
6. The conductive screen overlay is available from MicroTouch Systems, Inc.
Monitoring for Stylus Contact

The F8680 external SuperState R interrupt feature is fundamental to overlay management. Every time the user puts the stylus down on the conductive overlay, the comparator generates a “stylus contact” interrupt. This interrupt causes a switch to SuperState R mode, which then reads the x-y coordinates from the A/D converter.

Typically, the F8680 chip will request 15-25 coordinate pairs per second, allowing the CPU enough time to process each set of coordinates and act appropriately (often by drawing pixels on the LCD panel to match the stylus movement).

Monitoring a Control Panel

The pen-based PC will generally provide several function buttons to activate special operations. These buttons can be connected to spare PS pins that are programmed as external SuperState R inputs. In this way, pressing a button can cause a switch to SuperState R mode, which will service the event appropriately.
Connecting a Digital-to-Analog Converter

You must incorporate a digital-to-analog (D/A) converter in your design when you need to interface with an analog control circuit. The design of the analog circuit itself dictates what type of driver circuit you will have to provide. However, the interfacing of the D/A converter itself is predictable and is typically done as shown in Figure 11-2.

Figure 11-2. Incorporating the D/A Converter

Notes:
1. The AD7542 is a D/A converter from Maxim Integrated Products.
2. PSI is programmed to decode I/O writes at any available address.
3. RESETDRV* is derived from RESETDRV. Refer to Chapter 10 for XT-bus reset information.
Connecting an Analog-to-Digital Converter

You can use an analog-to-digital (A/D) converter circuit for a variety of monitoring functions, such as the battery voltage monitor circuit shown in Chapter 5. Connecting an A/D converter is typically done as shown in Figure 11-3.

*Figure 11-3. Incorporating the A/D Converter*

Notes:
1. The MAX160 is an A/D converter from Maxim Integrated Products.
2. PS1 is programmed to decode I/O reads at any available address.
3. Using PS4 to monitor BUSY* is optional; data is always ready 4µs after RD* is pulled low.
Emulating the Real-Time Clock

You can use the continuous time-of-day clock of the F8680 chip to simulate the presence of the Motorola 6818-type Real-Time Clock (RTC) with CMOS RAM. In fact, the CHIPS SuperState R code that provides the basic DMA handling for the F8680 chip also provides basic RTC/CMOS RAM emulation at I/O ports 070-071, as in AT-type systems. An applications note in Chapter 10 of the *F8680 PC/CHIP Programmer's Reference Manual* provides information on expanding the RTC emulation.
Processor Architecture

Chips and Technologies, Inc. has engineered the central processor of the F8680 single-chip PC to provide compatibility with the 8086 microprocessor yet perform like an 80286 microprocessor. The SuperState R extensions to the 8086 architecture are extensions in concept only, as the F8680 architecture includes these extensions as an integral part of the chip design. The CMOS processor provides operation at clock rates from DC to full speed.

Processor Pipeline

The F8680 CPU uses a pipeline to streamline the flow of instruction execution. Once the pipeline is loaded, the execution of one instruction overlaps with the fetching and decoding of other instructions and instruction operands. This process significantly reduces the overall time required to execute each instruction.

The instructions that pass through the pipeline are processed in four stages: decode, operand read, instruction execution, and operand write. The relationship among these stages is illustrated in Figure A-1.
The pipeline stages operate as follows:

- The CPU fetches the instruction opcode pointed to by CS/IP any time the system buses are free and the instruction fetch register is empty.
- Once an instruction opcode is available, it is decoded to determine whether operands are needed. If a memory operand is required, it is fetched.
- Once the instruction opcode and memory operand are available, the processor branches to the appropriate routine in microcode and executes the instruction.
- If required, the result of the operation is written to memory.

These operations overlap from one instruction to the next. For example, while one instruction is being decoded, the next is being fetched. Therefore, the instruction execution rate cannot be determined simply by counting CPU clock cycles. The actual instruction throughput depends on the type and sequence of instructions and how well their execution can be made to overlap.
For this reason, the *F8680 PC/CHIP Programmer's Reference* describes instruction processing in terms of *flows*, that is, the number of cycles from the start of the pipeline to the end. Actual instruction processing time will almost always be considerably less than the sum of all discrete operations taking place.

A configuration bit is provided in CREG 0B to disable overlap in instruction execution. This bit is generally set only for diagnostic purposes. However, it can also effect a performance reduction similar to that offered by CREG 0A, as described below.

**Performance Reduction**

A configuration register is provided at CREG 0A for performance reduction. This feature is available as a power-saving measure that is most effective when used with DRAM. The feature inserts the programmed number of idle cycles between execution of each instruction. The delay is introduced only between instructions, not between iterations of the same instruction (such as one with a REPeat prefix).

The performance reduction that results depends heavily on the instruction mix being executed. For example, if a series of string move instructions is being executed, the programmed performance reduction has little effect. In this case, a more effective means of decreasing DRAM accesses might be to disable the processing pipeline overlap feature (CREG 0B).
Index

8086, 1-1, 1-3, 1-6, 1-11, 2-12
8254, 1-9
8259, 1-9
82C450, 2-8, 4-10
82C455, 2-6, 4-8
82C605, 9-9-9-10
82C710, 2-8, 6-7, 7-1, 7-3, 9-11, 10-6
82C765, 2-6, 7-1, 7-3

A
ACDCLK, 4-4, 5-7
ACK, 9-5, 9-7-9-9
Acknowledge, 7-3, 8-1, 9-5, 9-7, 10-6
Addressing
  I/O, 1-5, 1-11, 5-7, 6-6, 7-1-7-3, 8-1, 8-3-8-4,
  8-6, 9-6, 9-8-9-10
  memory, 2-8, 3-5, 3-7, 3-13, 3-17
ALE, 8-4
Application Programs, 1-1, 1-3-1-5, 1-8-1-10,
  1-12, 2-1, 2-10, 3-5, 3-16
Architecture, 1-1, 1-4, 1-10, 10-4, 10-6
AUTOFD, 9-6, 9-8

B
Background, 1-9
Backlighting, 2-4, 4-6, 5-2
Bank switching, 1-8, 3-2-3-3, 3-22
Batteries, 2-2, 2-4, 2-6, 3-20, 5-2, 5-9-5-10, 11-4
BIOS, 1-4-1-5, 2-2, 3-16-3-17
Boundary, 3-7, 3-13, 3-17, 3-20
BSY, 3-21
Buffering, 3-21-3-22, 3-24, 6-4, 9-8, 10-6
Buses, 1-4, 1-6, 1-8, 1-10, 1-13, 2-12, 3-1, 3-5,
  3-7-3-8, 3-14, 3-16-3-17, 3-21-3-22,
  3-24, 4-1-4-2, 6-4, 6-7, 7-1-7-3, 8-1, 8-4,
  9-5, 10-1, 10-3, 10-6, 11-3

C
Carrier, 9-3
CAS, 3-9
Cascading, 10-5
Cells, 4-4
Centronics, 9-5
CGA, 1-8-1-9, 4-5, 4-8
CHS, 4-5
CLKCANRUN, 5-7
Configuration
  memory, 3-1
Controller
  CRT, 4-4-4-5
  Graphics, 1-9, 3-6, 4-8, 5-7
  Interrupt, 1-9, 10-5
  keyboard, 6-6
  Memory, 1-8, 3-1, 3-5, 3-9, 3-14, 3-16, 3-26
CPU, 1-5-1-6, 1-8, 1-11, 3-2-3-3, 3-5, 11-1,
  11-3
CPUCLK, 3-7
CREG, 3-3, 3-5, 3-7, 3-9, 3-14, 3-20, 3-26,
  4-2-4-5, 4-8, 5-2-5-3
CRT, 1-9, 4-1, 4-7, 4-10
D
Decoding, 1-11, 2-4, 2-6, 3-1–3, 3-3, 3-5, 3-8, 5-7, 6-4, 7-2–7-3, 8-3–8-4, 8-6, 9-8–9-10, 11-3
Desktop, 2-8
Digital-to-analog (D/A) converter, 11-3
Digitizing, 2-10
Display, 4-2, 4-7
DMA
  See Controller, DMA
DOTCLOCK, 4-2, 4-5
Drivers, 3-18, 6-7, 9-3, 10-7
Duty, 4-4, 5-7

E
EGOUT, 4-5
Embedded controller, 2-12, 11-1
EMS, 1-8, 2-2, 2-4, 2-8
Emulation, 6-6
Execute-In-Place, 2-2
EXTSS, 5-7

F
FDC, 7-1–7-3
FET, 4-6
Fetching, 1-6, 1-11
Flags, 1-11
Flat-pack, 4-8, 4-10
Floppy, 2-6, 2-8, 7-1, 7-3, 9-11, 10-4
Foreground, 1-9
Frequencies, 1-11, 2-6, 4-4, 5-7

G
GENB, 4-5, 4-8
GRACS, 4-1
GRAOE, 4-1
Graphics
  See Controller, graphics
GRAWE, 4-2

H
Handler
  interrupt, 1-5
Hard disk, 1-5, 2-4, 2-6, 2-8, 3-27, 7-1, 8-1, 8-3–8-4, 8-6, 9-6, 9-11
High-resolution, 2-8, 4-1, 4-8, 4-10
HS, 4-2, 4-5, 4-7

I
I/O operations, 1-3, 1-5
IBM, 1-9, 6-6
IFACTIVE, 5-7
INIT, 9-6, 9-8
Initialization, 1-4, 6-1, 9-6, 9-8
INT, 1-5, 7-2, 10-5
Intercepting, 1-3–1-5, 6-6
Interfacing, 1-8, 1-11, 2-6, 2-8, 2-10, 3-6, 3-9, 3-13–3-14, 3-16, 3-18, 3-20–3-21, 3-26–3-27, 4-1, 6-1, 6-3, 6-6–6-7, 7-1, 8-1, 8-4, 9-1–9-3, 9-5, 9-8, 11-3
Interference, 1-13
Interrupts
  See Controller, interrupt
IOCHCK, 1-10
IOR, 7-2, 8-1, 8-4
IOW, 7-2, 8-1, 8-4
IRQ, 1-5, 2-10, 9-8, 10-4
IRQEN, 9-8–9-9

K
Keyboard, 2-2, 2-6, 5-8, 6-1–6-5, 10-4

L
Laptop, 2-4
LCD panels, 1-9, 1-11, 4-2, 4-4
LFEAT, 4-3, 4-6, 7-3, 8-2
LP, 4-2, 4-4–4-5
M
MAD24, 5-7
Management
memory, 1-8
power, 2-2, 2-4, 5-1
system, 1-3
MaskROM, 3-26
Maxim, 11-3
MCCE1, 3-21
MCCE2, 3-21
MCRDY, 3-21
Memory
conventional, 2-2, 2-4
system, 1-8, 2-6, 3-8, 3-14, 3-17, 3-22
Memory cards, 1-4, 1-8, 2-2, 3-18, 3-20–3-24,
3-26–3-27, 5-7
Memory controller
See Controller, memory
Memory mapping, 3-1–3-3
MEMR, 3-17
MEMW, 3-17
Microcode, 1-6, 1-9
MicroTouch, 11-2
MINTR, 10-5
MIPS, 1-11, 5-7
Mode
graphics, 1-9
page, 3-6, 3-9
text, 1-9, 4-8
Modem, 9-1–9-3
Monitoring, 1-3–1-5, 1-10–1-11, 2-2, 2-4, 2-10,
2-12, 3-21, 5-1–5-2, 5-6, 5-9, 6-2, 11-4
Motorola, 11-5
Mouse, 6-7, 7-1, 9-11, 10-5, 11-1
MS-DOS, 1-8, 2-10

N
N-key rollover, 6-5
NEC, 7-1, 9-11
NMI, 1-10

O
Oscillator, 5-2, 5-5
OSCPW, 5-2–5-3, 5-5
OTPROM, 3-26
Overhead, 6-7
Overlap, 3-5
Overlay, 2-10, 11-1–11-3

P
Package, 1-6, 4-8, 4-10
Page frames, 1-8
Palmtop, 2-2
Parallel, 2-8, 7-1, 9-5–9-6, 9-8, 9-10–9-11, 10-4
PCMCIA, 1-4, 1-8, 1-11, 2-2, 3-5–3-6, 3-16,
3-18–3-24, 3-26–3-27, 8-4
PCS, 5-7
PE, 9-6–9-8
Pen-based, 2-10, 11-1, 11-3
Performance, 1-6, 2-2, 2-4, 2-6, 2-8, 2-12, 3-1,
3-5, 3-13, 3-16, 3-26, 5-11
Periodic, 1-4, 1-10, 3-9, 3-13, 5-7–5-8, 5-10, 6-4
Peripheral devices, 1-5, 5-6, 5-8, 10-6
PGM, 3-21
Piezoelectric, 10-7
Pixels, 1-9, 4-2, 4-4–4-5, 11-3
POFF, 5-2
Polling, 1-11
Portable, 2-6, 6-1
Ports, 1-5, 2-8, 2-12, 3-27, 6-6–6-7, 9-5, 9-8,
11-6
Power-down, 1-4, 4-8, 5-1, 5-3–5-4, 9-4
Power-up, 1-4, 3-3, 5-1–5-3, 5-7, 6-1
Printer, 9-5–9-9
Programmable chip select, 7-1, 8-1
Programmable pins, 1-10–1-11, 2-2, 2-4, 2-6,
2-10, 3-23, 3-27, 4-2, 4-6, 4-8, 5-2,
5-6–5-9, 8-1, 9-4, 9-8–9-9, 10-5
PROM, 3-16–3-17, 3-27
Pseudo-SRAM (PSRAM), 1-8, 3-5, 3-14
PWRUP, 1-10, 5-1–5-4, 6-4
R
RAM, 1-8, 2-2, 2-4, 2-8, 3-2–3-3, 3-5–3-8, 3-14, 3-16–3-18, 3-22–3-23, 3-26, 4-10, 11-6
RAS, 3-9
RDY, 3-21
Receivers, 6-7, 9-3
REFRESH, 3-14, 3-21
REG, 3-21–3-24
Registers
configuration, 1-5, 5-3
segment, 1-6
Relax/Retire, 2-6, 4-8
Reset, 1-4, 4-8, 7-2, 8-1, 8-3–8-4, 9-4, 10-3, 11-4
RESETDRV, 10-1–10-3, 11-3
RFSH, 3-21
RING, 9-2
ROM, 1-8, 2-2, 2-4, 3-16–3-18
ROMCS, 3-5, 3-17
RTC, 11-6
RTS, 9-2
RxD, 9-2

S
SCADA, 2-12, 11-1
Scan, 2-2, 6-1–6-5
Scan codes, 2-6, 6-1–6-2
Schmitt-triggered, 1-13
SDATA, 1-10, 3-20, 3-26
Segments, 1-8, 3-6
Serial, 2-8, 2-12, 6-1, 6-7, 9-1, 10-4
Shadowing, 2-2, 2-4, 3-16–3-17, 9-9
SLCT, 9-6–9-8
SLCTIN, 9-6, 9-8
slew-rate, 1-13
SMARTMAP, 4-8
Software, 1-4, 1-9, 2-12, 3-1, 3-16, 3-18, 3-26, 4-5, 4-8, 5-1–5-4, 5-6, 5-11, 6-2, 6-5–6-6, 11-1
Speaker, 9-4, 10-7
Speeds, 1-11–1-12, 3-26, 9-5
Spin-down, 2-4
SPKR, 9-4, 10-7

SRAM, 1-8, 2-2, 3-5–3-6, 3-13–3-14, 3-16, 3-26, 4-1–4-2
State machine, 5-1–5-3, 5-5, 5-7
Status, 1-10–1-11, 3-19–3-20, 3-26, 5-6, 6-6, 7-3, 8-3, 8-6, 9-1, 9-6, 9-8–9-9
Strobe, 8-1, 8-4, 9-5, 9-8
Stylus, 2-10, 11-1–11-3
SuperState R code, 1-3, 1-5, 1-10, 2-10, 2-12, 5-10, 6-1, 6-4, 6-6, 8-4, 11-3
SuperState R instruction set, 1-6
Suspend mode, 1-11, 3-14, 5-1–5-3
Switches, 5-3–5-4, 5-7, 6-2
Synchronization, 4-7
System
operating, 1-10

T
TC, 7-3
tics, 5-8, 6-4
timers, 1-9, 3-9, 5-8, 6-4
Traps, 1-5, 6-6
Triggering, 5-7
TSR, 1-5
TTL, 9-3, 10-7
TxD, 9-2

U
UART, 1-9, 5-2, 5-5, 9-1–9-2, 9-11

V
Vcc, 1-13, 5-1, 5-4
VCCPAD, 1-13
VGA, 2-6, 2-8, 4-10
Virtual I/O, 1-4–1-5, 6-6, 8-4, 9-9
Virtual Interrupts, 1-4
Visual Map, 1-9
Vpp, 3-19, 3-27
W
Waveform, 1-10
WID, 3-8
WP, 3-21
WR, 7-2
Write-protection, 3-21

X
XIP
See Execute-in-place
## Regional Sales Offices

### United States
- **California, Irvine**  
  Chips and Technologies, Inc.  
  Phone: 714-852-8721
- **California, San Jose**  
  Chips and Technologies, Inc.  
  Phone: 408-437-3300
- **Georgia, Norcross**  
  Chips and Technologies, Inc.  
  Phone: 404-662-5098
- **Illinois, Schaumburg**  
  Chips and Technologies, Inc.  
  Phone: 708-397-4300
- **Massachusetts, Andover**  
  Chips and Technologies, Inc.  
  Phone: 508-688-4600
- **Texas, Dallas**  
  Chips and Technologies, Inc.  
  Phone: 214-702-9855

### International
- **Germany**  
  Munich  
  Chips and Technologies, Inc.  
  011-49-89-46-3074
- **Japan**  
  Tokyo  
  Chips and Technologies, Inc.  
  011-813-3797-4311
- **Korea**  
  Seoul  
  Chips and Technologies, Inc.  
  011-822-558-5559
- **Switzerland**  
  Marin  
  Chip and Technologies, Inc.  
  011-41-38-33-8490 or 011-41-38-33-8206
- **Taiwan**  
  Taipei  
  Chips and Technologies, Inc.  
  011-886-2-717-5595
Sales Representatives

United States

Arizona, Scottsdale
AzTECH Component Sales
Phone: 602-991-6300

California, Santa Clara
Magna Sales
Phone: 408-727-8753

California, San Diego
S.C. Cubed
Phone: 619-458-5808

California, Thousand Oaks
S.C. Cubed
Phone: 805-496-7307

California, Tustin
S.C. Cubed
Phone: 714-731-9206

Colorado, Wheat Ridge
Wescom Marketing, Inc.
Phone: 303-422-8957

Connecticut, Guilford
DataMark Inc.
Phone: 203-453-0575

Florida, Casselberry
Dyne-A-Mark Corp.
Phone: 407-831-2811

Florida, Ft. Lauderdale
Dyne-A-Mark Corp.
Phone: 305-771-6501

Georgia, Norcross
Bits, Inc.
Phone: 404-446-1155

Illinois, Hoffman Estates
Micro-Tex, Inc.
Phone: 312-382-3001

Indiana, Carmel
Giessing & Associates
Phone: 317-844-5222

Kentucky, Versailles
Giessing & Associates
Phone: 606-873-2330

Maryland, Annapolis
EES
Phone: 301-269-4234

Massachusetts, Woburn
Mill-Bern Assoc.
Phone: 617-932-3311

Michigan, Coloma
Giessing & Associates
Phone: 616-468-3308

Michigan, Comstock Park
Giessing & Associates
Phone: 616-784-9437

Michigan, Livonia
Giessing & Associates
Phone: 313-478-8106

Minnesota, Eden Prairie
High Tech Sales Assoc.
Phone: 612-944-7274

Missouri, Bridgeton
Centech
Phone: 314-291-4230

Missouri, Raytown
Centech
Phone: 816-358-8100

New Jersey, Moorestown
T.A.I.
Phone: 609-778-5353

New York, Commack
ERA, Inc.
Phone: 516-543-0510

New York, Syracuse
Pitronics
Phone: 315-455-7346

New York, Williamsville
Pitronics
Phone: 716-689-2378

Ohio, Cincinnati
Giessing & Associates
Phone: 513-385-1105

Ohio, Cleveland
Giessing & Associates
Phone: 216-261-9705

Oregon, Beaverton
L-Squared Limited
Phone: 503-629-8555

Pennsylvania, Pittsburg
Giessing & Associates
Phone: 412-828-3553

Texas, Austin
OM-Austin
Phone: 512-794-9971

Texas, Houston
OM Assoc., Inc.
Phone: 713-789-4426

Texas, Richardson
OM Assoc., Inc.
Phone: 214-690-6746

Utah, Salt Lake City
Wescom Marketing, Inc.
Phone: 801-269-0419

Washington, Kirkland
L-Squared Limited
Phone: 206-827-8555

Wisconsin, Waukesha
Micro-Tex, Inc.
Phone: 414-542-5352

Canada

Ontario, Kanata
Electro Source, Inc.
Phone: 613-592-3214

Ontario, Rexdale
Electro Source, Inc.
Phone: 416-675-4490

Quebec, Pointe Claire
Electro Source, Inc.
Phone: 514-630-7846

British Columbia, Vancouver
Electro-Source
Phone: 604-948-2314

Chips and Technologies, Inc.
## Distributors

### North America

#### United States

<table>
<thead>
<tr>
<th>State</th>
<th>City</th>
<th>Company</th>
<th>Phone</th>
</tr>
</thead>
<tbody>
<tr>
<td>Alabama</td>
<td>Huntsville</td>
<td>Reptron Electronics, Inc.</td>
<td>205-722-9500</td>
</tr>
<tr>
<td>Arizona</td>
<td>Tempe</td>
<td>Anthem</td>
<td>602-966-6600</td>
</tr>
<tr>
<td>California</td>
<td>Chatsworth</td>
<td>Anthem</td>
<td>818-700-1000</td>
</tr>
<tr>
<td>California</td>
<td>Fountain Valley</td>
<td>Bell Microproducts</td>
<td>714-963-0667</td>
</tr>
<tr>
<td>California</td>
<td>Irvine</td>
<td>Anthem</td>
<td>714-768-4444</td>
</tr>
<tr>
<td>California</td>
<td>Milpitas</td>
<td>Bell Microproducts</td>
<td>408-434-1150</td>
</tr>
<tr>
<td>California</td>
<td>Rocklin</td>
<td>Anthem</td>
<td>916-624-9744</td>
</tr>
<tr>
<td>California</td>
<td>San Diego</td>
<td>Anthem</td>
<td>619-453-9005</td>
</tr>
<tr>
<td>California</td>
<td>San Jose</td>
<td>Anthem</td>
<td>408-453-1200</td>
</tr>
<tr>
<td>Colorado</td>
<td>Englewood</td>
<td>Anthem</td>
<td>303-790-4500</td>
</tr>
<tr>
<td>Colorado</td>
<td>Wheat Ridge</td>
<td>Added Value</td>
<td>303-422-1701</td>
</tr>
<tr>
<td>Connecticut</td>
<td>Waterbury</td>
<td>Anthem</td>
<td>203-575-1575</td>
</tr>
<tr>
<td>Florida</td>
<td>Ft. Lauderdale</td>
<td>Reptron Electronics, Inc.</td>
<td>305-735-1112</td>
</tr>
<tr>
<td>Florida</td>
<td>Tampa</td>
<td>Repton Electronics</td>
<td>813-854-2351</td>
</tr>
<tr>
<td>Georgia</td>
<td>Norcross</td>
<td>Repton Electronics, Inc.</td>
<td>404-446-1300</td>
</tr>
<tr>
<td>Illinois</td>
<td>Schaumburg</td>
<td>Anthem</td>
<td>708-884-0200</td>
</tr>
<tr>
<td>Massachusetts</td>
<td>Wilmington</td>
<td>Repton Electronics, Inc.</td>
<td>708-882-1700</td>
</tr>
<tr>
<td>Michigan</td>
<td>Livonia</td>
<td>Repton Electronics, Inc.</td>
<td>313-525-2700</td>
</tr>
<tr>
<td>Minnesota</td>
<td>Eden Prairie</td>
<td>Anthem</td>
<td>612-944-5454</td>
</tr>
<tr>
<td>Minnesota</td>
<td>Minnetonka</td>
<td>Repton Electronics, Inc.</td>
<td>612-938-0000</td>
</tr>
<tr>
<td>New Jersey</td>
<td>Pinebrook</td>
<td>Anthem</td>
<td>201-227-7960</td>
</tr>
<tr>
<td>New York</td>
<td>Commack</td>
<td>Anthem</td>
<td>516-864-6600</td>
</tr>
<tr>
<td>New York</td>
<td>Long Island</td>
<td>JACO/QC</td>
<td>516-273-5500</td>
</tr>
<tr>
<td>North Carolina</td>
<td>Raleigh</td>
<td>Repton Electronics, Inc.</td>
<td>919-870-5189</td>
</tr>
<tr>
<td>North Carolina</td>
<td>Raleigh</td>
<td>JACO/QC</td>
<td>919-876-7767</td>
</tr>
<tr>
<td>Ohio</td>
<td>Columbus</td>
<td>EMC</td>
<td>614-299-4161</td>
</tr>
<tr>
<td>Ohio</td>
<td>Solon</td>
<td>Repton Electronics, Inc.</td>
<td>216-349-1415</td>
</tr>
<tr>
<td>Ohio</td>
<td>Worthington</td>
<td>Repton Electronics, Inc.</td>
<td>614-436-6675</td>
</tr>
<tr>
<td>Oregon</td>
<td>Beaverton</td>
<td>Anthem</td>
<td>503-643-1114</td>
</tr>
<tr>
<td>Pennsylvania</td>
<td>Horsham</td>
<td>JACO/QC</td>
<td>215-443-5150</td>
</tr>
<tr>
<td>Texas</td>
<td>Addison</td>
<td>JACO/QC</td>
<td>214-733-4300</td>
</tr>
<tr>
<td>Texas</td>
<td>Austin</td>
<td>JACO/QC</td>
<td>512-835-0220</td>
</tr>
<tr>
<td>Texas</td>
<td>Richardson</td>
<td>Anthem</td>
<td>214-238-7100</td>
</tr>
<tr>
<td>Texas</td>
<td>Sugarland</td>
<td>JACO/QC</td>
<td>713-240-2255</td>
</tr>
<tr>
<td>Utah</td>
<td>Salt Lake City</td>
<td>Anthem</td>
<td>801-973-8555</td>
</tr>
<tr>
<td>Utah</td>
<td>West Valley</td>
<td>Added Value</td>
<td>801-975-9500</td>
</tr>
<tr>
<td>Washington</td>
<td>Bothell</td>
<td>Anthem</td>
<td>206-483-1700</td>
</tr>
</tbody>
</table>

#### Canada

<table>
<thead>
<tr>
<th>Province</th>
<th>City</th>
<th>Company</th>
<th>Phone</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ontario</td>
<td>Rexdale</td>
<td>Valtric Marketing</td>
<td>416-798-2555</td>
</tr>
</tbody>
</table>

Chips and Technologies, Inc.
Distributors

International

Asia/Pacific

Australia
Melbourne
Zatek Components, Ltd.
3-763-8899

Sidney
Zatek Components, Ltd.
2-895-5534

Hong Kong
Kwung Tong
Wong’s KK Ltd.
85-2-345-0121

India
Bombay
Silicon Electronics
91-22-243-460

New Delhi
Ajay Jain
91-11-686-3044

Israel
Tel-Aviv
CVS
97-23-544-7475

Japan
Kawasaki
CTC Components Systems Co., Ltd.
81-44-852-1825

Tokyo
ASCII Corporation
81-3-486-9188

Korea
Seoul
Nae Wae Semiconductor
82-2-704-0103

Malaysia
Penang
Dynamar
60-4-637-292

Selangor
03-776-7140/199

Singapore
Singapore
Technology Distribution
PTE Ltd.
65-368-6065

Taiwan
Taipei
Ally, Inc.
886-2-562-0828

World Peace
Industrial Co., Ltd.
88-62-786-5311

Thailand
Bangkok
Grawinner
66-2-215-8742

Europe

Belgium
Zaventem
ACAL Auriema Belgium
32-2-720-5983

Denmark
Herlev
Nordisk, Elektronik A/S
454-284-2000

Finland
Helsinki
OY Fintronic AB
35-806-926022

France
Le Chesnay
A2M
33-1-395-49113

Germany
Neteltal
Rein Elektronik GmbH
49-215-373300

Italy
Milano
Moxel S.r.L
39-2-612-90521

Netherlands
Eindhoven
ACAL Auriema Nederland B.V.
31-40-816-565

Norway
Hvalstad
Nordisk Elektronik A/S
47-284-6210

Spain
Madrid
Compania Electronica de Tecnicas
Aplicadas, S.A.
34-1-754-3001

Barcelona
Compania Electronica de Tecnicas
Aplicadas, S.A.
34-3-300-7712

Sweden
Kista
Nordisk Elektronik A.B.
46-8-703-4630

Switzerland
Dietikon
DataComp AG
41-1-740-5140

United Kingdom
Berkshire, Maidenhead
Magna Technology
44-734-880211

Oxfordshire
Thames Components
8-44-261188

Americas

Mexico
Gaudalajara
Sonika
52-364-74250
Notes:
F8680 PC/CHIP™

Small LCD Panel Support Application Note
F8680 PC/CHIP™

Small LCD Panel Support Application Note
F8680 PC/CHIP™ Small LCD Panel Support

The F8680 PC/CHIP™ microchip is a highly integrated processor containing all peripheral devices necessary to implement a PC subsystem. One of the peripherals included as part of the single-chip solution is a graphics controller that supports both LCD and CRT modes. This application note addresses one aspect of LCD panel support: panels smaller than the standard 640 pixel x 200 line panel.

Overview

The CGA display memory is sized for a 640 x 200 panel; a smaller panel allows only a portion of this memory to be displayed. Therefore, this application note deals with making the smaller panel serve as a window into the larger display memory. In order to implement this window, a start address from which to display memory must be determined. Also, the clock frequency provided to the panel must be adjusted to the size of the panel. Both of these issues will be discussed.

An LCD panel subsystem accepts display data one line of pixels at a time. These bits are transmitted serially to the panel, and are received in a shift register whose capacity corresponds to the size of the panel it supports. With a 640 x 200 panel, 640 bits of display data are shifted in before the graphics controller generates a latch pulse to load the shift register pixels to the current line on the LCD panel.

If a smaller panel of dimensions H pixels x V lines is used, the shift register capacity is only H bits; it cannot hold a full line of 640 pixels. It is important to note, however, that if 640 pixels are shifted in to a smaller shift register, the first pixels are ignored; only the last H pixels are retained. It is this fact that permits the following scheme to work.
**Note:** Some panels do not incorporate the shift register design described here. Instead, they use a memory and a pointer to a memory location. For panels without shift registers, the last $H$ pixels are not retained; the first $H$ pixels are. However, the scheme presented will work for them also, if an appropriate modification is made to the start address.

**Implementation**

If a panel size of $H$ pixels x $V$ lines is assumed, Figure 1 illustrates the graphics memory situation.

*Figure 1. LCD Memory Map*
It would be ideal to start displaying memory at point \( a \), display for a duration of \( H \) pixels, increment the start address by 640, and repeat the process for the next line. Unfortunately, CGA-compatible graphics provide no mechanism to offset the start address by a specific amount (640 in this case) for every line.

However, it is possible to use a mid-line start address in order to take advantage of the panel shift register design. Instead of using \( a \) as the start address, point \( b \) on the previous line is taken as the start address. Since the last \( H \) pixels of data before the point exactly one row down from \( b \) comprise the valid data to display, only these last \( H \) pixels must be in the horizontal drivers when the latch pulse signal is generated.

Note that if a panel without a shift register is used, the start address stays at point \( a \), because the panel saves the first \( H \) pixels.

**Determining Start Address, Graphics Mode (640 x 200 and 320 x 200)**

Suppose the window begins displaying at pixel location \((X,Y)\). Logically, the start address would be defined as follows:

\[
\text{Start Address} = \frac{(640 \times Y) + X}{16}
\]

However, if the above scheme is used to display data, the starting address becomes:

\[
\text{Start Address} = \frac{(640 \times Y) + X - (640 - H)}{16}
\]

The quantity \((640 - H)\) is subtracted from the start address so that by the time the next latch pulse is generated, the correct data is in the horizontal drivers, i.e. the \( H \) pixels starting at location \((X,Y)\). If the panel without a shift register is used, this quantity would not need to be subtracted.

The address is divided by 16, as the display memory is addressable only on word boundaries.
Determining Start Address, Text Mode

In text mode, for each character there are two corresponding bytes: one for the character code and one for the character attribute. Therefore, for 80 x 25 text mode the start address is defined as:

\[ \text{Start Address} = (Y \times 80 + X - \left(80 + \frac{H}{8}\right)) \times 2 \]

For 40x25 mode, this becomes:

\[ \text{Start Address} = (Y \times 40 + X - \left(40 + \frac{H}{16}\right)) \times 2 \]

Again, the quantities \(80 + H/8\) and \(40 + H/16\) would not need to be subtracted if the panel without a shift register were used.

Once determined, the start address must be written to ports 3D4/3D5 at indexes 0C and 0D.

Timing Considerations

Pixels are transmitted serially, in groups of four pixels. If the panel were \(H\) pixels wide, \(H/4\) clock cycles would be needed between latch pulses (4 pixels/clock). However, using point \(b\) as the start address, \(H/4\) clock cycles between line pulses results in unwanted data on the panel.

Therefore, the clock timing for a 640-pixel panel must be maintained so that the incorrect data is shifted out and the correct data is shifted in. This means clocking the panel 160 times (640/4) between latch pulses.

Determining Clock Frequency

The clock frequency will differ depending on the size of panel used. The following formula should be applied:

\[ f_{\text{clock}} = R_{\text{rflsh}} \times V \times \frac{640}{4} \]

where: \(R_{\text{rflsh}}\) is the panel refresh rate.

This clock may be supplied from the DOTCLOCK output of the F8680 microprocessor if the corresponding frequency is available on PS4.
Regional Sales Offices

United States

California, Irvine
Chips and Technologies, Inc.
Phone: 714-852-8721

California, San Jose
Chips and Technologies, Inc.
Phone: 408-437-3300

Georgia, Norcross
Chips and Technologies, Inc.
Phone: 404-682-5098

Illinois, Schaumburg
Chips and Technologies, Inc.
Phone: 708-397-4300

Massachusetts, Andover
Chips and Technologies, Inc.
Phone: 508-688-4600

Texas, Dallas
Chips and Technologies, Inc.
Phone: 214-702-9855

International

Germany
Munich
Chips and Technologies, Inc.
011-49-89-46-3074

Japan
Tokyo
Chips and Technologies, Inc.
011-813-3797-4311

Korea
Seoul
Chips and Technologies, Inc.
011-822-558-5559

Switzerland
Marin
Chip and Technologies, Inc.
011-41-38-33-8490 or
011-41-38-33-8206

Taiwan
Taipei
Chips and Technologies, Inc.
011-886-2-717-5595
Sales Representatives

United States

Arizona, Scottsdale
A2TECH Component Sales
Phone: 602-991-6300

California, Santa Clara
Magna Sales
Phone: 408-727-8753

California, San Diego
S.C. Cubed
Phone: 619-458-5808

California, Thousand Oaks
S.C. Cubed
Phone: 805-496-7307

California, Tustin
S.C. Cubed
Phone: 714-731-9206

Colorado, Wheat Ridge
Wescom Marketing, Inc.
Phone: 303-422-8957

Connecticut, Guilford
DataMark Inc.
Phone: 203-453-0575

Florida, Casselberry
Dyne-A-Mark Corp.
Phone: 407-831-2811

Florida, Ft. Lauderdale
Dyne-A-Mark Corp.
Phone: 305-771-6501

Georgia, Norcross
Bits, Inc.
Phone: 404-446-1155

Illinois, Hoffman Estates
Micro-Tex, Inc.
Phone: 312-382-3001

Indiana, Carmel
Giesting & Associates
Phone: 317-844-5222

Kentucky, Versailles
Giesting & Associates
Phone: 606-873-2330

Maryland, Annapolis
EES
Phone: 301-269-4234

Massachusetts, Woburn
Mill-Bern Assoc.
Phone: 617-932-3311

Michigan, Coloma
Giesting & Associates
Phone: 616-468-3308

Michigan, Comstock Park
Giesting & Associates
Phone: 616-784-9437

Michigan, Livonia
Giesting & Associates
Phone: 313-478-8106

Minnesota, Eden Prairie
High Tech Sales Assoc.
Phone: 612-944-7274

Missouri, Bridgeton
Centech
Phone: 314-291-4230

Missouri, Raytown
Centech
Phone: 816-358-8100

New Jersey, Moorestown
T.A.I.
Phone: 609-778-5353

New York, Commack
ERA, Inc.
Phone: 516-543-0510

New York, Syracuse
Pitronics
Phone: 315-455-7346

New York, Williamsville
Pitronics
Phone: 716-689-2378

Ohio, Cincinnati
Giesting & Associates
Phone: 513-385-1105

Ohio, Cleveland
Giesting & Associates
Phone: 216-261-9705

Oregon, Beaverton
L-Squared Limited
Phone: 503-629-8555

Pennsylvania, Pittsburg
Giesting & Associates
Phone: 412-828-3553

Texas, Austin
OM-Austin
Phone: 512-794-9971

Texas, Houston
OM Assoc., Inc.
Phone: 713-789-4426

Texas, Richardson
OM Assoc., Inc.
Phone: 214-690-6746

Utah, Salt Lake City
Wescom Marketing, Inc.
Phone: 801-269-0419

Washington, Kirkland
L-Squared Limited
Phone: 206-827-8555

Wisconsin, Waukesha
Micro-Tex, Inc.
Phone: 414-542-5352

Canada

Ontario, Kanata
Electro Source, Inc.
Phone: 613-592-3214

Ontario, Rexdale
Electro Source, Inc.
Phone: 416-675-4490

Quebec, Pointe Claire
Electro Source, Inc.
Phone: 514-630-7846

British Columbia, Vancouver
Electro-Source
Phone: 604-948-2314
Distributors

North America

United States

Alabama, Huntsville
Reptron Electronics, Inc.
Phone: 205-722-9500

Arizona, Tempe
Anthem
Phone: 602-966-6600

California, Chatsworth
Anthem
Phone: 818-700-1000

California, Fountain Valley
Bell Microproducts
Phone: 714-963-0667

California, Irvine
Anthem
Phone: 714-768-4444

California, Milpitas
Bell Microproducts
Phone: 408-434-1150

California, Rocklin
Anthem
Phone: 916-624-9744

California, San Diego
Anthem
Phone: 619-453-9005

California, San Jose
Anthem
Phone: 408-453-1200

Colorado, Englewood
Anthem
Phone: 303-790-4500

Colorado, Wheat Ridge
Added Value
Phone: 303-422-1701

Connecticut, Waterbury
Anthem
Phone: 203-575-1575

Florida, Ft. Lauderdale
Reptron Electronics, Inc.
Phone: 305-735-1112

Florida, Tampa
Reptron Electronics
813-854-2351

Georgia, Norcross
Reptron Electronics, Inc.
Phone: 404-446-1300

JACO/QC
Phone: 404-449-9508

Illinois, Schaumburg
Anthem
Phone: 708-884-0200

Reptron Electronics, Inc.
Phone: 708-882-1700

Massachusetts, Wilmington
Anthem
Phone: 508-657-5170

Bell Microproducts
Phone: 508-658-0222

Maryland, Columbia
Anthem
Phone: 301-995-6640

JACO/QC
Phone: 301-995-6620

Michigan, Livonia
Reptron Electronics, Inc.
Phone: 313-525-2700

Minnesota, Eden Prairie
Anthem
Phone: 612-944-5454

Minnesota, Minnetonka
Reptron Electronics, Inc.
Phone: 612-938-0000

New Jersey, Pinebrook
Anthem
Phone: 201-227-7960

New York, Commack
Anthem
Phone: 516-864-6600

New York, Long Island
JACO/QC
Phone: 516-273-5500

North Carolina, Raleigh
Reptron Electronics, Inc.
Phone: 919-870-5189

JACO/QC
Phone: 919-876-7767

Ohio, Columbus
EMC
Phone: 614-299-4161

Ohio, Solon
Reptron Electronics, Inc.
Phone: 216-349-1415

Ohio, Worthington
Reptron Electronics, Inc.
Phone: 614-436-6675

Oregon, Beaverton
Anthem
Phone: 503-643-1114

Pennsylvania, Horsham
Anthem
Phone: 215-443-5150

Texas, Addison
JACO/QC
Phone: 214-733-4300

Texas, Austin
JACO/QC
Phone: 512-835-0220

Texas, Richardson
Anthem
Phone: 214-238-7100

Texas, Sugarland
JACO/QC
Phone: 713-240-2255

Utah, Salt Lake City
Anthem
Phone: 801-973-8555

Utah, West Valley
Added Value
Phone: 801-975-9500

Washington, Bothell
Anthem
Phone: 206-483-1700

Canada

Ontario, Rexdale
Valtrie Marketing
Phone: 416-798-2555
## Distributors

### International

#### Asia/Pacific

<table>
<thead>
<tr>
<th>Country</th>
<th>City</th>
<th>Address</th>
<th>Phone</th>
</tr>
</thead>
<tbody>
<tr>
<td>Australia</td>
<td>Melbourne</td>
<td>Zatek Components, Ltd.</td>
<td>3-763-8899</td>
</tr>
<tr>
<td></td>
<td>Sidney</td>
<td>Zatek Components, Ltd.</td>
<td>2-895-5534</td>
</tr>
<tr>
<td>Hong Kong</td>
<td>Kwung Tong</td>
<td>Wong's KK Ltd.</td>
<td>85-2-345-0121</td>
</tr>
<tr>
<td>Shanghai</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>India</td>
<td>Bombay</td>
<td>Silicon Electronics</td>
<td>91-22-243-460</td>
</tr>
<tr>
<td></td>
<td>New Dehli</td>
<td>Ajay Jain</td>
<td>91-11-686-3044</td>
</tr>
<tr>
<td>Israel</td>
<td>Tel-Aviv</td>
<td>CVS</td>
<td>97-23-544-7475</td>
</tr>
<tr>
<td>Japan</td>
<td>Kawasaki</td>
<td>CTC Components Systems Co., Ltd.</td>
<td>81-44-852-1825</td>
</tr>
<tr>
<td></td>
<td>Tokyo</td>
<td>ASCII Corporation</td>
<td>81-3-486-9188</td>
</tr>
<tr>
<td>Korea</td>
<td>Seoul</td>
<td>Nae Wae Semiconductor</td>
<td>82-2-704-0103</td>
</tr>
<tr>
<td>Malaysia</td>
<td>Penang</td>
<td>Dynamar</td>
<td>60-4-637-292</td>
</tr>
<tr>
<td></td>
<td>Selangor</td>
<td></td>
<td>03-776-7140/199</td>
</tr>
<tr>
<td>Singapore</td>
<td></td>
<td>Technology Distribution</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>PTE Ltd.</td>
<td>65-368-6065</td>
</tr>
<tr>
<td>Taiwan</td>
<td></td>
<td>Taipei</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Ally, Inc.</td>
<td>886-2-562-0828</td>
</tr>
<tr>
<td>Thailand</td>
<td></td>
<td>Bangkok</td>
<td>66-2-215-8742</td>
</tr>
</tbody>
</table>

#### Europe

<table>
<thead>
<tr>
<th>Country</th>
<th>City</th>
<th>Address</th>
<th>Phone</th>
</tr>
</thead>
<tbody>
<tr>
<td>Belgium</td>
<td>Zaventem</td>
<td>ACAL Auriema Belgium</td>
<td>32-2-720-5983</td>
</tr>
<tr>
<td>Denmark</td>
<td>Herlev</td>
<td>Nordisk, Elektronik A/S</td>
<td>454-284-2000</td>
</tr>
<tr>
<td>Finland</td>
<td>Helsinki</td>
<td>OY Fintronic AB</td>
<td>35-806-926022</td>
</tr>
<tr>
<td>France</td>
<td>Le Chesnay</td>
<td>A2M</td>
<td>33-1-395-49113</td>
</tr>
<tr>
<td>Germany</td>
<td>Neteltal</td>
<td>Rein Elektronik GmbH</td>
<td>49-215-373000</td>
</tr>
<tr>
<td>Italy</td>
<td>Milano</td>
<td>Moxel S.r.L</td>
<td>39-2-612-90521</td>
</tr>
<tr>
<td>Netherlands</td>
<td>Eindhoven</td>
<td>ACAL Auriema Nederland B.V.</td>
<td>31-40-816-565</td>
</tr>
<tr>
<td>Norway</td>
<td>Hvalstad</td>
<td>Nordisk Elektronik A/S</td>
<td>47-284-6210</td>
</tr>
<tr>
<td>Spain</td>
<td>Madrid</td>
<td>Compania Electronica de Tecnicas</td>
<td>34-1-754-3001</td>
</tr>
<tr>
<td>Sweden</td>
<td>Kista</td>
<td>Nordisk Elektronik A.B.</td>
<td>46-8-703-4630</td>
</tr>
<tr>
<td>Switzerland</td>
<td>Dietikon</td>
<td>DataComp AG</td>
<td>41-1-740-5140</td>
</tr>
<tr>
<td>United Kingdom</td>
<td>Berkshire</td>
<td>Magna Technology</td>
<td>44-734-880211</td>
</tr>
<tr>
<td></td>
<td>Oxfordshire</td>
<td>Thames Components</td>
<td>8-44-261188</td>
</tr>
</tbody>
</table>

#### Americas

<table>
<thead>
<tr>
<th>Country</th>
<th>City</th>
<th>Address</th>
<th>Phone</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mexico</td>
<td>Gauadalajara</td>
<td>Sonika</td>
<td>52-364-74250</td>
</tr>
</tbody>
</table>

---

PRELIMINARY

Chips and Technologies, Inc.
F8680 PC/CHIP™
Memory Configuration Application Note
The F8680 PC/CHIP™ microchip is designed to meet the special needs of diverse market segments. To this end, the chip uses an extremely flexible memory controller to support the various configurations that may be used. This section describes the features of this memory controller through examples of its use in two different memory configurations.

The major components of the memory controller are the Bank Switching Registers, the 34 Memory Mapping Registers, and the Bank Select Registers. The Bank Switching Registers are used to generate the 26-bit address that allows access to any location in the 64MB address space. Bank switching must first be enabled (CREG 0C) and is valid only at certain segments of the upper 384kB in the first 1MB. The 34 Memory Mapping Registers describe the memory in the first 2MB (with 32kB blocks per register) or 4MB (with 64kB blocks per register). These registers also point to one of five Bank Select Registers. The Bank Select Registers are only concerned with types of memory and memory cycles to be performed. It is through a combination of Memory Mapping and Bank Select Registers that the address space is merged with the memory types to define fully the memory in the system.

The following description discusses only the memory controller configuration. None of the other configuration registers that must be set to produce a working system are discussed.
The following two examples show one typical and one somewhat atypical memory configuration. Both configurations require the use of a 32k x 8 120ns SRAM for graphics. This graphics RAM has its own address and data lines, but its Bank Switching Register must still be loaded.

Both examples use 64kB memory blocks (selected through CREG 0D).

Memory Configuration Example 1

This system will use the following memory types:

- Two 512k x 8 DRAMs
- One 128k x 8 ROM
- One PCMCIA Memory Card.

The lower 64kB of the ROM will be reserved for applications. The upper 64kB is used for BIOS and extensions and will be shadowed at segment 0xF000.

There is 640kB of conventional memory, 64kB for shadow ROM, and the remaining 320kB above 1MB. The ROM applications will be mapped into segment 0xA000. The PCMCIA card is mapped into the upper 32MB of the address space. Access to the card is made through segment 0xE000 with the bank switching feature enabled. Bank switching allows access to any byte in the 64MB address space of the chip.

Memory Map

Figure 1 shows how the memory is mapped.
The following sections explain the set-up procedure.
Bank Select Registers Setup

The first step is to set up the five Bank Select Registers to support the configuration. These registers are mapped into the configuration space at CREGs 20-24. Their format is shown in Figure 2.

Figure 2. Bank Select Register Format

![Bank Select Register Format Diagram]

<table>
<thead>
<tr>
<th>bits: 7:6 CS1:0</th>
<th>Chip Select to activate</th>
</tr>
</thead>
<tbody>
<tr>
<td>00 = Chip select 1</td>
<td></td>
</tr>
<tr>
<td>01 = Chip select 2</td>
<td></td>
</tr>
<tr>
<td>10 = Chip select 3</td>
<td></td>
</tr>
<tr>
<td>11 = No chip select (XT bus - default)</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>5:4 MEM1:0</th>
<th>Memory Address Multiplexing Used</th>
</tr>
</thead>
<tbody>
<tr>
<td>00 = 256Kb deep (256Kb x 1 or 256Kb x 4 - default)</td>
<td></td>
</tr>
<tr>
<td>01 = 1Mb deep</td>
<td></td>
</tr>
<tr>
<td>10 = 4Mb deep</td>
<td></td>
</tr>
<tr>
<td>11 = Reserved</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>3 WID</th>
<th>Bank Width</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 = 1 byte wide (default)</td>
<td></td>
</tr>
<tr>
<td>1 = 2 bytes wide</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>2:1 CT1:0</th>
<th>Cycle Type to Perform</th>
</tr>
</thead>
<tbody>
<tr>
<td>00 = XT bus cycle (default)</td>
<td></td>
</tr>
<tr>
<td>01 = DRAM cycle</td>
<td></td>
</tr>
<tr>
<td>10 = SRAM/pseudo-SRAM cycle</td>
<td></td>
</tr>
<tr>
<td>11 = Memory card</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>0 ROMCS</th>
<th>ROM Chip Select Enable</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 = No ROM chip select</td>
<td></td>
</tr>
<tr>
<td>1 = Activate ROMCS line (default)</td>
<td></td>
</tr>
</tbody>
</table>
Because there are two banks of RAM, two of the Bank Select Registers need to have chip selects associated with them. The others can point to the XT bus with ROMCS either enabled or disabled. For the system in this example, the Bank Select Registers are set up as shown in Table 1.

<table>
<thead>
<tr>
<th>CREG</th>
<th>Bank Select</th>
<th>Setting</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x20</td>
<td>BS0</td>
<td>11000001</td>
<td>XT bus cycle, ROMCS active</td>
</tr>
<tr>
<td>0x21</td>
<td>BS1</td>
<td>00000100</td>
<td>DRAM cycle, CS20 active</td>
</tr>
<tr>
<td>0x22</td>
<td>BS2</td>
<td>01000100</td>
<td>DRAM cycle, CS21 active</td>
</tr>
<tr>
<td>0x23</td>
<td>BS3</td>
<td>11000000</td>
<td>XT bus cycle, no CS</td>
</tr>
<tr>
<td>0x24</td>
<td>BS4</td>
<td>11000000</td>
<td>XT bus cycle, no CS</td>
</tr>
</tbody>
</table>

**Note:** There is no special MEM setting for 512kB deep DRAM. However, the preliminary specifications for the Hitachi HM514800 and Toshiba TC514800 512k x 8 DRAMs indicate that the row and column addresses the DRAM needs will be compatible with the 256kB deep setting.

The 34 Memory Mapping registers select one of Bank Select registers 0-3. Bank Select 4 is the *out-of-range* register, which specifies the memory type in the range from 4MB to 16MB.
Memory Mapping Registers Setup

After the Bank Select Registers are set up, the 34 Memory Mapping Registers must be programmed to point to them. The format of these registers is shown in Figure 3.

**Figure 3. Memory Mapping Register Format**

<table>
<thead>
<tr>
<th>bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:6</td>
<td>R</td>
</tr>
<tr>
<td>5:4</td>
<td>BS1:0</td>
</tr>
<tr>
<td>5:3</td>
<td>RO</td>
</tr>
<tr>
<td>2:0</td>
<td>XOR</td>
</tr>
</tbody>
</table>

**Reserved**

- **Bank Select**
  - 00 = Use Bank Select Register 0 at CREG 20h
  - 01 = Use Bank Select Register 1 at CREG 21h
  - 10 = Use Bank Select Register 2 at CREG 22h
  - 11 = Use Bank Select Register 3 at CREG 23h

- **Read-Only**
  - 0 = Read/write memory range
  - 1 = Read-only memory range

- **Complement A19-A17**
  - 000 = Invert no bits
  - 100 = Invert bit 19, but not 18 or 17
  - 010 = Invert bit 18, but not 19 or 17
  - 110 = Invert bits 19 and 18, but not 17
  - 111 = Invert bits 19, 18 and 17
64kB blocks will be used, so each register corresponds to one 64kB segment. Table 2 shows how the Memory Mapping Registers are set up.

### Table 2. Memory Mapping Register Settings

<table>
<thead>
<tr>
<th>CREG</th>
<th>Segment</th>
<th>Register Values</th>
<th>Access Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xD4</td>
<td>0x14000</td>
<td>10011</td>
<td>2nd bank</td>
</tr>
<tr>
<td>0xD3</td>
<td>0x13000</td>
<td>100000</td>
<td>2nd bank</td>
</tr>
<tr>
<td>0xD2</td>
<td>0x12000</td>
<td>10011</td>
<td>2nd bank</td>
</tr>
<tr>
<td>0xD1</td>
<td>0x11000</td>
<td>100010</td>
<td>2nd bank</td>
</tr>
<tr>
<td>0xD0</td>
<td>0x10000</td>
<td>100011</td>
<td>2nd bank</td>
</tr>
<tr>
<td>0xCF</td>
<td>0x0F000</td>
<td>101000</td>
<td>2nd bank (shadow RAM)</td>
</tr>
<tr>
<td>0xCE</td>
<td>0x0E000</td>
<td>000000</td>
<td>PCMCIA (bank switched)</td>
</tr>
<tr>
<td>0xCD</td>
<td>0x0D000</td>
<td>000000</td>
<td>EMS (bank switched)</td>
</tr>
<tr>
<td>0xCC</td>
<td>0x0C000</td>
<td>110000</td>
<td>XT bus</td>
</tr>
<tr>
<td>0xCB</td>
<td>0x0B000</td>
<td>110000</td>
<td>XT bus at B000, graphics RAM at B800</td>
</tr>
<tr>
<td>0xCA</td>
<td>0x0A000</td>
<td>001000</td>
<td>Application programs (ROM)</td>
</tr>
<tr>
<td>0xC9</td>
<td>0x09000</td>
<td>100000</td>
<td>2nd bank</td>
</tr>
<tr>
<td>0xC8</td>
<td>0x08000</td>
<td>100000</td>
<td>2nd bank</td>
</tr>
<tr>
<td>0xC7</td>
<td>0x07000</td>
<td>010000</td>
<td>1st bank</td>
</tr>
<tr>
<td>0xC6</td>
<td>0x06000</td>
<td>010000</td>
<td>1st bank</td>
</tr>
<tr>
<td>0xC5</td>
<td>0x05000</td>
<td>010000</td>
<td>1st bank</td>
</tr>
<tr>
<td>0xC4</td>
<td>0x04000</td>
<td>010000</td>
<td>1st bank</td>
</tr>
<tr>
<td>0xC3</td>
<td>0x03000</td>
<td>010000</td>
<td>1st bank</td>
</tr>
<tr>
<td>0xC2</td>
<td>0x02000</td>
<td>010000</td>
<td>1st bank</td>
</tr>
<tr>
<td>0xC1</td>
<td>0x01000</td>
<td>010000</td>
<td>1st bank</td>
</tr>
<tr>
<td>0xC0</td>
<td>0x00000</td>
<td>010000</td>
<td>1st bank</td>
</tr>
</tbody>
</table>
Note that the RO (read-only) bit is activated for those segments that have a physical ROM attached or need write protection (as with BIOS shadowing). For segment 0xF000, this would mean setting the RO bit once the ROM has been shadowed. Also note that although segment 0xB000 has the configuration bits indicating an XT bus cycle, a graphics RAM cycle is forced for any address in the 0xB8000 to 0xC0000 range.

Accesses to locations in segment 0xA000 activate the ROM, which tends to be slower than RAM. One way to speed up the system is to map one of the segments of RAM above 1MB to segment 0xA000, copy the applications to that segment during system initialization, and make the segment read-only. This setup would enable the user to run the applications in faster memory (RAM vs. ROM) while still providing the necessary write protection.

The PCMCIA card will be accessed through bank switching. Since the operation is being performed on a 64kB block, the upper 10 bits (A25:16) are substituted by the bits written to CREGs A3 and AF. A15:0 are unchanged.

The XOR of address bits 17, 18, and 19 is used to map the ROM BIOS and addresses above the 1MB limit to the second bank of RAM. However, because address bit 16 cannot be changed, each block in the address space can be mapped only to certain blocks in the physical RAM. The mapping shown in Figure 4 obeys this rule. Address bit 16 is the same for the destination segment to which the block is mapped.
Figure 4. Mapping of Second Bank

The remaining Memory Mapping Registers are set as shown in Table 3.

<table>
<thead>
<tr>
<th>CREG</th>
<th>Segment</th>
<th>Register Values</th>
<th>Access Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xD5–0xDF</td>
<td>0x15000–0x1F000</td>
<td>110000</td>
<td>XT bus</td>
</tr>
<tr>
<td>0xE0</td>
<td>0x20000–0x2F000</td>
<td>110000</td>
<td>XT bus</td>
</tr>
<tr>
<td>0xF0</td>
<td>0x30000–0x3F000</td>
<td>110000</td>
<td>XT bus</td>
</tr>
</tbody>
</table>
With the Memory Mapping Registers set as noted, this system will use the mapping shown in Table 4.

**Table 4. Memory Mapping**

<table>
<thead>
<tr>
<th>Memory Range</th>
<th>Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>32-64MB</td>
<td>PCMCIA Memory Card</td>
</tr>
<tr>
<td>16-32MB</td>
<td>XT Bus (default)</td>
</tr>
<tr>
<td>4-16MB</td>
<td>XT Bus (through BS4)</td>
</tr>
<tr>
<td>1.32-4MB</td>
<td>XT Bus (through Mapping Register)</td>
</tr>
<tr>
<td>1-1.32MB</td>
<td>System RAM</td>
</tr>
<tr>
<td>960kB-1MB</td>
<td>ROM Shadow</td>
</tr>
<tr>
<td>704-960kB</td>
<td>Graphics RAM, XT Bus, Bank Switching</td>
</tr>
<tr>
<td>640-704kB</td>
<td>ROM Applications</td>
</tr>
<tr>
<td>0-640kB</td>
<td>System RAM</td>
</tr>
</tbody>
</table>

**Memory Configuration Example 2**

This example will use the following memory types:
- Two 512k x 8 PSRAMs
- One 128k x 8 PSRAM
- One 64k x 8 ROM
- One PCMCIA Card.

This system is somewhat out of the ordinary. It is used to show the flexibility of the memory controller and is not a typical system.

The system will be configured such that the first 256kB of RAM will be set up to allow for word accesses. The next 384kB will be configured for single-byte accesses. The remaining 512kB of RAM will be used for ROM shadow, HIMEM support, and expanded memory.
Memory Map

Figure 5 illustrates how the memory is mapped.

Figure 5. Memory Mapping
Bank Select Registers Setup

Because this system supports both word and byte accesses, assigning chip selects to banks is a bit trickier than for a typical configuration. One way to make this assignment is the following:

1. Assign CS20 (and BS1) to be active in the word access area (the first 256kB).
2. Assign CS21 (and BS2) to be active in the byte access area (the next 384kB).
3. Assign CS22 (and BS3) to be active during access of shadow RAM, HIMEM, and expanded memory (at segments 0xA000, 0xF000—0x15000).

With this setup, there will be two chip selects (CS20 and CS21) associated with the 512k x 8 PSRAM. Logically, the PSRAM can be viewed as being part of two banks, one for word accesses and the other for byte accesses. The 128k x 8 PSRAM will be used on the word accesses in the first 256kB, and will be hooked up to CS20. The other 512k x 8 PSRAM will be used for shadow RAM, HIMEM, and expanded memory and will be connected to CS22.

Actually, the 512k x 8 PSRAM could be connected to CS20 alone to produce a working system, because the high-byte memory control signals would not be activated on single-byte accesses. However, assigning two chip selects to the PSRAM allows one to be used as the output control selector of the 2-input MUX used on the high address bit of the RAM. This MUX is needed to substitute A0 for A19 when making byte accesses. See Figure 7 for details on the memory interface.

The Bank Select Registers are written as shown in Table 5.

<table>
<thead>
<tr>
<th>CREG</th>
<th>Setting</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x20</td>
<td>BS0</td>
<td>11000000</td>
</tr>
<tr>
<td>0x21</td>
<td>BS1</td>
<td>00001100</td>
</tr>
<tr>
<td>0x22</td>
<td>BS2</td>
<td>01000100</td>
</tr>
<tr>
<td>0x23</td>
<td>BS3</td>
<td>10000100</td>
</tr>
<tr>
<td>0x24</td>
<td>BS4</td>
<td>11000000</td>
</tr>
</tbody>
</table>

On reset Bank Select Register 0 contains 01100001. Change this register to the above value only when all memory and other configuration registers have been set and the BIOS has been shadowed. If this change is made any earlier, the system will crash.
Memory Mapping Register Setup

The setup for the 34 Memory Mapping Registers follows logically from the Bank Select Registers. The first four registers (segments) will point to BS1, thereby indicating word accesses. All of the other registers correspond to segments with only single-byte accesses.

Table 6 shows the values for all Memory Mapping Registers.

---

**Table 6. Memory Mapping Register Settings**

<table>
<thead>
<tr>
<th>CREG</th>
<th>Segment</th>
<th>Register Values</th>
<th>Access Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xD5</td>
<td>0xB000</td>
<td>000000</td>
<td>XT bus</td>
</tr>
<tr>
<td>0xD4</td>
<td>0xD000</td>
<td>000000</td>
<td>EMS (bank switched)</td>
</tr>
<tr>
<td>0xD3</td>
<td>0xCD00</td>
<td>000000</td>
<td>PCMCIA (bank switched)</td>
</tr>
<tr>
<td>0xD2</td>
<td>0xCO00</td>
<td>000000</td>
<td>XT bus</td>
</tr>
<tr>
<td>0xD1</td>
<td>0xCBO0</td>
<td>000000</td>
<td>XT bus</td>
</tr>
<tr>
<td>0xDD</td>
<td>0x9000</td>
<td>100000</td>
<td>Second bank</td>
</tr>
<tr>
<td>0x98</td>
<td>0x8000</td>
<td>100000</td>
<td>Second bank</td>
</tr>
<tr>
<td>0xD7</td>
<td>0x7000</td>
<td>100000</td>
<td>Second bank</td>
</tr>
<tr>
<td>0xD6</td>
<td>0x6000</td>
<td>100000</td>
<td>Second bank</td>
</tr>
<tr>
<td>0xC5</td>
<td>0x5000</td>
<td>100000</td>
<td>Second bank</td>
</tr>
<tr>
<td>0xCD</td>
<td>0x4000</td>
<td>100000</td>
<td>Second bank (byte access)</td>
</tr>
<tr>
<td>0xC3</td>
<td>0x3000</td>
<td>010000</td>
<td>First bank</td>
</tr>
<tr>
<td>0xC2</td>
<td>0x2000</td>
<td>010000</td>
<td>First bank</td>
</tr>
<tr>
<td>0xC1</td>
<td>0x1000</td>
<td>010000</td>
<td>First bank</td>
</tr>
<tr>
<td>0xC0</td>
<td>0x0000</td>
<td>010000</td>
<td>First bank (word access)</td>
</tr>
</tbody>
</table>
As in the previous example, the graphics RAM cycles are fixed at addresses 0xB8000 to 0xC0000 and override any configuration information to the contrary.

Inversion of bit 18 at segment 0x12000 is required to force that segment into the only open 64kB block of the PSRAM.

The remaining Memory Mapping Registers should be set as shown in Table 7.

<table>
<thead>
<tr>
<th>CREG</th>
<th>Segment</th>
<th>Register Values</th>
<th>Access Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xD6-0xDF</td>
<td>0x16000-0x1F000</td>
<td>000000</td>
<td>XT bus</td>
</tr>
<tr>
<td>0xE0</td>
<td>0x20000-0x2F000</td>
<td>000000</td>
<td>XT bus</td>
</tr>
<tr>
<td>0xF0</td>
<td>0x30000-0x3F000</td>
<td>000000</td>
<td>XT bus</td>
</tr>
</tbody>
</table>

External Glue Logic

Because this example describes a system that contains both single-byte and double-byte accesses in the same physical RAM, some external logic will be required to implement the system.

The need for external logic arises from the fact that when single bytes are accessed in the area between 0x40000 and 0x9FFFF, A0 is substituted for A19 as the high-order address bit. As a result, there is a possibility that two different addresses generated from the F8680 single-chip PC will access the same location in memory.
The first 128kB of the 512k x 8 PSRAM is used for word accesses. The other 128kB of the 256kB reserved for word accesses comes from the 128k x 8 PSRAM. Also, the first address generated by the F8680 microchip that will result in a single-byte access is 0x40000. Therefore, it must be ensured that all addresses from 0x40000 to 0x9FFFF do not access the first 128kB of the 512k x 8. Table 8 and its associated Figure 6 illustrate this point.

Table 8. 512k x 8 RAM Usage

<table>
<thead>
<tr>
<th>Segment</th>
<th>Address from F8680</th>
<th>Address Seen by RAM</th>
<th>Ref.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>A19 A18 A17 A16</td>
<td>A0 A18 A17 A16</td>
<td></td>
</tr>
<tr>
<td>0x4000</td>
<td>0 1 0 0</td>
<td>0/1 1 0 0</td>
<td>u</td>
</tr>
<tr>
<td>0x5000</td>
<td>0 1 0 1</td>
<td>0/1 1 0 1</td>
<td>v</td>
</tr>
<tr>
<td>0x6000</td>
<td>0 1 1 0</td>
<td>0/1 1 1 0</td>
<td>w</td>
</tr>
<tr>
<td>0x7000</td>
<td>0 1 1 1</td>
<td>0/1 1 1 1</td>
<td>x</td>
</tr>
<tr>
<td>0x8000</td>
<td>1 0 0 0</td>
<td>0/1 0 0 0</td>
<td>y</td>
</tr>
<tr>
<td>0x9000</td>
<td>1 0 0 1</td>
<td>0/1 0 0 1</td>
<td>z</td>
</tr>
</tbody>
</table>

The references in the far right column of the above table are used in Figure 6 to show where each segment is mapped.
If this scheme alone were used, when \( A_0 = 0 \) segments \( 0x8000 \) (reference \( x \)) and \( 0x9000 \) (reference \( y \)) would access certain locations in the RAM that have already been used because of word accesses. Also, note from Figure 6 that a 64kB block in RAM would remain unused. Therefore, the solution requires use of an external decode, forcing any even-byte access to the \( 0x8000 \) or \( 0x9000 \) segment to the open block. The schematic shown in Figure 7 implements such a decode.
Figure 7. Memory Interface Schematic
Regional Sales Offices

United States

California, Irvine
Chips and Technologies, Inc.
Phone: 714-852-8721

California, San Jose
Chips and Technologies, Inc.
Phone: 408-437-3300

Georgia, Norcross
Chips and Technologies, Inc.
Phone: 404-662-5098

Illinois, Schaumburg
Chips and Technologies, Inc.
Phone: 708-397-4300

Massachusetts, Andover
Chips and Technologies, Inc.
Phone: 508-688-4600

Texas, Dallas
Chips and Technologies, Inc.
Phone: 214-702-9855

International

Germany
Munich
Chips and Technologies, Inc.
011-49-89-46-3074

Japan
Tokyo
Chips and Technologies, Inc.
011-813-3797-4311

Korea
Seoul
Chips and Technologies, Inc.
011-822-558-5559

Switzerland
Marin
Chip and Technologies, Inc.
011-41-38-33-8490 or
011-41-38-33-8206

Taiwan
Taipei
Chips and Technologies, Inc.
011-886-2-717-5595
Sales Representatives

United States

Arizona, Scottsdale
AzTECH Component Sales
Phone: 602-991-6300

California, Santa Clara
Magna Sales
Phone: 408-727-8753

California, San Diego
S.C. Cubed
Phone: 619-458-5808

California, Thousand Oaks
S.C. Cubed
Phone: 805-496-7307

California, Tustin
S.C. Cubed
Phone: 714-731-9206

Colorado, Wheat Ridge
Wescom Marketing, Inc.
Phone: 303-422-8957

Connecticut, Guilford
DataMark Inc.
Phone: 203-453-0575

Florida, Casselberry
Dyne-A-Mark Corp.
Phone: 407-831-2811

Florida, Ft. Lauderdale
Dyne-A-Mark Corp.
Phone: 305-778-5001

Georgia, Norcross
Bits, Inc.
Phone: 404-446-1155

Illinois, Hoffman Estates
Micro-Tex, Inc.
Phone: 312-382-3001

Indiana, Carmel
Giesting & Associates
Phone: 317-844-5222

Kentucky, Versailles
Giesting & Associates
Phone: 606-873-2330

Maryland, Annapolis
EES
Phone: 301-269-4234

Massachusetts, Woburn
Mill-Bern Assoc.
Phone: 617-932-3311

Michigan, Coloma
Giesting & Associates
Phone: 616-468-3308

Michigan, Comstock Park
Giesting & Associates
Phone: 616-784-9437

Michigan, Livonia
Giesting & Associates
Phone: 313-478-8106

Minnesota, Eden Prairie
High Tech Sales Assoc.
Phone: 612-944-7274

Missouri, Bridgeton
Centech
Phone: 314-291-4230

Missouri, Raytown
Centech
Phone: 816-358-8100

New Jersey, Mooresville
T.A.I.
Phone: 609-778-5353

New York, Commack
ERA, Inc.
Phone: 516-543-0510

New York, Syracuse
Pitronics
Phone: 315-455-7346

New York, Williamsville
Pitronics
Phone: 716-689-2378

Ohio, Cincinnati
Giesting & Associates
Phone: 513-385-1105

Ohio, Cleveland
Giesting & Associates
Phone: 216-261-9705

Oregon, Beaverton
L-Squared Limited
Phone: 503-629-8555

Pennsylvania, Pittsburg
Giesting & Associates
Phone: 412-828-3553

Texas, Austin
OM-Austin
Phone: 512-794-9971

Texas, Houston
OM Assoc., Inc.
Phone: 713-789-4426

Texas, Richardson
OM Assoc., Inc.
Phone: 214-690-6746

Utah, Salt Lake City
Wescom Marketing, Inc.
Phone: 801-269-0419

Washington, Kirkland
L-Squared Limited
Phone: 206-827-8555

Wisconsin, Waukesha
Micro-Tex, Inc.
Phone: 414-542-5352

Canada

Ontario, Kanata
Electro Source, Inc.
Phone: 613-592-3214

Ontario, Rexdale
Electro Source, Inc.
Phone: 416-675-4490

Quebec, Pointe Claire
Electro Source, Inc.
Phone: 514-630-7846

British Columbia, Vancouver
Electro-Source
Phone: 604-948-2314
Distributors

North America

United States

Alabama, Huntsville
Reptron Electronics, Inc.
Phone: 205-722-9500

Arizona, Tempe
Anthem
Phone: 602-966-6600

California, Chatsworth
Anthem
Phone: 818-700-1000

California, Fountain Valley
Bell Microproducts
Phone: 714-963-0667

California, Irvine
Anthem
Phone: 714-768-4444

California, Milpitas
Bell Microproducts
Phone: 408-434-1150

California, Rocklin
Anthem
Phone: 916-624-9744

California, San Diego
Anthem
Phone: 619-453-9005

California, San Jose
Anthem
Phone: 408-453-1200

Colorado, Englewood
Anthem
Phone: 303-790-4500

Colorado, Wheat Ridge
Added Value
Phone: 303-422-1701

Connecticut, Waterbury
Anthem
Phone: 203-575-1575

Florida, Ft. Lauderdale
Reptron Electronics, Inc.
Phone: 305-735-1112

Florida, Tampa
Reptron Electronics
Phone: 813-854-2351

Georgia, Norcross
Reptron Electronics, Inc.
Phone: 404-446-1300

JACO/QC
Phone: 404-449-9508

Illinois, Schaumburg
Anthem
Phone: 708-884-0200

Reptron Electronics, Inc.
Phone: 708-882-1700

Massachusetts, Wilmington
Anthem
Phone: 508-657-5170

Bell Microproducts
Phone: 508-658-0222

Maryland, Columbia
Anthem
Phone: 301-995-6640

JACO/QC
Phone: 301-995-6620

Michigan, Livonia
Reptron Electronics, Inc.
Phone: 313-525-2700

Minnesota, Eden Prairie
Anthem
Phone: 612-944-5454

Minnesota, Minnetonka
Reptron Electronics, Inc.
Phone: 612-938-0000

New Jersey, Pinebrook
Anthem
Phone: 201-227-7960

New York, Commack
Anthem
Phone: 516-864-6600

New York, Long Island
JACO/QC
Phone: 516-273-5500

North Carolina, Raleigh
Reptron Electronics, Inc.
Phone: 919-870-5189

JACO/QC
Phone: 919-876-7767

Ohio, Columbus
EMC
Phone: 614-299-4161

Ohio, Solon
Reptron Electronics, Inc.
Phone: 216-349-1415

Ohio, Worthington
Reptron Electronics, Inc.
Phone: 614-436-6675

Oregon, Beaverton
Anthem
Phone: 503-643-1114

Pennsylvania, Horsham
Anthem
Phone: 215-443-5150

Texas, Addison
JACO/QC
Phone: 214-733-4300

Texas, Austin
JACO/QC
Phone: 512-835-0220

Texas, Richardson
Anthem
Phone: 214-238-7100

Texas, Sugarland
JACO/QC
Phone: 713-240-2255

Utah, Salt Lake City
Anthem
Phone: 801-973-8555

Utah, West Valley
Added Value
Phone: 801-975-9500

Washington, Bothell
Anthem
Phone: 206-483-1700

Canada

Ontario, Rexdale
Valtrie Marketing
Phone: 416-798-2555

Chips and Technologies, Inc.
### Distributors

#### International

#### Asia/Pacific

**Australia**
- Melbourne
  - Zatek Components, Ltd.
  - 3-763-8899
- Sidney
  - Zatek Components, Ltd.
  - 2-895-5534

**Hong Kong**
- Kwung Tong
  - Wong’s KK Ltd.
  - 85-2-345-0121

**India**
- Bombay
  - Silicon Electronics
  - 91-22-243-460
- New Dehli
  - Ajay Jain
  - 91-11-686-3044

**Israel**
- Tel-Aviv
  - CVS
  - 97-23-544-7475

**Japan**
- Kawasaki
  - CTC Components Systems Co., Ltd.
  - 81-44-852-1825

**Singapore**
- Singapore
  - Technology Distribution
  - PTE Ltd.
  - 65-368-6065

**Taiwan**
- Taipei
  - Ally, Inc.
  - 886-2-562-0828

**Thailand**
- Bangkok
  - Grawinner
  - 66-2-215-8742

**Europe**

**Belgium**
- Zaventem
  - ACAL Auriema Belgium
  - 32-2-720-5983

**Denmark**
- Herlev
  - Nordisk, Elektronik A/S
  - 454-284-2000

**Finland**
- Helsinki
  - OY Fintronic AB
  - 35-806-926022

**France**
- Le Chesnay
  - A2M
  - 33-1-395-49113

**Germany**
- Netetal
  - Rein Elektronik GmbH
  - 49-215-373300

**Italy**
- Milano
  - Moxel S.r.L
  - 39-2-612-90521

**Netherlands**
- Eindhoven
  - ACAL Auriema Nederland B.V.
  - 31-40-816-565

**Norway**
- Hvalstad
  - Nordisk Elektronik A/S
  - 47-284-6210

**Spain**
- Madrid
  - Compania Electronica de Tecnicas Aplicadas, S.A.
  - 34-1-754-3001

**Sweden**
- Kista
  - Nordisk Elektronik A.B.
  - 46-8-703-4630

**Switzerland**
- Dietikon
  - DataComp AG
  - 41-1-740-5140

**United Kingdom**
- Berkshire, Maidenhead
  - Magna Technology
  - 44-734-880211

**America**
- Mexico
  - Guadalajara
  - Sonika
  - 52-364-74250

---

*Preliminary*
Chips and Technologies

3050 Zanker Road

San Jose, California 95134

Phone: 408/434-0600

Telex: 272929 CHIPS UR

FAX: 408/434-6452

Publication No.: AN57

Stock No.: 02057-001

Revision No.: 1.0