CHIPS AND TECHNOLOGIES, INC. IS THE WORLD’S LEADING SUPPLIER OF PROPRIETARY VLSI HARDWARE AND INTEGRATED SOFTWARE SOLUTIONS FOR HIGH PERFORMANCE MICROCOMPUTER SYSTEMS BASED ON EVOLVING INDUSTRY STANDARD ARCHITECTURES.

CHIPS AND TECHNOLOGIES PROVIDES A BROAD RANGE OF VLSI SILICON PRODUCTS, INTEGRATED SOFTWARE SUPPORT, AND COMPLETE SYSTEM DESIGN SERVICES SPANNING ENTRY-LEVEL, MID-RANGE, AND HIGH-PERFORMANCE APPLICATIONS IN NOTEBOOK, LAPTOP AND DESKTOP COMPUTERS.

THE FOLLOWING PAGES GIVES A BRIEF OVERVIEW OF CHIPS AND TECHNOLOGIES’ LATEST DEVELOPMENTS IN COMPLETE MICROCOMPUTER SYSTEMS SOLUTIONS. FOR MORE INFORMATION ON THESE AND OTHER CHIPS AND TECHNOLOGIES PRODUCTS, PLEASE CONTACT THE CHIPS SALES OFFICE IN YOUR AREA LISTED IN THE BACK OF THIS CATALOG.
PRODUCT INDEX

ENTRY-LEVEL CHIPSet SOLUTIONS

Systems Logic
- 82C100: Super XT System Controller
- 82C230: High Performance Model 30 Controller
- 82C235: SCAT Single Chip AT System Controller

Graphics
- 82C451: Integrated VGA Controller

Communications
- 82C578: Single Chip "3270" Terminal Controller
- 82C606: CHIPSpak Multifunction Controller

Mass Storage
- 82C710: Multifunction Floppy Controller
- 82C785: SCAT Single Chip AT-Compatible Hard Disk Controller

Integrated Software Operation
- OC82C235: SCAT Single Chip AT-Compatible BIOS
- DR82C235: SCAT Single Chip AT-Compatible EMS Driver Kit

MID-RANGE CHIPSet SOLUTIONS

Systems Logic
- CS8221: NEAT New Enhanced AT-Compatible CHIPSet
- CS8281: NEATsx New Enhanced AT-Compatible CHIPSet
- CHIPS/250: PS/2 Model 50/60-Compatible CHIPSet
- 82C611/82C612: MicroCHIPS Micro Channel Interface
- 82C614: MicroCHIPS Bus Master

Graphics
- 82C451: Integrated VGA Controller

Communications
- 82C574: Micro Channel Interface Chip
- 82C575: Communication Micro Channel Interface Chip
- 82C578: Single Chip "3270" Terminal Controller
- 82C601: Single Chip Peripheral Controller

Mass Storage
- 82C710: Multifunction Floppy Controller
- 82C780: Single Chip Micro Channel Hard Disk Controller
- 82C781: Micro Channel Interface Chip
- 82C782: Fixed Disk Data Manager Chip
- 82C784: Data Separator & MFM/RLL Endec

Integrated Software Operation
- OSS8281: NEATsx New Enhanced AT-Compatible BIOS

Design Services Operation
- DK82C611/82C612: MicroCHIPS Development Kit
HIGH-END CHIPSet SOLUTIONS

Systems Logic
- CS8231 Turbo Cache-Based 386/AT-Compatible CHIPSet
- CS8233 PEAKset/386 CHIPSet
- CHIPS/280 PS/2 Model 70/80-Compatible CHIPSet
- 82C614 MicroCHIPS Bus Master

Graphics
- 82C452 Super VGA Controller
- 82C480 8514/A-Compatible Controller
- 82B484 Video Support Chip

Communications
- 82C601 Single Chip Peripheral Controller
- 82C607 CHIPS/280 Multifunction Controller

Mass Storage
- 82C710 Multifunction Floppy Controller
- 82C780 Single Chip Micro Channel Hard Disk Controller
- 82C781 Micro Channel Interface Chip
- 82C782 Fixed Disk Data Manager Chip
- 82C784 Data Separator & MFM/RLL Endec

Integrated Software Operation
- OC8233 PEAKset/386 AT-Compatible BIOS

LAPTOP CHIPSet SOLUTIONS

Systems Logic
- CS8223/CS8283 LeAPset/LeAPsetsx Laptop Support CHIPSet
- 82C100 Super XT System Controller
- 82C230 High Performance Model 30 Controller

Graphics
- 82C455 VGA Flat Panel Controller

Communications
- 82C605 CHIPSpak Multifunction Controller

Integrated Software Operation
- OC8223 LeAPsetsx AT-Compatible BIOS

MICRO CHANNEL COMPATIBLE SOLUTIONS

(These pages are marked with a grey band)

Systems Logic
- CHIPS/250 PS/2 Model 50/60-Compatible CHIPSet
- CHIPS/280 PS/2 Model 70/80-Compatible CHIPSet
- 82C611/82C612 MicroCHIPS Micro Channel Interface
- 82C614 MicroCHIPS Bus Master

Communications
- 82C607 CHIPS/280 Multifunction Controller

Mass Storage
- 82C781 Micro Channel Interface Chip

Design Services Operation
- DK82C611/82C612 MicroCHIPS Development Kit
ENTRY-LEVEL CHIPSet SOLUTIONS
**82C100**

IBM™ PS/2 Model 30 and Super XT™ Compatible Chip

- 100% PC/XT compatible
- Build IBM PS/2™ Model 30 with XT software compatibility
- Bus Interface compatible with 8086, 80C86, V30, 8088, 80C88, V20
- Includes all PC/XT functional units compatible with:
  - 8284, 8288, 8237, 8259, 8254, 8255, DRAM control, SRAM control, Keyboard control, Parity Generation and Configuration registers

The 82C100 is a single chip implementation of most of the system logic necessary to implement a super XT compatible system with PS/2 Model 30 functionality using either an 8086 or 8088 microprocessor. The 82C100 can be used with either 8 or 16-bit microprocessors. The 82C100 includes features which will enable the PC manufacturer to design a super PS/2 Model 30/XT compatible system with the highest performance at 10 MHz zero wait state system with an 8086, the highest functionality with dual clock and 2.5 MB DRAM (with integrated Extended Memory System control logic), the lowest power implementation by utilizing the on-chip power management features and the highest integration with the lowest component count SMT design.

The 82C100 can be combined with CHIPS' 82C601 Multifunction Controller and 82C451 VGA Graphics Controller to provide a high performance, high integration PS/2 Model 30 type system.

---

Super XT Model 30 Compatible System
The 82C100 supports most of the peripheral functions on the PS/2 Model 30 planar board: 8284 compatible clock generator with the option of 2 independent oscillators, 8288 compatible bus controller, 8237 compatible DMA controller, 8259 compatible interrupt controller, 8254 compatible timer/counter, 8255 compatible peripheral I/O port, XT Keyboard interface, Parity Generation and Checking for DRAM memory and memory controller for DRAM and SRAM memory sub-systems.

The 82C100 enables the user to add PS/2 Model 30 superset functionality on the planar board: dual clock with synchronized switching between the two clocks, built-in Lotus-Intel-Microsoft™ (LIM) EMS support for up to 2.5 Megabytes of DRAM and power management features for SLEEP mode as well as SUSPEND/RESUME operations. The SLEEP and SUSPEND/RESUME features help in preserving the battery life in laptop portable applications.

The 82C100 supports a very flexible memory architecture. For systems with DRAMs, the DRAM controller supports 64K, 256K and 1M DRAMs. These DRAMs can be organized in four banks of up to a maximum of 2.5 MB on the planar board. The 2.5 MB memory can be implemented with 2 banks of 1M x 1 DRAMs, partitioned locally as 640KB of real memory and 1.875MB of EMS memory. For systems which require low operating power and minimum standby power dissipation, the chips provide the decode logic which in conjunction with external decoders allows selection of up to 640KB of static RAM. This option is useful in laptop portable applications.

The 82C100 is packaged in a 100-pin plastic flatpack.
82C230
High Performance Model 30 Compatible CHIPS™

- 100% IBM Model 30 (8086) Compatible, but uses the 80286 CPU for increased performance.
- Single chip includes:
  - CPU Support Logic
  - Memory Controller w/ EMS
  - Keyboard and Mouse Ports
  - Bus Interface/Conversion Logic
  - 8237, 8254, 8255, 8259 Equivalents
  - Numeric Processor Interface
  - Peripheral Chip Selects
- Supports up to 8 Megabytes of Memory with EMS and Shadow RAM capabilities.
- Supports CPU speeds of 8, 10, 12.5, 16 and 20 MHz

- Supports 8 or 16 bit 82C451 VGA interfaces.
- Supports 82C601 Multi-Function Peripheral Chip.
- Has flexible bus timing to solve adapter compatibility problems.
- Supports either 8 or 16 bit ROMs for space and cost savings.
- High level of integration allows a Model 30 footprint without the need to surface mount all components.
- Single chip implementation in 144 Pin Flat Pack.

MODEL 30 SYSTEM BLOCK DIAGRAM
The 82C230 is a single chip that contains most of the core logic required to support the system logic functions required to build a 100% IBM Model 30 (8086) Compatible computer, but based on the higher performance 80286 processor. This allows the OEM to offer a compatible solution for the low end of the marketplace that out-performs the offerings from IBM or compatibles based on the 8086 CPU.

The 82C230 contains CPU control logic including clocks, a DRAM controller that supports up to 8 megabytes of memory with EMS and Shadow RAM capabilities, 8259, 8237, 8254 and 8255 equivalents, refresh controller, expansion bus interface, keyboard and mouse interfaces, numeric processor interface, and peripheral chip selects for floppy and hard disks, real-time-clock, video, serial and parallel ports.

The 82C230 can be combined with the 82C601 multi-function peripheral chip and the 82C451 VGA chip to build a complete Model 30 compatible motherboard that offers superior performance with much higher integration. The 82C230 can support the 82C451 on the 8-bit system bus, or on the 16 bit local bus for higher performance.

The 82C230 DRAM controller can support zero wait state designs at CPU speeds of 12.5 MHz using 80 ns DRAM, or 16 MHz with 60 ns DRAM. Wait states can be inserted so that lower speed DRAMs may be used with high speed processors.

The 82C230 memory controller supports up to 8 megabytes of DRAM. The CPU can access this memory directly or through an EMS 4.0 compatible register set. BIOS ROM support is provided for both 8 and 16 bit wide data paths. Since Shadow RAM is also supported, an OEM can choose to save board space and costs by using a single 8 bit ROM and copying it to shadow RAM for fast execution.

For today's low-end machines, which must have performance levels greater than yesterday's high-end machines, the 82C230 is the clear choice.
82C235/SCAT™
Single Chip AT Systems Logic

- 80286 control logic and clocks which support CPU speeds of up to 12.5 MHz with 0 or 1 wait states
- 32 EMS Page Registers (supporting LIM EMS 4.0)
- Two 8237-compatible DMA controllers
- Two 8259-compatible interrupt controllers
- An 8254-compatible programmable interval timer
- An 8255-compatible peripheral interface
- An 82284-compatible clock generation and READY interface
- An 82288-compatible bus controller
- A DRAM controller which supports up to 16MB of DRAM
- A memory controller which provides shadow RAM and support for either 8-bit or 16-bit BIOS ROM configurations
- A 146818-compatible real time clock with 114 bytes of CMOS RAM
- A DRAM refresh controller
- Interface logic for 80287 numeric coprocessor
- Interface logic for 8042 keyboard controller
- Fast Gate A20 and Fast CPU Reset logic
- Power management features
- Packaged in a single 160-pin plastic flat pack

82C235—SCAT

The 82C235 is a VLSI device that incorporates most of the motherboard logic required to build a low-cost, highly-integrated IBM®PC AT™ compatible computer. It is designed to be used in conjunction with other Chips and Technologies controllers such as the 82C451 VGA Controller, the 82C601 Peripheral Controller, and the 82C765 Floppy Disk Controller. When used with these devices, the 82C235 serves as the heart of a highly-integrated system, significantly reducing the system's motherboard size and component count, and the need for many I/O Channel (AT Bus) slots.

Figure 1. 82C235 - Single Chip AT System Controller Block Diagram
82C451 CHIPS Integrated VGA

- Fully IBM™ VGA Compatible at hardware, register and BIOS level.
- Dual Bus Architecture. Integrated interface to PC-Bus and Microchannel (CHIPS/250 and CHIPS/280).
- Single Chip Solution.
- Proprietary High Speed Interface to CHIPS/250 and CHIPS/280 Systems.
- Supports 8 and 16 bit CPU interface for memory and I/O cycles.
- Supports external palette DAC of up to 16 million colors.
- Resolutions up to 640*480 in 16 colors, 960*720 in 4 colors and 1280*960 monochrome.
- Enhanced backward compatibility with EGA, CGA, Hercules™, MDA without using NMI.
- Processor Latches and Attribute Flip Flop are readable.
- Pinout Compatible with 82C452. Same design can use both parts.

CPU Interface

82C451 has a strap option to select a PC-Bus Interface or a Microchannel Interface. All control signals for both the interfaces are integrated into the single chip.

82C451 supports both a 8 bit and 16 bit CPU interface. The 16 bit interface can be independently enabled/disabled for memory and I/O cycles. On reset, the chip is configured for 8 bit accesses for memory and I/O cycles. 16 bit interface for I/O cycles is restricted to index/data pair of registers. This includes the Sequencer (3C4h), Graphics Controller (3CEh), CRT Controller (3B4h/3D4h) and the Attribute Controller (3C0h). All other I/O addresses (color palette, Misc Output and Status) are always treated as 8 bit ports.

If the 16 bit interface is chosen, then depending on the state of A0 and BHE, either a 8 bit or 16 bit cycle will actually be executed. This ensures compatibility with old software.

All I/O cycles are completed without wait states. For memory cycles, the cycles are extended with wait states.

BIOS ROM Interface

In the PC-BUS Interface, the 82C451 supports an external BIOS ROM. The ROM address is decoded and the ROMCS pin is asserted to enable ROM data on the CPU bus. In the Microchannel Interface, the system BIOS includes the video BIOS.

82C451 System Diagram
**Display Modes and Resolution**

82C451 supports a superset of all VGA display modes. It supports resolutions up to 640*480 in 16 colors, 960*720 in 4 colors and 1280*960 in monochrome.

**Memory Interface**

The entire display memory (256 Kbytes) is always available to the CPU in regular 4 plane mode, chained 2 plane mode and in super chained 1 plane mode.

The display memory control signals are derived from the dot clock. The MCLK is used for internal sequencing of 16 bit memory cycles. MCLK should be 25-40 MHz.

**Extended Registers**

All functionality of the extended registers in 82C451 are disabled on reset. Before the extended registers can be written into, they must be enabled by two sets of control bits (disabled on reset). The Processor Latches in the Graphics Controller and the Attribute Flipflop are readable in the extended register space. **No new bits are defined or any of the unused bits used in the regular VGA registers.**

**External Palette Interface**

82C451 supports programming of an external palette DAC by decoding the CPU addresses and generating the RD and WR signals to the external palette. 82C451 decodes I/O addresses 3C6-3C9h as valid external palette addresses.

**High Speed CPU Interface**

82C451 supports a high speed interface to CHIPS/250 and CHIPS/280 systems. There are special interface pins on the CHIPS/250, CHIPS/280 and 82C451. Using these special interface pins, CPU accesses to the 82C451 can be executed faster than CPU accesses to other peripheral devices.

The 82C451 is packaged in a 144 pin plastic flat pack (PFP).
82C578 CHIPSterm™
SINGLE CHIP 3270 TERMINAL CONTROLLER

- Complete 3270 Terminal Controller on a single chip
- High speed microengine (10 MIPS) with 64K Bytes of Memory, 32K of I/O, and 128K of Font
- Unique 3-way arbiter to evenly balanced memory cycles
- Flexible display list processor for soft screen formats, multiple windows, multiple interlaced and non-interlaced displays
- Supports both color and monochrome monitor up to 60MHz dot clock
- 16mA Centronics™ parallel interface
- Supports individual scan line display and random scan line
- Light-pen interface
- Supports all 3270 modes and receives 3299 packets
- User-definable screen formats:
  - Color remapping and background color
  - Variety of Rules: cross-hair, vertical and horizontal
  - Overscan
- User definable Character size: 5–16 wide by 1–32 pixels high
- Download feature for more economical solution
- Programmable wait-states for slow peripherals
- Supports both AT- and PS/2-Compatible style keyboards
- EEPROM support
- CMOS technology in 144-pin PFP package

Figure 1. 82C578 Application Block Diagram
The 82C578 is a highly-integrated single chip processor to be used to design 3270 Display Stations such as 3191 and 3192-compatible display terminals. It has all necessary logic to handle 3270 coax protocol, coax transmitter/receiver, video sync generation, 3270 attribute, light-pen, keyboard, Centronics compatible parallel interface, security keylock, buzzer control, and many more. A complete 3270-compatible terminal consists of 2 buffer SRAM, 1 fonts EPROM, 1 configuration EEPROM, a transformer, an LS374 to drive the RGBI signals, and an LS125 for the buzzer.

**Absolute Maximum Ratings**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>VCC</td>
<td>7.0</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Input Voltage</td>
<td>Vl</td>
<td>-0.5</td>
<td>5.5</td>
<td>V</td>
</tr>
<tr>
<td>Output Voltage</td>
<td>VO</td>
<td>-0.5</td>
<td>5.5</td>
<td>V</td>
</tr>
<tr>
<td>Operating Temperature</td>
<td>TOP</td>
<td>-25</td>
<td>85</td>
<td>°C</td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>TSTG</td>
<td>-40</td>
<td>125</td>
<td>°C</td>
</tr>
</tbody>
</table>

**Note 1:** Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions described under Operating Conditions.

**Normal Operating Conditions**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>VCC</td>
<td>4.75</td>
<td>5.25</td>
<td>V</td>
</tr>
<tr>
<td>Ambient Temperature</td>
<td>TA</td>
<td>0</td>
<td>70</td>
<td>V</td>
</tr>
<tr>
<td>Power Supply Current</td>
<td>ICC</td>
<td>50</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>Input Low Voltage</td>
<td>VIL</td>
<td>-0.5</td>
<td>0.8</td>
<td>V</td>
</tr>
<tr>
<td>Input High Voltage (except X1, DX1)</td>
<td>VIH</td>
<td>2.0</td>
<td>VCC + 0.5</td>
<td>V</td>
</tr>
<tr>
<td>Input High Voltage (X1, DX1)</td>
<td>VIH</td>
<td>3.5</td>
<td>VCC + 0.5</td>
<td>V</td>
</tr>
<tr>
<td>Output Low Voltage (note 2)</td>
<td>VOL</td>
<td>0.4</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Output High Voltage (note 2)</td>
<td>VOH</td>
<td>2.4</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Input Leakage Current</td>
<td>IIL</td>
<td>-10</td>
<td>10</td>
<td>μA</td>
</tr>
<tr>
<td>Output Tri-State Leakage</td>
<td>IOL</td>
<td>-10</td>
<td>10</td>
<td>μA</td>
</tr>
<tr>
<td>Input Capacitance (F0 = 1MHz)</td>
<td>CIN</td>
<td>10</td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>Output Capacitance</td>
<td>COUT</td>
<td>20</td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>I/O Capacitance</td>
<td>CI/O</td>
<td>20</td>
<td>pF</td>
<td></td>
</tr>
</tbody>
</table>

**Note 2:** IOL = 16mA, IOH = -2mA for pins PPD0-7, SDATA0-15
IOL = 8mA, IOH = -2mA for pins SAD0-14, MCS1-2, SWR, SRD, EXTINTR, RQT, EXTIO
IOL = 4mA, IOH = -2mA for all other pins.

**Ordering Information**

<table>
<thead>
<tr>
<th>Order Number</th>
<th>Package Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>P82C578</td>
<td>144-pin Plastic Flat Pack</td>
</tr>
</tbody>
</table>
82C605/82C606 CHIPSpak/CHIPSport MULTIFUNCTION CONTROLLERS

- 100% Compatible to IBM™ PC, XT and AT
- Fully compatible to the NS16450 Asynchronous Communications Element, and the Motorola™ 146818A Real Time Clock (82C606 only)
- Provides a parallel interface which can be configured for use with either a printer or a scanner
- Provides two UART channels which can be powered from external sources

The 82C606 CHIPSpak Multifunction Controller incorporates two UARTs, one parallel port, one game port decoder and one Real Time Clock. The UARTs are fully compatible to the NS16450 and the Real Time Clock is fully compatible with the Motorola 146818A. The 82C606 thus offers a single chip implementation of the most commonly used IBM PC, XT or AT peripherals. While offering complete compatibility with the IBM architecture, the chip offers enhanced features. These include support for power derived from three sources (main, auxiliary and standby), an additional 64 bytes of user RAM for the Real Time Clock and a software configuration scheme which permits development of a system configuration program.

The CHIPSpak Multifunction Controller can be used on the system board to provide serial and parallel ports or on a multifunction card to create a low cost, high density peripheral for use with general purpose microcomputer systems.

The 82C605 CHIPSport is a functional sub-set of 82C606 CHIPSpak. The two products are identical, with the exception of the Real Time Clock. The 82C605 does not integrate the Real Time Clock.

Figure 1. 82C605/606 CHIPSpak/CHIPSport Multifunction Controller Block Diagram
82C710 PC AT-COMPATIBLE MULTIFUNCTION FLOPPY CONTROLLER

- Low Power Advanced 1.5μ CMOS Technology, 100 QFP Package
- 16450-Compatible Serial Port
- Enhanced Bi-Directional Parallel Port with 16 mA Output Drive
- General Purpose Programmable Chip Select
- PS/2™-Compatible Type Mouse Port Logic With Driver Support
- IDE Interface For Embedded PC AT™ and PC XT™ Hard Disk Drives

- Integrated Floppy Subsystem
  - μPD72065B-Compatible Floppy Controller
  - Analog PLL with Transfer Rates Up To 1 Mbits
  - 48 mA Floppy Drive Interface Buffers
  - Programmable Precompensation Modes
- 100% IBM® PC XT/AT-Compatible Register Set
- 16 mA PC XT/AT-Compatible Host Interface Drive Capability
- Complete On-Board Power Management Features

Figure 1. 82C710 Block Diagram
The 82C710 is a single chip offering the complete I/O solution for the PC XT- & PC AT-compatible motherboard environments today. The 82C710 provides the functionality of a 16450-compatible UART, which when coupled with a 145406 and a 1488 results in the implementation of a complete PC XT/AT-compatible serial port. The parallel port is just like the one on the PC XT/AT-compatible and supports the PS/2-compatible bi-directional mode of operation. In addition it supports a drive capability of 16 mA, which alleviates the need for external buffers. A PS/2-Compatible mouse port is provided, along with the drivers necessary to support it in a PC XT/AT-compatible environment. The IDE interface logic needed on the host end to support embedded XT/AT-compatible hard disk drives is provided by the 82C710, thereby contributing to lower chip count on the motherboard. A complete floppy subsystem consisting of a μPD72065B floppy core, an analog data separator, capable of transfer rates up to 1 Mbits/s and the host interface registers, is on-board in the 82C710. The 82C710 provides complete power management, and software configurability, thus providing the most optimum solution of its kind in the market today.
82C785 SINGLE CHIP PC-AT HARD DISK CONTROLLER

- Low Power Advanced 1.5μ CMOS Technology, 100 QFP/84PLCC
- 100% IBM PC/AT Compatible Task File Support
- 24 mA Drivers for Direct Interface to the PC/AT Bus
- Auto-Generated Wait States For Interfacing to Fast Hosts
- PIO and DMA Modes for Buffer Data Transfers Up To 8 MBytes/s
- Auto-Command Mode to Speed Up Disk Command Response
- Support for Daisy Chaining of Two Embedded Drives
- Control for Implementation of a 64K Dual Port Static RAM Buffer
- Optional Auto-Increment of Address Pointer for Local CPU to Buffer Access
- Higher Buffer Memory Throughput, Up To 10 MBytes/s
- Supports Disk Data Rates Up To 24 Mbits/s
- Programmable Disk Sequencer RAM of 30 x 4 Bytes
- Optional Dual Brand Registers
- Support for 16-Bit CRC and 32/56-Bit Programmable ECC
- Provides Complete On-Board Power Management Features

Functional Block Diagram
| Physical Pin Out of the 100-Pin QFP Package |
The 82C785 is an enhanced, high-performance VLSI circuit that provides an optimum implementation of a Winchester disk controller for the PC-AT compatible interface. It incorporates the function of a disk formatter, buffer memory controller and AT bus interface controller. It is capable of accomplishing 1:1 interleave format with concurrent transfers of up to 24 Mbits/s on the disk and 8 MBytes/s on the host. The built-in AT interface logic, with 24 mA drive capability, allows the chip to support the 40-pin Conners interface, popular with the embedded disk drive designs. In addition the 82C785 provides support for complete power management, thereby lending itself to drive implementations oriented towards the laptop market. Also because of its high integration levels, it provides an opportunity for the OEM to develop low-cost solutions for the add-on board market.
OC82C235
SCAT™ AT-Compatible BIOS

- Fully compatible with the IBM AT™ BIOS
- Optimized for performance with the 82C235 SCAT CHIPSet™
- Includes Keyboard Controller BIOS
- Supports 80286 processor at speeds up to 16 MHz
- SETUP embedded in BIOS

Overview

The OC82C235 Single Chip AT (SCAT) Basic Input/Output System (BIOS) is an enhanced, high performance product that is used with the 82C235 SCAT CHIPSet to provide an integrated hardware and software solution. The BIOS is fully compatible with the IBM® AT BIOS. It provides all of the standard features, including support for:

- 80286 processor and 80287 math coprocessor operating at clock speeds from 8 MHz to 16 MHz
- 84, 101, or 102 key keyboards
- High and low capacity 5.25-inch or 3.5-inch diskette drives
- Monochrome and CGA video adapters
- Power-on self test diagnostics

BIOS Extensions

The BIOS utilizes the extended capabilities of the 82C235 CHIPSet to provide the user with enhanced functionality and better performance. The BIOS is also designed to be customized by the OEM and to be easily used in the development/debug process. The additional functions include support for:

- 82C601 Multifunction Controller with two serial ports, one parallel port, 16-Bit IDE hard disk interface, and floppy controller chip select.
- Built-in support for CHIPS Multifunction Controller
- Developed using Clean-Room Methodology
- Easy customization of key BIOS parameters
- Built-In Development/Debug Support
- Total Hardware/Software Support
  - Embedded SETUP program for machine configuration
  - Moving BIOS to Shadow RAM to improve performance
  - Dynamic memory sizing
  - Setup of 82C235 EMS registers

Complete BIOS Solution

The OC82C235 BIOS is available in two forms to best meet the needs of the OEM. The SK82C235 BIOS Software Kit provides a production-ready master copy of the system BIOS, a keyboard controller BIOS, and utility programs to customize the BIOS and support the development/debug process. The SC82C235 BIOS Source Kit provides the source code and documentation for the system and Keyboard Controller BIOS, as well as all support utilities.

All CHIPS BIOS products are designed to be customized to meet OEM requirements. A BIOS modification utility program is provided in both the software and source kit. It allows many common modifications of BIOS and CHIPSet configuration parameters, including the fixed disk table, the default CMOS values, and the sign-on message. This provides a method for an OEM to customize the BIOS without requiring access to the source code.

The consistent, modular structure of CHIPS' BIOS products allows creation of additional modules to support custom applications. Once a module is developed, it can be in-
Integrated into the BIOS with minimal effort. CHIPS also provides in-house customization services.

CHIPS system BIOS products are designed with built-in support to aid in the development/debug process. The BIOS is designed to allow the CHIPSet registers to be loaded from saved information during power-up. The registers and their values that will be loaded can be controlled by a program that is included in the software kit.

**Clean Room Methodology**

The BIOS was developed using a clean-room methodology that helps ensure CHIPS BIOS products do not infringe on any applicable copyrights. The methodology used is well documented and is available for review upon request.

**Total Hardware/Software Support**

CHIPS offers complete hardware and software support for customers using the 82C235 Single Chip AT with the BIOS. The CHIPSet together with the BIOS have been extensively tested for quality, reliability and compatibility. CHIPS has an in-house compatibility test department that tests all CHIPS BIOS products using industry standard software and hardware. CHIPS has a technical support staff available to assist in resolving any hardware or software problems that may arise.

**Ordering Information**

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>OC82C235</td>
<td>SCAT BIOS (Label)</td>
</tr>
<tr>
<td>CB82C235</td>
<td>82C235 SCAT CHIPSet with OC82C235 BIOS (Label)</td>
</tr>
<tr>
<td>SK82C235</td>
<td>SCAT BIOS Software Kit</td>
</tr>
<tr>
<td>SC82C235</td>
<td>SCAT BIOS Source Kit</td>
</tr>
</tbody>
</table>

CHIPS BIOS products are licensed on a per copy royalty basis. A CHIPS BIOS Object Code or Source Code license must be signed and returned before ordering a CHIPS BIOS product. A software kit or source kit can then be ordered to obtain a master copy of the BIOS. For each BIOS ordered, the OEM receives an EPROM label and is entitled to make one copy of the BIOS from the master.

To obtain further information please contact your local Chips & Technologies, Inc. sales representative.
DR82C235
SCAT™ EMS Driver Kit

- Optimized for the 82C235 SCAT CHIPSet™
- Supports LIM 4.0 EMS Specification
- Total Hardware/Software Support

Overview

The DR82C235 Single Chip AT (SCAT) EMS Driver Kit provides driver software to support EMS based on the 82C235 SCAT CHIPSet. The DR82C235 software is designed to utilize the capability of the Single Chip AT to operate according to the LIM (Lotus®, Intel®, & Microsoft®) 4.0 EMS Specification.

The Driver's main job is to initialize the 82C235 EMS registers to function according to the specified setup. Once the driver is installed, it acts as an interface between the system and the EMS hardware. It provides service function calls that allow an application to access the EMS memory.

The EMS Driver is capable of handling up to 16 megabytes of memory. The EMS memory size must be setup either by the BIOS or a CHIPSet configuration program. The driver has options to select the base EMS I/O address, the page frame address, the maximum number of open processes, and enable an extensive memory diagnostic test during initialization.

Included on the diskette with the driver is documentation describing installation and usage of the EMS driver.

Total Hardware/Software Support

CHIPS offers complete hardware and software support for customers using the 82C235 Single Chip AT-compatible CHIPSet with the DR82C235 drivers and utilities. The Single Chip AT-compatible CHIPSet, together with the drivers and utilities, have been extensively tested for quality, reliability and compatibility. CHIPS has an in-house compatibility test department that tests CHIPS products with industry standard hardware and software. CHIPS has a technical support staff available to assist in resolving any hardware or software problems that may arise.

Ordering Information

<table>
<thead>
<tr>
<th>Product Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DR82C235</td>
<td>SCAT EMS Driver/Utility Kit</td>
</tr>
<tr>
<td>DS82C235</td>
<td>SCAT EMS Driver/Utility Source Kit</td>
</tr>
</tbody>
</table>

CHIPS software products are obtained by an OEM through license agreement. An OEM Software License Agreement must be signed and returned before ordering a CHIPS Driver/Utility product. This agreement entitles the OEM to reproduce and distribute one copy of the driver/utility software with each product containing the appropriate CHIPSet.

To obtain further information please contact Chips and Technologies, Inc. or your local sales representative.
MID-RANGE CHIPSet SOLUTIONS
CS8221 NEW ENHANCED AT (NEAT™) DATA BOOK
82C211/82C212/82C215/82C206 (IPC) CHIPSet™

- 100% IBM™ PC/AT Compatible New Enhanced CHIPSet™ for 12MHz to 16MHz systems

- Supports 16MHz 80286 operation with only 0.5-0.7 wait states for 100ns DRAMs and 12 MHz operation with 150ns DRAMs, 0 wait state 12MHz operation with 80ns DRAMs

- Separate CPU and AT Bus clocks

- Page Interleaved Memory supports single bank page mode, 2 way and 4 way page interleaved mode


The CS8221 PC/AT compatible NEAT CHIPSet™ is an enhanced, high performance 4 chip VLSI implementation (including the 82C206 IPC) of the control logic used on the IBM™ Personal Computer AT. The flexible architecture of the NEAT CHIPSet™ allows it to be used in any 80286 based system.

The CS 8221 NEAT CHIPSet™ provides a complete 286 PC/AT compatible system,
requiring only 24 logic components plus memory devices.

The CS8221 NEAT CHIPSet™ consists of the 82C211 CPU/Bus controller, the 82C212 Page/Interleave and EMS Memory controller, the 82C215 Data/Address buffer and the 82C206 Integrated Peripherals Controller (IPC).

The NEAT CHIPSet™ supports the local CPU bus, a 16 bit system memory bus, and the AT buses as shown in the NEAT System Block Diagram. The 82C211 provides synchronization and control signals for all buses. The 82C211 also provides an independent AT bus clock and allows for dynamic selection between the processor clock and the user selectable AT bus clock. Command delays and wait states are software configurable, providing flexibility for slow or fast peripheral boards.

The 82C212 Page/Interleave and EMS Memory controller provides an interleaved memory sub-system design with page mode operation. It supports up to 8 MB of on-board DRAM with combinations of 64Kbit, 256Kbit and 1Mbit DRAMs. The processor can operate at 16MHz with 0.5-0.7 wait state memory accesses, using 100 nsec DRAMs. This is possible through the Page Interleaved memory scheme. The Shadow RAM feature allows faster execution of code stored in EPROM, by down loading code from EPROM to RAM. The RAM then shadows the EPROM for further code execution. In a DOS environment, memory above 1Mb can be treated as LIM EMS memory.

The 82C215 Data/Address buffer provides the buffering and latching between the local CPU address bus and the Peripheral address bus. It also provides buffering between the local CPU data bus and the memory data bus. The parity bit generation and error detection logic resides in the 82C215.

The 82C206 Integrated Peripherals Controller is an integral part of the NEAT CHIPSet™. It is described in the 82C206 Integrated Peripherals Controller data book.

**System Overview**

The CS8221 NEAT CHIPSet™ is designed for use in 12 to 16 MHz 80286 based systems and provides complete support for the IBM PC/AT bus. There are four buses supported by the CS8221 NEAT CHIPSet™ as shown in Figure 1: CPU local bus (A and D), system memory bus (MA and MD), I/O channel bus (SA and SD), and X bus (XA and XD). The system memory bus is used to interface the CPU to the DRAMs and EPROMs controlled by the 82C212. The I/O channel bus refers to the bus supporting the AT bus adapters which could be either 8 bit or 16 bit devices. The X bus refers to the peripheral bus to which the 82C206 IPC and other peripherals are attached in an IBM PC/AT.

**Notation and Glossary**

The following notations are used to refer to the configuration and diagnostics registers internal to the 82C211 and 82C212:

**REGnH** denotes the internal register of index n in hexadecimal notation.

**REGnH<x:y>** denotes the bit field from bits x to y of the internal register with index n in hexadecimal notation.
CS8281
New Enhanced AT CHIPSet for the 386SX
NEATsx

- 100% IBM™ PC/AT Compatible New Enhanced CHIPSet™ for the 386SX microprocessor.
- Supports 387SX coprocessor.
- Supports 16 MHz, 20 MHz and beyond with only 0.5 – 0.7 wait states.
- Single bank, 2-way and 4-way interleaved paging with 100 ns DRAMs for 16 MHz.
- Supports the full EMS 4.0 with on-chip or off-chip EMS page registers.

The NEATsx™, CS8281 CHIPSet™ is an enhanced, high performance 4 chip VLSI implementation of the control logic to build PC/AT compatibles based on the 386SX microprocessor.

Based on the proven NEAT CHIPSet™ architecture, NEATsx provides a complete 386SX AT system board with 24 components plus memory devices.

The CS8281 CHIPSet is optimized for OS/2 and will run OS/2 applications as fast as equivalent PS/2 systems. The CHIPSet also supports fast task switching under DOS environment. Besides the on-chip 4 EMS page registers, NEATsx supports up to 512 page registers in hardware. There is a hook to external EMS Mapper Chips which can be nested together. Each one of these mapper chips carry 128 page registers.

The CS8281 NEATsx CHIPSet™ consists of the 82C811 CPU/Bus controller, the 82C812 the Page interleave/EMS memory controller, the 82C215 Data/Address buffer and the 82C206 Integrated Peripheral Controller.

Since NEATsx supports asynchronous CPU and AT bus architecture as well as synchronous, the AT bus can be run independent of the CPU bus. 82C811 also provides dynamic clock selection between the processor clock and the user selectable AT bus clock. Command delays and wait states are software configurable, providing flexibility for slow and fast peripheral boards.

The advanced memory controller, 82C812 provides an interleaved memory subsystem design with page mode operation. Two banks, four banks can be interleave-paged. Single bank paging using slow memories is also available for cost sensitive memory designs.

- Optimized for OS/2 operations.
- Shadow RAM for AT BIOS and graphics BIOS for improved performance.
- Complete AT/386SX system board requires 24 logic components.
- Four CMOS components available in 84-pin PLCC or 100-pin QFP packages.

The 82C215 Data/Address buffer provides the latching and buffering between the local CPU address bus and the Peripheral address bus. It also provides buffering between the local CPU data bus and the memory data bus. The parity bit generation and error detection logic resides in the 82C215.

82C206 is an integral part of the NEATsx CHIPSet. It is explained in detail in the 82C206 data book.

NEATsx CHIPSet will support the 386SX at higher speeds as the processor becomes available at those speeds.

Now, a cost competitive 386SX based AT compatible can be designed with the most advanced NEATsx CHIPSet.

NEATsx BASED SYSTEM BLOCK DIAGRAM
**CHIPS/250: Complete IBM® PS/2™ MODEL 50/60 Compatible CHIPSet™**

- 100% IBM PS/2 Model 50/60 Compatible Chipset
- Supports 10, 12, 16 and 20 MHz 80286 based Systems
- Complete IBM PS/2 Model 50 Compatible Mother Board requires 68 components plus memory
- Available as CMOS PLCC and PFP Components

**SYSTEM LOGIC CS8225 CHIPSET**

- Asynchronous CPU, DMA and Micro Channel™ Operation
- Advanced Page/Interleave Memory Controller with Integrated Bad Block Remapping Capability, Shadow RAM and LIM EMS 4.0 Support
- Slow DRAMs at high CPU clock speeds, without Wait State penalty - 0.5 to 0.7 wait states with:
  - 150ns DRAMs @ 12.5 MHz
  - 120ns DRAMs @ 16 MHz
  - 80ns DRAMs @ 20 MHz

CHIPS/250 is a 7-chip, Enhanced CMOS implementation of most of the system logic necessary to implement IBM PS/2 Model 50/60 compatible personal computers. CHIPS/250 will enable OEMs to offer PCs that are more functional, more integrated and clearly higher in performance than IBM's Model 50 and Model 60.

CHIPS/250 includes the CS8225 System Logic CHIPSet, the 82C607 Multi-Function Controller with an Analog FDC Data Separator and 16550 compatible serial port, and the Enhanced Gate-Level Compatible 82C451 VGA chip. With these 7 VLSI devices, it requires only 61 additional components plus memory to implement superior PCs to IBM's models.

**System Logic CS8225 CHIPSet**

The CS8225 System Logic CHIPSet consists of the 82C221 CPU and Micro Channel Controller, the 82C222 Page/Interleave and EMS Memory Controller, the 82C223 DMA Controller, the 82C225 Data/Address Bus Buffer and the 82C226 System Peripherals Controller. Each of these 5 components is available in 84-pin PLCC and 100-pin PFP.

The 82C221 CPU and Micro Channel Controller manages the system timing for the asynchronous CPU, DMA and Micro Channel cycles. It supports CPU clock speeds from 10, 12, 16 to 20 MHz. It supports all Micro Channel cycles, along with Matched Memory and Fast VGA cycles. It includes state machines for command and control logic signal generation, DMA and refresh logic control.

The 82C222 Page/Interleave and EMS Memory Controller provides an interleaved memory subsystem design with page mode operation. It supports 4 memory banks, with memory configurations from 640KB to 8MB. While operating under DOS, memory above 1MB can be treated as EMS memory, improving significantly the value of the large memory organizations of the OS/2 era. The on-chip EMS logic provides 4 mapping registers, however, with external EMS mappers, the full...
LIM EMS 4.0 specification with 8 sets of 64 mapping registers can be implemented.

The 82C223 DMA Controller provides 8 DMA channels for slave devices and the Central Arbitration Control Point (CACP) for the entire system. Each DMA Channel has 24-bit address capability and can perform 8-bit or 16-bit transfers. It also supports Virtual DMA so that DMA Channels 0 and 4 can be used to service multiple DMA slaves by multiplexing the DMA Channels between the arbitration levels assigned to those slaves. It supports Multiple Bus Masters via the CACP arbitrator and control signals which enable Bus Masters to monitor the readiness and data size of other adapters and system board components. The Bus Arbitration logic includes protection mechanisms against error conditions, like burst-mode devices not relinquishing the bus within the specified time.

The 82C225 Data Bus Buffer provides high speed bus switching support to enable the use of low speed DRAMs at high clock speeds.

The 82C226 System Peripherals Controller integrates PS/2 compatible peripherals in one compact package, with an optimized bus interface to the Peripheral Bus. It includes two 8259 compatible interrupt controllers, one 8254 compatible timer, one 146818 compatible real-time clock, 114 bytes of CMOS battery back-up RAM and one PS/2 compatible Bi-directional Parallel Port.

### Graphics

The 82C451 Gate Level compatible VGA provides 100% VGA compatible graphics with backwards compatibility to EGA, CGA, MDA and Hercules. In VGA Graphics modes, it provides resolutions from $320 \times 200$ with 256 colors to $640 \times 480$ with 16 colors. In VGA text mode, it supports fonts up to $9 \times 32$. It supports all standard monitors—IBM PS/2 analog, Multi-frequency, EGA, CGA and Monochrome. The 82C451 boosts graphics performance with a tightly coupled high-performance interface to the CPU and a 16-bit memory interface. The 82C451 is packaged in a 144 pin PFP package.

### Peripheral Support

The 82C607 Multi-Function Controller integrates additional PS/2 compatible peripherals in one compact package. It includes one 16550 Compatible UART, an Analog Data Separator, POS registers and Glue Logic for a NEC 765A Floppy Disk Controller. The 82C607 is available in a 68 pin PLCC package.

Additional components that complement CHIPS/250 are the MicroCHIPS for Micro Channel Adapters and EMS Mapper Chips. The 82C610 and 82C611 MicroCHIPs can be used for I/O intensive Micro Channel Adapters, while the 82C612 is applicable to Adapters that require Slave DMA support.
82C611, 82C612
MicroCHIPS™: Micro Channel™ Interface Parts

- Implements 100% IBM® PS/2™ Compatible Micro Channel Adapters
- 82C611 Supports Multi-function, I/O and Memory Adapters.
- 82C612 Supports Controller-type Adapters Including All DMA Slave Arbitration Functions.
- Programmable Option Select (POS) Support Including:
  - Adapter ID Support
  - Flexible I/O and Memory Relocation Support
  - POS Port Decode Logic and Handshaking

Full Micro Channel Interface Including:
- Command and Status Decoding
- Response Signal Generation
- Full DMA Slave Arbitration and Handshake (82C612 only)
- Meets all IBM specified Timing and Drive Specifications.
- Simplifies migration of XT/AT adapter designs to the Micro Channel.
- Available as 68-pin PLCC or 80-pin PFP components.

Description
The MicroCHIPS (Micro Channel Interface Parts) family of components integrates most of the interface logic required on an adapter card for the Micro Channel—IBM's new high speed bus for its latest generation of PCs. MicroCHIPS provide many benefits to designers of add-in adapters for the Micro Channel: Space savings because of the single-chip VLSI approach, cost savings because of the integration of many components into one, and time savings because of the ease of design.
There are currently two members of the MicroCHIPS family: The 82C611 is optimized for memory and I/O interfaces such as those on multi-function cards. It does not support the DMA arbitration and handshaking signals. The 82C612 adds full support for DMA arbitration and handshaking including single cycle and burst modes. It also supports both "preempt" and "fairness" modes as defined by IBM. Both chips are available in either a 68-pin PLCC (plastic leadless chip carrier) or 80-pin PFP (plastic flat pack) packages.

In addition to the standard functions supplied by the 82C611 and 82C612, CHIPS has the capability to customize these standard devices for dedicated high-volume applications. The macrocells for these parts can be integrated into custom controller designs.

Note: IBM uses a leading minus sign (-) to indicate an active low signal. The convention used in this data sheet is the overbar. Therefore a signal such as –ADL in IBM documentation would be represented as ADL herein.
82C614
Bus Master MicroCHIP™

Highlights

- Single Chip Bus Master Interface for the Micro Channel™
- Transfer Rates up to 20 Megabytes per Second
- High Speed, Cost Effective Alternative to DMA Slaves
- Contains 4 DMA Channels with Integral FIFO Buffer
- Complete Micro Channel Interface Requires Just 1 Component
- Adapter Side has AT-like Structure for Ease of Interfacing
- 32 bit Address and 16 bit Data Support
- Supports New Micro Channel Features including:
  - Steaming Data Transfers
  - Data Parity Checking and Generation
  - Extended POS
  - Synchronous CHCK
- Compatible with Subsystem Control Block Architecture
- Four Programmable Decode Outputs Provided
- Eight Multi-Function Pins Provide Maximum Flexibility
- Jointly Developed by Chips and Technologies and IBM®
- Applications Include SCSI Host Adapters, Hard Disk Controllers, LAN Adapters, High Speed Communication Adapters, Modem/FAX Adapters and many more.
- 144 Pin Plastic Flat Pack

Figure 1. 82C614 MicroCHIPS Block Diagram
Overview

The 82C614 Bus Master MicroCHIP (Micro CHannel Interface Part) is a single chip that contains all of the logic required on an adapter card to implement a Bus Master interface to the Micro Channel. It is intended to give bus mastering capabilities to adapter cards that would normally use the system DMA controller. The advantages of bus mastering vs. standard DMA include faster transfer rates (up to 4 times) and the ability to easily implement "full duplex" DMA. One of the goals of the 82C614 is to allow adapter card designers to take advantage of the performance improvements offered by bus mastering while remaining cost competitive with standard DMA slave designs.

The 82C614 has four complete DMA Channels. Each channel has DREQ and DACK signals on the local or adapter side to interface to standard peripherals. The local side also supports a full 16 bit data bus and up to 24 address lines. An integral 80 byte FIFO Buffer is provided to "speed match" peripherals to the Micro Channel and allow simultaneous transfers to occur on the Micro Channel and local sides for increased throughput. The DMA Channels are compatible with the newly defined Subsystem Control Block Architecture, including linked list chaining ability.

The 82C614 requires just one external '245 type transceiver to form the complete interface to the Micro Channel. It supports a full 32 bit address path and a 16 bit data path with parity generation and checking. It supports the new Streaming Data Procedure to achieve transfer rates up to 20 megabytes per second, which is four times the bandwidth available using the DMA controllers in existing systems.

The local side features an AT-like set of signals that ease in the interfacing of standard peripheral components, as well as providing a familiar environment for the designer to work with. Eight Multi-Function Pins are provided which may be programmed to provide a variety of useful functions. This allows the adapter side interface to be optimized for individual applications while eliminating external components.

The 82C614 provides four Programmable Decode outputs that allow an adapter card to also function as a slave. One of these outputs is optimized for large memory spaces, one for BIOS ROMs and the remaining two for I/O spaces. In addition, five more decode outputs are available on the multi-function pins.

In summary, the 82C614 Bus Master MicroCHIP is intended to make it easy for the designer to implement a high speed peripheral adapter using bus mastering instead of standard DMA, with no cost penalties. Because of the high level of integration provided by the 82C614, the design may require no external components to interface to standard peripheral chips, and only one component for the Micro Channel side. It supports the new features of the Micro Channel so that new designs will be in step with both today's and tomorrow's systems. New designs may never be DMA slaves again.

MicroCHIP is a trademark of Chips and Technologies, Inc. Micro Channel is a trademark of International Business Machines Corporation.
82C451 CHIPS Integrated VGA

- Fully IBM™ VGA Compatible at hardware, register and BIOS level.
- Dual Bus Architecture. Integrated interface to PC-Bus and Microchannel (CHIPS/250 and CHIPS/280).
- Single Chip Solution.
- Proprietary High Speed Interface to CHIPS/250 and CHIPS/280 Systems.
- Supports 8 and 16 bit CPU interface for memory and I/O cycles.
- Supports external palette DAC of up to 16 million colors.

**CPU Interface**

82C451 has a strap option to select a PC-Bus Interface or a Microchannel Interface. All control signals for both the interfaces are integrated into the single chip.

82C451 supports both a 8 bit and 16 bit CPU interface. The 16 bit interface can be independently enabled/disabled for memory and I/O cycles. On reset, the chip is configured for 8 bit accesses for memory and I/O cycles. 16 bit interface for I/O cycles is restricted to index/data pair of registers. This includes the Sequencer (3C4h), Graphics Controller (3CEh), CRT Controller (3B4h/3D4h) and the Attribute Controller (3COh). All other I/O addresses (color palette, Misc Output and Status) are always treated as 8 bit ports.

If the 16 bit interface is chosen, then depending on the state of A0 and BHE, either a 8 bit or 16 bit cycle will actually be executed. This ensures compatibility with old software.

All I/O cycles are completed without wait states. For memory cycles, the cycles are extended with wait states.

**BIOS ROM Interface**

In the PC-BUS Interface, the 82C451 supports an external BIOS ROM. The ROM address is decoded and the ROMCS pin is asserted to enable ROM data on the CPU bus. In the Microchannel Interface, the system BIOS includes the video BIOS.
Display Modes and Resolution
82C451 supports a superset of all VGA display modes. It supports resolutions upto 640*480 in 16 colors, 960*720 in 4 colors and 1280*960 in monochrome.

Memory Interface
The entire display memory (256 Kbytes) is always available to the CPU in regular 4 plane mode, chained 2 plane mode and in super chained 1 plane mode.

The display memory control signals are derived from the dot clock. The MCLK is used for internal sequencing of 16 bit memory cycles. MCLK should be 25-40 MHz.

Extended Registers
All functionality of the extended registers in 82C451 are disabled on reset. Before the extended registers can be written into, they must be enabled by two sets of control bits (disabled on reset). The Processor Latches in the Graphics Controller and the Attribute Flipflop are readable in the extended register space. No new bits are defined or any of the unused bits used in the regular VGA registers.

External Palette Interface
82C451 supports programming of an external palette DAC by decoding the CPU addresses and generating the RD and WR signals to the external palette. 82C451 decodes I/O addresses 3C6-3C9h as valid external palette addresses.

High Speed CPU Interface
82C451 supports a high speed interface to CHIPS/250 and CHIPS/280 systems. There are special interface pins on the CHIPS/250, CHIPS/280 and 82C451. Using these special interface pins, CPU accesses to the 82C451 can be executed faster than CPU accesses to other peripheral devices.

The 82C451 is packaged in a 144 pin plastic flat pack (PFP).
CHIPS 82C574
MICROCHANNEL INTERFACE CHIP

- Compatible with IBM Microchannel specifications
- Provides highly integrated Microchannel interface solution
- Flexible Card ID assignment
- Supports POS registers
- Resource relocation capability to avoid address conflict
- Flexible Interrupt level selection

The 82C574 is a highly integrated Microchannel interface chip for IBM PS/2 personal computer application. It can be configured to operate in either of two modes; "mode 0" for 82C570 CHIPSLINK 3270 coaxial protocol controller or "mode 1" for the 8 bit general purpose I/O slave peripherals.

When mode 0 is selected, the chip decodes the IO address of 02DXH and 022XH for IBM & IRMA registers and generates the IORD, IOWR signals for 82C570. It also decodes the memory space of 0CE000 to 0CFFFF for the display buffer and external micro code access by activating the MEMRD, MEMWR signals.

Sophisticated Card Channel Ready signal generator.

Two modes of operation:
- Mode 1 for general purpose 8 bit slave I/O peripherals
- Mode 0 for 82C570 CHIPSLINK application

Low power CMOS technology
- 68 pins PLCC package

In mode 1 operation, the 82C574 supports the microchannel bus interface to most 8 bit IO slave devices. The adapter IO address can be programmable during the setup procedure. This resource relocation capability avoids conflicts with the adapter's address. The interrupt level can also be selected via software. The 82C574 greatly simplifies the circuitry to interface to the microchannel bus.

The 82C574 is fabricated using advanced CMOS technology and is packaged in a 68 pin PLCC.

Figure 1. 82C574 Functional Block Diagram
82C575
COMMUNICATION MICROCHANNEL™ INTERFACE CHIP

- Compatible with IBM Microchannel™ specifications
- Provides highly integrated Microchannel™ compatible interface solution for most communication adapter applications
- Suitable for most 8 bit slave IO peripheral applications
- Unique and flexible Card ID assignment
- Supports POS registers
- Four POS register bit outputs for system configuration
- Resource relocation capability to avoid address conflict
- Dual resource relocators to support multiple peripherals per card
- Sophisticated Card Channel Ready signal generator
- On chip system wait state generator
- Low power CMOS technology
- 68 pins PLCC package

The 82C575 is a highly integrated Microchannel™ compatible interface chip for use in personal computer applications compatible with the IBM PS/2 standard. It supports the Microchannel™ compatible interface to most of the 8 bit IO slave devices. The adapter IO address can be programmed during the setup procedure, this resource relocation capability avoids adapter address conflicts. The interrupt level can also be selected via software. The on-chip wait state generator allows the user to optimize the system bus timing to his/her specific needs. A unique Card ID generator does not require any external components. All these features greatly simplify the design of a circuit to interface to the Microchannel™ compatible bus.

The 82C575 supports application markets such as intelligent Modems, SDLC/BISYNC/UART adapter card applications, instrumentation, etc. The dual resource relocater provides the capability to support multiple peripheral system with a maximum of 32 IO address space. The 82C575 is fabricated using advanced CMOS technology and is packaged in a 68 pin PLCC.

* IBM is a trademark of International Business Machine corporation.

Figure 1. 82C575 Functional Block Diagram
Complete 3270 Terminal Controller on a single chip
- High speed microengine (10 MIPS) with 64K Bytes of Memory, 32K of I/O, and 128K of Font
- Unique 3-way arbiter to evenly balanced memory cycles
- Flexible display list processor for soft screen formats, multiple windows, multiple interlaced and non-interlaced displays
- Supports both color and monochrome monitor up to 60MHz dot clock
- 16mA Centronics™ parallel interface
- Supports individual scan line display and random scan line
- Light-pen interface
- Supports all 3270 modes and receives 3299 packets
- User-definable screen formats:
  - Color remapping and background color
  - Variety of Rules: cross-hair, vertical and horizontal
  - Overscan
- User definable Character size: 5–16 wide by 1–32 pixels high
- Download feature for more economical solution
- Programmable wait-states for slow peripherals
- Supports both AT- and PS/2-Compatible style keyboards
- EEPROM support
- CMOS technology in 144-pin PFP package

Figure 1. 82C578 Application Block Diagram
The 82C578 is a highly-integrated single chip processor to be used to design 3270 Display Stations such as 3191 and 3192-compatible display terminals. It has all necessary logic to handle 3270 coax protocol, coax transmitter/receiver, video sync generation, 3270 attribute, light-pen, keyboard, Centronics compatible parallel interface, security keylock, buzzer control, and many more. A complete 3270-compatible terminal consists of 2 buffer SRAM, 1 font EPROM, 1 configuration EEPROM, a transformer, an LS374 to drive the RGBI signals, and an LS125 for the buzzer.

### Ordering Information

<table>
<thead>
<tr>
<th>Order Number</th>
<th>Package Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>P82C578</td>
<td>144-pin Plastic Flat Pack</td>
</tr>
</tbody>
</table>

### Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>V_{CC}</td>
<td>7.0</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Input Voltage</td>
<td>V_I</td>
<td>-0.5</td>
<td>5.5</td>
<td>V</td>
</tr>
<tr>
<td>Output Voltage</td>
<td>V_O</td>
<td>-0.5</td>
<td>5.5</td>
<td>V</td>
</tr>
<tr>
<td>Operating Temperature</td>
<td>T_{OP}</td>
<td>-25</td>
<td>85</td>
<td>°C</td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>T_{STG}</td>
<td>-40</td>
<td>125</td>
<td>°C</td>
</tr>
</tbody>
</table>

**Note 1:** Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions described under Operating Conditions.

### Normal Operating Conditions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>V_{CC}</td>
<td>4.75</td>
<td>5.25</td>
<td>V</td>
</tr>
<tr>
<td>Ambient Temperature</td>
<td>T_A</td>
<td>0</td>
<td>70</td>
<td>V</td>
</tr>
<tr>
<td>Power Supply Current</td>
<td>I_{CC}</td>
<td></td>
<td>50</td>
<td>mA</td>
</tr>
<tr>
<td>Input Low Voltage</td>
<td>V_{IL}</td>
<td>-0.5</td>
<td>0.8</td>
<td>V</td>
</tr>
<tr>
<td>Input High Voltage (except X1, DX1)</td>
<td>V_{IH}</td>
<td>2.0</td>
<td>V_{CC} + 0.5</td>
<td>V</td>
</tr>
<tr>
<td>Input High Voltage (X1, DX1)</td>
<td>V_{IH}</td>
<td>3.5</td>
<td>V_{CC} + 0.5</td>
<td>V</td>
</tr>
<tr>
<td>Output Low Voltage (note 2)</td>
<td>V_{OL}</td>
<td>0.4</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Output High Voltage (note 2)</td>
<td>V_{OH}</td>
<td>2.4</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Input Leakage Current</td>
<td>I_{IL}</td>
<td>-10</td>
<td>10</td>
<td>μA</td>
</tr>
<tr>
<td>Output Tri-State Leakage</td>
<td>I_{OL}</td>
<td>-10</td>
<td>10</td>
<td>μA</td>
</tr>
<tr>
<td>Input Capacitance (F_C = 1MHz)</td>
<td>C_{IN}</td>
<td>10</td>
<td></td>
<td>pF</td>
</tr>
<tr>
<td>Output Capacitance</td>
<td>C_{OUT}</td>
<td>20</td>
<td></td>
<td>pF</td>
</tr>
<tr>
<td>I/O Capacitance</td>
<td>C_{I/O}</td>
<td>20</td>
<td></td>
<td>pF</td>
</tr>
</tbody>
</table>

**Note 2:** I_{OL} = 16mA, I_{OH} = -2mA for pins PPD0-7, SDATA0-15  
I_{OL} = 8mA, I_{OH} = -2mA for pins SAD0-14, MCS1-2, SWR, SRD, EXTINTR, RQT, EXTIO  
I_{OL} = 4mA, I_{OH} = -2mA for all other pins.
82C601
SINGLE CHIP PERIPHERAL CONTROLLER

- 100% Compatible with IBM PC XT/AT™
- Two 16450-Compatible UARTs
- One IBM PC XT/AT-Compatible Enhanced Parallel
- ADAPTER mode functions:
  - Game Port Decodes
  - Select Pins for Serial & Parallel ports
- MOTHERBOARD mode functions:
  - IDE Interface
  - Real-Time Clock Chip Select
  - General Purpose Chip Select
- Power Saving & Power Down Modes
- 16mA and 24mA Output Drivers
- Schmitt Trigger RESET Input
- Internal Address Decoders
- EISA Ready (MOTHERBOARD mode)
  - Relocatable Ports
  - Relocatable IRQ
  - Interrupt Sharing Capability
- Low Power CMOS
- 80-pin PFP or 84-pin PLCC packages

The 82C601 features two 16450-compatible UARTs, an enhanced parallel port, an IDE hard disk interface and chip selects (MOTHERBOARD mode) or select pins and Game port decodes (ADAPTER mode).

ADAPTER mode where the base addresses are determined by the select pins.

MOTHERBOARD mode where all the ports are relocatable, and power management that includes power down for each port, oscillator disable, and chip power down using the PWRGD pin.

The host interface is PC-compatible, i.e. D0-D7, A0-A9, IOR, IOW, AEN, INTR1, INTR2, INTR3, INTR4, and RESET, and can be connected directly to the bus. The system bus interface buffers (D0-D7, INTR1-4) are capable of sinking 24mA, the parallel port interface signals are capable of sinking 16mA.

Figure 1. 82C601 Block Diagram
### Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>$V_{CC}$</td>
<td>3.0</td>
<td>7.0</td>
<td>V</td>
</tr>
<tr>
<td>Supply Current</td>
<td>$I_{CC}$</td>
<td>tbd</td>
<td>tbd</td>
<td>mA</td>
</tr>
<tr>
<td>Input Voltage</td>
<td>$V_I$</td>
<td>-0.5</td>
<td>5.5</td>
<td>V</td>
</tr>
<tr>
<td>Operating Temperature</td>
<td>$T_A$</td>
<td>0</td>
<td>70</td>
<td>°C</td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>$T_{STG}$</td>
<td>-40</td>
<td>125</td>
<td>°C</td>
</tr>
</tbody>
</table>

### 82C601 DC Characteristics

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Test Condition</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{CC}$</td>
<td></td>
<td>4.57</td>
<td>5.0</td>
<td>5.25</td>
<td>V</td>
</tr>
<tr>
<td>$I_{CC}$</td>
<td>PWRGD active, 1.8432MHz Osc. is on</td>
<td>ISTBY</td>
<td>tbd</td>
<td>tbd</td>
<td>mA</td>
</tr>
<tr>
<td>ISTBY</td>
<td>Standby current without clocks, @V$_{CC}$ MIN, PWRGD is inactive</td>
<td>tbd</td>
<td>tbd</td>
<td>tbd</td>
<td>μA</td>
</tr>
<tr>
<td>$I_{OL}$</td>
<td>$V_{OL\ MAX} = 0.4V$</td>
<td>2.0</td>
<td>8.0</td>
<td>16</td>
<td>mA</td>
</tr>
<tr>
<td>$I_{OH}$</td>
<td>$V_{OH\ MIN} = 2.4V$</td>
<td>-0.2</td>
<td>-1.0</td>
<td>-8.0</td>
<td>mA</td>
</tr>
<tr>
<td>$I_{IL}$</td>
<td>$V_{CC\ MAX}, V_{IL} = 0.4V$, all inputs</td>
<td>-20</td>
<td>μA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{IH}$</td>
<td>$V_{CC\ MAX}, V_{IH} = 2.7V$, all inputs</td>
<td>-20</td>
<td>μA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{IL}$</td>
<td>All inputs</td>
<td>0.8</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{IH}$</td>
<td>All inputs</td>
<td>2.0</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{OL}$</td>
<td>$I_{OL\ MAX}, V_{CC\ MIN}, V_{IL\ MAX}, V_{IH} = 2V$</td>
<td>0.4</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{OH}$</td>
<td>$I_{OH\ MAX}, V_{CC\ MIN}, V_{IL} = 0.5V, V_{IH} = 2V$</td>
<td>2.4</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Ordering Information

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Package Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>P82C601</td>
<td>84 PLCC</td>
</tr>
<tr>
<td>F82C601</td>
<td>80 PFP</td>
</tr>
</tbody>
</table>
82C710 PC-AT MULTIFUNCTION FLOPPY CONTROLLER

- Low Power Advanced 1.5µ CMOS Technology, 100 QFP Package
- 16450-Compatible Serial Port
- Enhanced Bi-Directional Parallel Port with 16 mA Output Drive
- General Purpose Programmable Chip Select
- PS/2-Type Mouse Port Logic With Driver Support
- IDE Interface For Embedded AT & XT Hard Disk Drives

- Integrated Floppy Subsystem
  - µPD72065B-Compatible Floppy Controller
  - Analog PLL with Transfer Rates Up To 1 Mbits/s
  - 48 mA Floppy Drive Interface Buffers
  - Programmable Precompensation Modes
- 100% IBM PC-XT/AT Compatible Register Set
- 16 mA PC-XT/AT Host Interface Drive Capability
- Complete On-Board Power Management Features

**Functional Block Diagram**
The 82C710 is a single chip offering the complete I/O solution for the PC-XT & PC-AT motherboard environments today. The 82C710 provides the functionality of a 16450-compatible UART, which when coupled with a 145406 and a 1488 results in the implementation of a complete PC-XT/AT serial port. The parallel port is just like the one on the PC-XT/AT and supports the PS/2-like bi-directional mode of operation. In addition it supports a drive capability of 16 mA, which alleviates the need for external buffers. A PS/2-like mouse port is provided, along with the drivers necessary to support it in a PC-XT/AT environment. The IDE interface logic needed on the host end to support embedded XT/AT hard disk drives is provided by the 82C710, thereby contributing to lower chip count on the motherboard. A complete floppy subsystem consisting of a μPD72065B floppy core, an analog data separator, capable of transfer rates up to 1 Mbits/s and the host interface registers, is on-board in the 82C710. The 82C710 provides complete power management, and software configurability, thus providing the most optimum solution of its kind in the market today.
**82C780 MICRO CHANNEL-COMPATIBLE HARD DISK CONTROLLER**

- Low Power advanced 1.5µ CMOS technology, 144 QFP package
- 5 volt single power supply
- On board Micro Channel™ Compatible Arbitration & Bus Acquisition logic
- On board Fixed Disk POS registers & programmable Card ID support
- Programmable burst length for DMA transfers
- Supports ST506 Fixed Disk register file for command & status
- Slave DMA controller supports up to 5 Mbytes/s microchannel bandwidth
- Capability to address up to 64K of local buffer memory (static RAMs)

- NRZ Disk Data rates up to 15 Mbits/s
- Provides 16-bit CRC and 32/48-bit ECC with hardware correction
- Programmable Disk Sequencer RAM (30 x 4) bytes
- Supports 8751 & 68HC11-compatible microcontrollers
- Provides support for microcontroller access of local buffer
- Supports 1:1 interleave
- 48 mA configurable I/O port for disk control signals

---

**Figure 1. 82C780 Block Diagram**
The 82C780 is a single chip hard disk controller for Micro Channel based IBM PS/2™-Compatible personal computers. It consists of three main blocks, viz. the microchannel interface block which controls the microchannel arbitration and bus acquisition, the data manager block which controls the transfer of data between the local buffer memory and the host or disk and the formatter block which controls the disk sequencing process as well as the interface to the local microprocessor. When used in conjunction with the 82C784, it facilitates the implementation of a low cost Fixed Disk Adapter for the PS/2-Micro Channel-Compatible environment. This solution optimizes board space, cost savings, while providing increased performance. The high level of integration requires only a microcontroller like 8751, microcode ROM and a pair of buffers in addition to realize the complete Fixed Disk Adapter. Also the flexibility of the 82C780 & 82C784, results in simultaneous handling of MFM, 2,7 RLL and even ESDI type of disk drives.
82C781 HARD DISK MICRO CHANNEL INTERFACE CHIP

- Low power advanced 1.5μ CMOS technology
- On-board Micro Channel™ Compatible Arbitration Logic
- On-board Bus Acquisition Logic
- On-board POS 102 and 103 register
- Provides CARD ID read controls
- Provides programmable address select capability through the POS 104 and 105 registers

Functional Description:

The 82C781 Hard Disk Micro Channel Compatible Interface Chip provides the interface between the Micro Channel bus and the hard disk controller or other DMA/IO slave-oriented peripherals.

When used in a hard disk mode, it works in conjunction with the 82C782 Hard Disk Data Manager Chip to facilitate bus acquisition and DMA transfers. It also decodes the bus addresses and status (M/IO, S0, S1) for I/O slave reads. When used in the general purpose mode, it will work in conjunction with other DMA or I/O slave peripherals (as long as the handshake requirements are met) to provide the Micro Channel interface functions.

Together with the 82C782, a disk formatter and a data separator/encoder, the 82C781 provides a very cost-effective and high-performance implementation of the Fixed Disk Adapter for systems compatible to the PS/2 environment. On the other hand, the 82C781 provides the Micro Channel interface for other DMA/IO slave oriented peripheral adapters, thus allowing the designer to concentrate on the main task of adapter design.

Figure 1. 82C781 Block Diagram
82C782 HARD DISK DATA MANAGER

- Low power advanced 1.5µ CMOS technology
- PS/2 Model 50/60-compatible
- On-board register file for command and status
- Slave DMA controller, max 2.5 MBytes/s to the host
- 8-/16-bit data pipeline to sustain high bus transfer rates
- On-board address generation for local buffer
- Provides address generation during local CPU buffer accesses, with optional auto-increment capabilities

Functional Description:

The 82C782 Hard Disk Data Manager Chip provides the DMA, buffer management and register file functions for the Fixed Disk Adapter in the PS/2-Micro Channel™ environment. The slave DMA controller is responsible for transfer of data between the disk and local buffer and also between the local buffer and the host. It ensures an interleaved data transfer between disk and host, and hence facilitates a 1:1 interleave capability. It operates at 10MHz and supports up to 64K of direct static RAM.

Figure 1. 82C782 Block Diagram
addressing capability. It also provides the PS/2-Compatible register file of Control, Status, Attention and Interrupt Status register.

The 82C782 works in conjunction with the 82C781 and a local microcontroller to provide the data path functions between the disk and the host. This, combined with a disk formatter and a data separator/endec, results in a low-cost Fixed Disk Adapter implementation for systems compatible with the PS/2 environment.
82C784 MFM/RLL Data Separation & ENDEC

- Low Power advanced 1.5μ CMOS technology
- Onboard 5 Mbits/s MFM(1,3) encoder/decoder
- Onboard 7.5 Mbits/s RLL(2,7) encoder/decoder
- Synchronous start-up Phase-Locked Oscillator (PLO)
- MFM Write Precompensation with built in delay line
- De-glitched Read/Reference Clock output

The 82C784 provides the Data Separation function and a user selectable MFM or 2,7RLL encode/decode function, for the Disk Data Path. When used in conjunction with the 82C780, it results in the implementation of a low cost Fixed Disk Adapter for the PS/2™ Micro Channel™ Compatible environment and greatly reduces board space, while enhancing the performance.

Figure 1. 82C784 Block Diagram
The 82C784 boasts of a high level of integration by supporting both the MFM & RLL encode/decode schemes, along with the synchronous start-up Phase Locked Oscillator and the differential driver/receiver pairs for the disk data path signals. The advanced architecture also results in the use of a minimum number of passive components.
OC8281
NEATsx™ PC AT®-COMPATIBLE BIOS

- Fully compatible with the IBM™ AT BIOS
- Optimized for performance with the CS8281 NEATsx CHIPSet™
- Includes Keyboard Controller BIOS
- Supports 80386SX processor
- Supports CPU speeds up to 20 MHz
- SETUP embedded in BIOS
- Built-in support for CHIPS Multifunction Controllers
- Developed using Clean-Room Methodology
- Easy customization of key BIOS parameters
- Built-In Development/Debug Support
- Total Hardware/Software Support

The OC8281 New Enhanced AT-Compatible (NEATsx) Basic Input/Output System (BIOS) is an enhanced, high performance product that is used with the CS8281 NEATsx CHIPSet to provide an integrated hardware and software solution. The BIOS is fully compatible with the IBM AT BIOS. It provides all of the standard features, including support for:

- 80386sx processor and 80387sx math coprocessor operating at clock speeds from 6 MHz to 20 MHz
- 84, 101, or 102 key keyboards
- High and low capacity 5.25-inch or 3.5-inch diskette drives
- Monochrome and CGA video adapters
- Power-on self test diagnostics

BIOS Extensions

The BIOS utilizes the extended capabilities of the CS8281 CHIPSet to provide the user with enhanced functionality and better performance. The BIOS is also designed to be customized by the OEM and to be easily used in the development/debug process. The additional functions include support for:

- 82C206 Integrated Peripheral Controller
- 82C601, 82C604, and 82C605 Multifunction Controllers
- Embedded SETUP program for machine configuration
- Moving BIOS to shadow RAM to improve performance
- Dynamic memory sizing
- Setup of CHIPSet EMS registers

Complete BIOS Solution

The OC8281 BIOS is available in two forms to best meet the needs of the OEM. The SK8281 BIOS Software Kit provides a production-ready master copy of the system BIOS, a keyboard controller BIOS, and utility programs to customize the BIOS and support the development/debug process. The SC8281 BIOS Source Kit provides the source code and documentation for the system and Keyboard Controller BIOS, as well as all support utilities.

All CHIPS BIOS products are designed to be customized to meet OEM requirements. A BIOS modification utility program is provided in both the software and source kit. It allows many common modifications of BIOS and CHIPSet configuration parameters, including the fixed disk table, the default CMOS values, and the sign-on message. This provides a method for an OEM to customize the BIOS without requiring access to the source code.

The consistent, modular structure of CHIPS' BIOS products allows creation of additional modules to support custom applications.
Once a module is developed, it can be integrated into the BIOS with minimal effort. CHIPS also provides in-house customization services.

CHIPS system BIOS products are designed with built-in support to aid in the development/debug process. The BIOS is designed to allow the CHIPSet registers to be loaded from saved information during power-up. The registers and their values that will be loaded can be controlled by a program that is included in the software kit.

**Clean Room Methodology**

The BIOS was developed using a clean-room methodology that helps ensure CHIPS BIOS products do not infringe on any applicable copyrights. The methodology used is well documented and is available for review.

**Total Hardware/Software Support**

CHIPS offers complete hardware and software support for customers using the CS8281 CHIPSet with the BIOS. The CHIPSet together with the BIOS have been extensively tested for quality, reliability and compatibility. CHIPS has an in-house compatibility test department that tests all CHIPS BIOS products using industry standard software and hardware. CHIPS has a technical support staff available to assist in resolving any hardware or software problems that may arise.

**Ordering Information**

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>OC8281</td>
<td>NEATsx BIOS (Label)</td>
</tr>
<tr>
<td>CB8281</td>
<td>CS8281 NEATsx CHIPSet with OC8221 BIOS (Label)</td>
</tr>
<tr>
<td>SK8281</td>
<td>NEATsx BIOS Software Kit</td>
</tr>
<tr>
<td>SC8281</td>
<td>NEATsx BIOS Source Kit</td>
</tr>
</tbody>
</table>

CHIPS BIOS products are licensed on a per copy royalty basis. A CHIPS BIOS Object Code or Source Code license must be signed and returned before ordering a CHIPS BIOS product. A software kit or source kit can then be ordered to obtain a master copy of the BIOS. For each BIOS ordered, the OEM receives an EPROM label and is entitled to make one copy of the BIOS from the master.

To obtain further information contact Chips and Technologies, Inc. or your local sales representative.
**DK82C611/82C612**  
*MicroCHIPSTM Development Kit*

- Provides general-purpose Micro Channel™-Compatible Interface with Large prototyping area
- Evaluate CHIPS 82C611 or 82C612 MicroCHIPs
- Saves time in prototyping your adapter design
- Contains 82C611 and 82C612 with commonly used support circuitry consisting of:
  - I/O and Memory Address Decode PAL sockets
  - Data Bus Buffers (for 8- and/or 16-bit operation)
  - Address Latches for all 24 address lines
  - ID driver for any 16-bit ID value

**Overview**
The DK82C611/82C612 is designed to facilitate both the evaluation process for the CHIPS 82C611 or 82C612 and the design process of your adapter circuitry. This is accomplished by combining a pre-wired general purpose interface to the Micro Channel with a generous amount of prototyping area.

The DK82C611/82C612 consists of an 82C611 or 82C612 MicroCHIP, data bus buffers for 8-bit operation (socket provided for optional buffer 16-bit operation), sockets for memory and I/O address decode PALs and sockets for optional address latches for all 24 address lines.

![Figure 1. DK82C611/82C612 Block Diagram](image-url)
Because we have provided the majority of the interface to the Micro Channel, you save time and effort. You can use our circuit design in your final product, or you may wish to optimize it further. In any case, the DK82C611/82C612 is an optimal vehicle for getting started.

The prototyping area of the DK82C611/82C612 is based on the proven "pads and planes" pattern developed by Vector Electronic—specialists in the field of prototyping boards. This pattern provides a maximum of noise immunity and flexibility in component type and placement. Wire-wrap and solder techniques may be used equally well. The board is twice the height of a normal Micro Channel card to provide extra room for prototyping. However, it may optionally be converted to a standard height card.

The standard Micro Channel brackets are provided. The rear of the card has a pattern useful for mounting I/O connectors and the rear bracket has punch-outs to accommodate a wide variety of connectors.
HIGH-END CHIPSet SOLUTIONS
CS8231: TURBO CACHE-BASED 386/AT CHIPS
82C301 BUS CONTROLLER
82A303 HIGH ORDER ADDRESS BUFFER
82A304 LOW ORDER ADDRESS BUFFER
82B305 DATA BUFFER
82A306 CONTROL BUFFER
82C307 INTEGRATED CACHE/DRAM CONTROLLER

Figure 1. Chips Turbo 386/AT Cache Based System Block Diagram

The CS8231 TURBO CACHE BASED 386/AT CHIPS is a seven chip VLSI implementation of most of the system logic to implement a CACHE BASED iAPX 386 based system. The CHIPS is designed to offer a 100% AT™ compatible integrated solution. The flexible architecture of the CHIPS allows it to be used in any iAPX386 based system design, such as CAD/CAE workstations, office systems, industrial and financial transaction systems.

The CS8231 CHIPS combined with CHIP’s 82C206, Integrated Peripherals Controller, provides a complete PC AT-compatible system using only 40 components plus memory devices.

The CS8231 CHIPS consists of one 82C301 Bus Controller, one 82C307 Integrated CACHE/DRAM controller, one each of 82A303 and 82A304 Address Bus Interfaces, two 82B305 Data Bus Interfaces, and a 82A306 Control Signal Buffer.

The CHIPS supports a local CPU bus, a 32-bit system memory bus, and AT buses as shown in the system diagram below. The 82C301 and 82A306 provide the generation and synchronization of control signals for all buses. The 82C301 also supports an independent AT bus clock, and allows for dynamic selection of the processor clock between the 16MHz, 20MHz, or 25MHz clocks and the AT bus clock. The 82A306 provides buffers for bus control signals in addition to other miscellaneous logic functions.
The 82C307 is a high performance and high integration CACHE/DRAM controller designed to interface directly to the 80386 microprocessor. It maintains frequently accessed code and data in high speed memory, allowing the 80386 to operate at its maximum rated frequency with near zero waitstates. By integrating DRAM control functions on-chip, it supports simultaneous activation of cache and DRAM access, thereby minimizing the cache miss cycle penalty. It has hardware support to allow the user to designate up to four blocks (of variable size from 2KB to 128KB) of main memory as non-cacheable address space. This feature is important for compatibility issues when operating in a multiprocessing or LAN environment, or where dual-port memory is used, and to designate certain regions of video RAM as non-cacheable. This feature eliminates the need to use very fast PALs externally to decode non-cacheable regions and gives the user much more flexibility. Optional EDC support logic is integrated on to the 82C307 which allows it to interface to any of the generically available 32-bit Error Detection and Correction Circuits to realize a highly reliable memory subsystem.

Cache coherency is maintained during DMA cycles by channeling all accesses through the cache controller logic. During DMA read operations, the cache RAM is not accessed and data is retrieved from the main memory. During DMA write operations, if a cache hit is detected, the cache RAM is updated and the corresponding tag validated. Cache coherency is maintained at all times, with no performance penalty. The 82C307 is available in a 100 pin PFP package.

The 82A303 and 32A304 interface between all address buses, and the addresses needed for proper data path conversion. Two 82B305 are used to interface between the local, system memory, and at data buses. In addition to having high current drive, they also perform the conversion necessary between the different sized data paths.
CS8233: PEAKset/386™
82C311 CPU/CACHE/DRAM CONTROLLER
82C315 BUS CONTROLLER
82C316 PERIPHERAL CONTROLLER

- 100% IBM® PC AT®-Compatible CACHE BASED 386/AT Compatible CHIPSet
- Supports 16, 20, 25, 33 and 40 MHz 80386 based Systems
- Independent clock to support correct AT bus timing (SYNCS/ASYNC AT bus clock option)
- Flexible architecture allows usage in any iAPX 386™ design
- A complete 386/AT CACHE BASED PC AT now requires only 19 IC's plus memory
- Integrates Cache Directory and CPU/CACHE/DRAM CONTROLLER on a single chip to provide PEAK Integration and PEAK performance
- Integrated CPU/CACHE/DRAM Controller enhances 80386 CPU and memory system performance
  - Averages to nearly zero wait state memory access
  - Zero wait state non-pipelined/pipelines read hit access
  - Zero wait state non-pipelined/pipelined write access
  - Buffered-write through DRAM update scheme to minimize write cycle penalty
- Supports 32KB, 64KB, and 128KB two-way set associative cache organization
  - 64 byte line size
  - 4 byte sub-line size with associative valid bit
  - Supports 4 blocks (of variable size
- 4KB to 4M) of main memory as non-cacheable address space
- Supports caching of data and code
- Supports control mechanism for preventing unnecessary disturbance of cache contents during I/O operation
- Tightly coupled 80386 interface
  - Designed to interface directly with the 80386
  - Supports 16, 20, 25, 33, and 40 MHz operation
  - Integrated support for 80387 and Weitek 3167 co-processor
- DRAM Controller supports page mode operation
- Flexible memory architecture
  - Supports memory configurations up to 128 MB
  - Programmable wait states
  - Supports 256K, 1MB, and 4MB DRAMs in configurations of up to 4 blocks and 8 banks
  - Supports static column mode DRAMs
  - Supports staggered RAS during refresh
  - Supports hidden refresh and burst refresh
  - Supports 256K/512K/1M PROMs
- Supports shadowing of BIOS EPROMs
- Cache hit rate up to 99%
- Includes interface logic to support the 82C636 Power Control Unit (PCU) for very high-performance 386/AT based laptops and portables

The CS8233 PEAKset/386™ is a three chip VLSI implementation of most of the system logic required to implement a CACHE BASED iAPX 386™ based system. The CHIPSet is designed to offer a 100% PC AT®-compatible integrated solution. The flexible architecture of the CHIPSet allows it to be used in any iAPX386™ based system design, such as CAD/CAE workstations, office systems, industrial and financial transaction systems.
The CS8233 PEAKset/386™ provides a complete CACHE BASED 386/AT system using only 19 components plus memory devices.

The CS8233 PEAKset/386™ consists of one 82C311 CPU/CACHE/DRAM Controller, one 82C315 Bus Controller, and one 82C316 Peripherals Controller.

The CHIPS set supports a local CPU bus, a 32-bit system memory bus, and AT bus as shown in the system diagram.

**82C311 CPU/CACHE/DRAM Controller**

The 82C311 CPU/CACHE/DRAM Controller provide the generation and synchronization of control signals for all buses. The 82C311 also supports an independent AT bus clock, and allows for dynamic selection of the processor clock between the 16MHz (or 20MHz, or 25MHz, or 33MHz, or 40MHz) clock and the AT bus clock.

The 82C311 also contains a high performance and high integration CACHE/DRAM controller designed to interface directly to the 80386 microprocessor. It maintains frequently accessed code and data in high speed memory, allowing the 80386 to operate at its maximum rated frequency with near zero waitstates. By integrating DRAM control functions on-chip, it supports simultaneous activation of cache and DRAM access, thereby minimizing the cache miss cycle penalty. It has hardware support to allow the user to designate up to four blocks (of variable size from 4KB to 4MB) of main memory as non-cacheable address space. This feature is important for compatibility issues when operating in a multiprocessing or LAN environment, or where dual-port memory is used, and to designate certain regions of video RAM as non-cacheable. This feature eliminates the need to use very fast PALs externally to decode non-cacheable regions and gives the user much more flexibility.

The 82C311 Cache Controller supports a two-way set associative cache architecture and cache sizes of either 32KB, 64KB or 128KB. It implements a buffered-write thru scheme and a Least Recently Used (LRU) replacement algorithm.

**82C315 Bus Controller**

The 82C315 Bus Controller contains the data buffers used to interface between the local, system memory and AT data buses. In addition to having high current drive, they also perform the conversion necessary between the different sized data paths. The 82C315 also includes all the interface logic required to directly interface to the 80387 and Weitek 3167 co-processors with no additional discrete logic required.

**82C316 Peripheral Controller**

The 82C316 Peripheral Controller contains the address buffers used to interface between all address buses and the addresses needed for proper data path conversion. It also contains an equivalent 82C206 Integrated Peripheral Controller which incorporates two 8237 DMA controllers, two 8259 Interrupt controllers, one 8254 Timer/Counter, one MC146818 Real Time Clock, 74LS612 memory mapper, in addition to several other TTL/SSI interface logic chips.

The 82C311, 82C315, and the 82C316 are all available in 160 pin PFP packages.
82C321, 82C322, 82C223, 82C325, 82C226, 82C607, 82C452
CHIPS/280™: COMPLETE IBM® PS/2™ MODEL 80-COMPATIBLE CHIPS™

- 100% IBM PS/2 Model 80 Compatible Chipset
- Supports 20, 25 and 33 MHz 80386-based Systems
- Complete IBM PS/2 Model 80 Compatible Motherboard requires only 66 components plus memory
- Available as CMOS PFP Components

SYSTEM LOGIC CS8238 CHIPSet

- Asynchronous CPU, DMA and Micro Channel™ Operation
- Advanced Page/Interleave Memory Controller with Integrated Bad Block Remapping Capability, Shadow RAM and LIM EMS 4.0 Support
- Supports 4Mb DRAMs

- Slow DRAMs at high CPU clock speeds, without wait state penalty: 0.5 to 0.7 wait states with:
  - 80ns DRAMs @ 20MHz
  - 80ns DRAMs @ 25MHz
  - 60ns DRAMs @ 33MHz

- Integrated Lotus®-Intel®-Microsoft® Expanded Memory Specification (LIM EMS 4.0) Memory Controller expandable to full LIM EMS 4.0 specification with 8 register sets of 64 mapping registers
- High-performance Matched Memory interface for Micro Channel Memory Adapters at 20MHz, 25MHz and 33MHz
- PS/2 Model 80 Compatible Address Recovery Logic
- User-Programmable I/O Decodes

![CHIPS/280 Block Diagram](image-url)
CHIPS/280 is a 7-chip, Enhanced CMOS implementation of most of the system logic necessary to implement IBM PS/2 Model 80 compatible personal computers. CHIPS/280 enables OEMs to offer PCs that are more functional, more integrated and higher in performance than IBM's Model 80.

CHIPS/280 includes the CS8238 System Logic CHIPSet, the 82C607 Multi-Function Controller with an Analog FDC Data Separator and a NS16550-compatible serial port, and the Enhanced Gate-Level Compatible 82C451 VGA chip. With these 7 VLSI devices, it requires only 66 additional components plus memory to implement superior PCs to IBM's models.

**System Logic CS8238 CHIPSet**

The CS8238 System Logic CHIPSet consists of the 82C321 CPU and Micro Channel Controller, the 82C322 Page/Interleave and EMS Memory Controller, the 82C223 DMA Controller, the 82C325 Data/Buffer Controller and the 82C226 System Peripherals Controller. The 82C321 is available in a 100-pin PFP, the 82C322 and the 82C225 are available in a 144-pin PFP, and the 82C223 and 82C226 are available in both a 84-pin PLCC and 100-pin PFP packages.

The 82C321 CPU and Micro Channel Controller manages the system timing for the asynchronous 80386 CPU, DMA and Micro Channel cycles. It supports CPU clock speeds of 20, 25 and 33MHz. It supports all Micro Channel cycles, along with Matched Memory and Fast VGA cycles at 16, 20, 25 and 33MHz. It includes state machines for command and control logic signal generation, DMA and refresh logic control.

The 82C322 Page/Interleave and EMS Memory Controller provides an interleaved memory subsystem design with page mode operation. It supports 4 memory banks, with memory configurations from 1MB to 16MB. While operating under DOS, memory above 1MB can be treated as EMS memory, improving significantly the value of the large memory organizations of the OS/2 era. The on-chip EMS logic provides 4 mapping registers; however, with external EMS mappers, the full LIM EMS 4.0 specification with 8 sets of 64 mapping registers can be implemented. It supports static column DRAMS and shadow RAM BIOS. It contains on-board I/O decode logic and IBM PS/2 Model 80-compatible Address Recovery Logic.

The 82C223 DMA Controller provides 8 DMA channels for slave devices and the Central Arbitration Control Point (CACP) for the entire system. Each DMA Channel has 24-bit address capability and can perform 8-bit or 16-bit transfers. It also supports Virtual DMA so that DMA Channels 0 and 4 can be used to service multiple DMA slaves by multiplexing the DMA Channels between the arbitration levels assigned to those slaves. It supports Multiple Bus Masters via the CACP arbitrator and control signals which enable Bus Masters to monitor the readiness and data size of other adapters and system board components. The Bus Arbitration logic includes protection mechanisms against error conditions, like burst-mode devices not relinquishing the bus within the specified time.

The 82C325 Data Buffer/Controller provides high speed bus sizing and conversion to enable the use of low speed DRAMs at high clock speeds. It contains system POS registers, and NMI as well as DRAM parity generation and detection logic. User-programmable I/O ports, 82C607 Decode Signals, and 82C451 VGA Setup and Enable Signals are also contained in the 82C325.

The 82C226 System Peripherals Controller integrates PS/2-compatible peripherals in one compact package, with an optimized bus interface to the Peripheral Bus. It includes two
8259-compatible interrupt controllers, one 8254-compatible timer, one 146818-compatible real-time clock, 114 bytes of CMOS battery back-up SRAM and one PS/2-compatible Bi-directional Parallel Port.

**Graphics**

The 82C452 Gate Level-compatible VGA provides 100% VGA-compatible graphics with backwards compatibility to EGA, CGA, MDA and Hercules. In VGA Graphics modes, it provides resolutions from 320 x 200 with 256 colors to 640 x 480 with 16 colors. In VGA text mode, it supports fonts up to 9 x 32. It supports all standard monitors — IBM PS/2 analog, Multi-frequency, EGA, CGA and Monochrome. The 82C452 boosts graphics performance with a tightly-coupled high performance interface to the CPU and a 16-bit memory interface. The 82C452 is packaged in a 144-pin PFP package.

**Peripheral Support**

The 82C607 Multi-Function Controller integrates additional PS/2-compatible peripherals in one compact package. It includes one NS16550 Compatible UART, an Analog Data Separator, POS registers and Glue Logic for a NEC® 765A Floppy Disk Controller. The 82C607 is available in a 68-pin PLCC package.

Additional components that complement CHIPS/280 are the MicroCHIPS™ for Micro Channel Adapters and EMS Mapper Chips. The 82C610 and 82C611 MicroCHIPS can be used for I/O intensive Micro Channel Adapters, while the 82C612 is applicable to Adapters that require Slave DMA support.
82C614 Bus Master MicroCHIP™

Highlights

- Single Chip Bus Master Interface for the Micro Channel™
- Transfer Rates up to 20 Megabytes per Second
- High Speed, Cost Effective Alternative to DMA Slaves
- Contains 4 DMA Channels with Integral FIFO Buffer
- Complete Micro Channel Interface Requires Just 1 Component
- Adapter Side has AT-like Structure for Ease of Interfacing
- 32 bit Address and 16 bit Data Support
- Supports New Micro Channel Features including:
  - Steaming Data Transfers
  - Data Parity Checking and Generation
  - Extended POS
  - Synchronous CHCK
- Compatible with Subsystem Control Block Architecture
- Four Programmable Decode Outputs Provided
- Eight Multi-Function Pins Provide Maximum Flexibility
- Jointly Developed by Chips and Technologies and IBM®
- Applications Include SCSI Host Adapters, Hard Disk Controllers, LAN Adapters, High Speed Communication Adapters, Modem/FAX Adapters and many more.
- 144 Pin Plastic Flat Pack

Figure 1. 82C614 MicroCHIPS Block Diagram
Overview

The 82C614 Bus Master MicroCHIP (Micro Channel Interface Part) is a single chip that contains all of the logic required on an adapter card to implement a Bus Master interface to the Micro Channel. It is intended to give bus mastering capabilities to adapter cards that would normally use the system DMA controller. The advantages of bus mastering vs. standard DMA include faster transfer rates (up to 4 times) and the ability to easily implement "full duplex" DMA. One of the goals of the 82C614 is to allow adapter card designers to take advantage of the performance improvements offered by bus mastering while remaining cost competitive with standard DMA slave designs.

The 82C614 has four complete DMA Channels. Each channel has DREQ and DACK signals on the local or adapter side to interface to standard peripherals. The local side also supports a full 16 bit data bus and up to 24 address lines. An integral 80 byte FIFO Buffer is provided to "speed match" peripherals to the Micro Channel and allow simultaneous transfers to occur on the Micro Channel and local sides for increased throughput. The DMA Channels are compatible with the newly defined Subsystem Control Block Architecture, including linked list chaining ability.

The 82C614 requires just one external '245 type transceiver to form the complete interface to the Micro Channel. It supports a full 32 bit address path and a 16 bit data path with parity generation and checking. It supports the new Streaming Data Procedure to achieve transfer rates up to 20 megabytes per second, which is four times the bandwidth available using the DMA controllers in existing systems.

The local side features an AT-like set of signals that ease in the interfacing of standard peripheral components, as well as providing a familiar environment for the designer to work with. Eight Multi-Function Pins are provided which may be programmed to provide a variety of useful functions. This allows the adapter side interface to be optimized for individual applications while eliminating external components.

The 82C614 provides four Programmable Decode outputs that allow an adapter card to also function as a slave. One of these outputs is optimized for large memory spaces, one for BIOS ROMs and the remaining two for I/O spaces. In addition, five more decode outputs are available on the multi-function pins.

In summary, the 82C614 Bus Master MicroCHIP is intended to make it easy for the designer to implement a high speed peripheral adapter using bus mastering instead of standard DMA, with no cost penalties. Because of the high level of integration provided by the 82C614, the design may require no external components to interface to standard peripheral chips, and only one component for the Micro Channel side. It supports the new features of the Micro Channel so that new designs will be in step with both today's and tomorrow's systems. New designs may never be DMA slaves again.

MicroCHIP is a trademark of Chips and Technologies, Inc. Micro Channel is a trademark of International Business Machines Corporation.
82C452 CHIPS Super VGA

- Fully IBM™ VGA Compatible at hardware, register and BIOS level.
- Dual Bus Architecture. Integrated interface to PC-Bus and Microchannel (CHIPS/250 and CHIPS/280).
- Single Chip Solution.
- Proprietary High Speed Interface to CHIPS/250 and CHIPS/280 Systems.
- Supports 8 and 16 bit CPU interface.
- Graphics Cursor with transparency.

CPU Interface
82C452 has a strap option to select the PC-Bus Interface or the Microchannel Interface. All control signals for both the interfaces are integrated on the single chip.

82C452 supports both 8 and 16 bit CPU interface. The 16 bit interface can be independently enabled/disabled for memory and I/O cycles. On reset, the chip is configured for 8 bit cycles. The 16 bit interface for I/O cycles is restricted to the index/data pair of registers. This includes the Sequencer, Graphics Controller, CRT Controller and the Attribute Controller. All other registers are always treated as 8 bit ports.

If the 16 bit interface is selected, then software can still execute 8 bit cycles. This ensures compatibility with old software.

All I/O cycles are completed without wait states. Memory cycles are arbitrated using an intelligent algorithm and is completed in the fastest possible time.

BIOS ROM Interface
In the PC-BUS Interface, the 82C452 supports an external BIOS ROM. The ROM address is decoded and the ROMCS pin is asserted to enable ROM data to the CPU.
**Display Memory Interface**

The 82C452 supports a high speed page mode DRAM interface. This along with the 16 bit data path and intelligent CPU arbitration, can improve CPU performance by up to 8 times.

The 82C452 supports 256 KB, 512 KB and 1 MB of display memory as follows:

- 8 devices 64k*4 = 256KB
- 16 devices 64k*4 = 512KB
- 8 devices 256k*4 = 1MB

The entire display memory (256 Kbytes, 512 Kbytes or 1 Mbyte) is always available to the CPU in regular 4 plane mode, chained 2 plane mode and in super chained 1 plane mode.

The display memory control signals are derived from an independent clock (MCLK). For 120ns DRAMs, the MCLK frequency should be in the range of 30-33 MHz. This can support a 50 MHz (4 bits/pixel) video data stream. With 100ns DRAMs, the MCLK frequency can be up to 35-36 MHz. At this frequency, the average number of wait states for the CPU is reduced resulting in higher performance.

**Display Modes and Resolution**

82C452 supports a superset of all VGA display modes. The maximum display bandwidth is 200 Mbits/s — 25 MHz at 8 bit/pixel or 50 MHz at 4 bit/pixel. This translates to resolutions up to 640*480 in 256 colors (packed pixel mode), up to 960*720 in 16 colors (both planar and packed pixel mode) and up to 1280*960 in 4 colors (both planar and packed pixel mode).

**Extended Registers**

All functionality of the extended registers in 82C452 are disabled on reset. Before the extended registers can be written into, they must be enabled by two sets of control bits (disabled on reset). The Processor Latches in the Graphics Controller and the Attribute Flipflop are readable in the extended register space. No new bits are defined or any of the unused bits in the regular VGA registers are used.

**Graphics Cursor**

82C452 supports a 32 pixel wide and 512 pixel high hardware graphics cursor. The graphics cursor supports transparency and can be any arbitrary shape within the outline box. The hardware cursor is based on the definition of the graphics pointer in Microsoft Windows™. Use of the hardware cursor frees the CPU of the responsibility of managing the pointer in any graphics environment like Windows™ or Presentation Manager, leading to improved performance of the application programs.

**External Palette Interface**

The 82C452 supports programming an external palette DAC by decoding the CPU addresses and generating the READ and WRITE signals for the external palette.

The 82C452 is packaged in a 144 pin plastic flat pack (PFP).
82C480 8514/A-COMPATIBLE GRAPHICS CONTROLLER

- Fully Compatible with IBM® 8514/A at both register and software ('Adapter Interface' or AI) level
- Runs Windows and Presentation Manager for the 8514/A without special drivers
- Single Chip Solution: 160-Pin Plastic Flatpack
- Integrated MicroChannel and Industry Standard Architecture (PC Bus) Interfaces
- Autoconfigurable for 8-bit or 16-bit System Interface
- Demultiplexed bus interface resulting in lower chip count. Total of 9 chips required for a complete 8514/A implementation including memory:
  1. 82C480 Graphics Controller
  2. 74LS245 Bus Tranceiver
  3. RAMDAC
  4. LM339 Comparator
  5. 256Kx4 VRAMs (+4 for 256 colors)
  6. 82B484 Support Chip
  7. +1 EPROM (optional)
- Supports both 256K and 1M VRAMs

<table>
<thead>
<tr>
<th></th>
<th>16</th>
<th>32</th>
<th>4</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td>256K</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td></td>
</tr>
<tr>
<td>256K</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>1M</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>1M</td>
<td>x</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- Hardware Graphics Functions:
  - Bit Blt
  - Polygon Fill
  - Line Draw
  - Pattern Fill
  - Color Mixing
  - Scissoring
- External palette DAC support for up to 16 million colors (Autoconfigurable for 6-bit or 8-bit RAMDACs)
- Resolutions supported up to 2540x2048 (either interlaced or non-interlaced)
- Video rates supported up to 300 MHz (with ECL external logic)
- Low-Power CMOS process

82C480 System Block Diagram
82B484
VIDEO SUPPORT CHIP

- Allows an 8514/A-compatible display adaptor to be implemented with 9 chips (including memory):
  1. 82C480 Graphics Controller
  2. 82B484 Video Support Chip
  3. 74LS245 Bus Tranceiver
  4. RAMDAC
  5. LM339 Comparator
  6. 256Kx4 VRAMs (minimum)
  7.1 EPROM (optional)
- 80-pin Plastic Flat Package

Overview

Designed to work with the 82C480, the 82B484 Video Support Chip integrates all TTL components required for 8514/A-compatible display adaptors. With the 82B484, a minimum system 1024x768 non-interlaced 8514/A-compatible display adaptor can be implemented in 9 chips including VRAM memory. Included in the 82B484 is all clock selection circuitry, video shift registers, and VGA video pass through logic. The 82B484 CMOS circuitry allows 80 MHz clock frequencies supporting non-interlaced monitor resolutions up to 1024x768 and interlaced monitor resolutions up to 1280x1024.

82B484 Block Diagram
82C601
SINGLE CHIP PERIPHERAL CONTROLLER

- 100% Compatible with IBM PC XT/AT™
- Two 16450-Compatible UARTs
- One IBM PC XT/AT-Compatible Enhanced Parallel
- ADAPTER mode functions:
  - Game Port Decodes
  - Select Pins for Serial & Parallel ports
- MOTHERBOARD mode functions:
  - IDE Interface
  - Real-Time Clock Chip Select
  - General Purpose Chip Select

The 82C601 features two 16450-compatible UARTs, an enhanced parallel port, an IDE hard disk interface and chip selects (MOTHERBOARD mode) or select pins and Game port decodes (ADAPTER mode).

ADAPTER mode where the base addresses are determined by the select pins.

MOTHERBOARD mode where all the ports are relocatable, and power management that includes power down for each port, oscillator disable, and chip power down using the PWRGND pin.

The host interface is PC-compatible, i.e. D0-D7, A0-A9, IOR, IOW, AEN, INTR1, INTR2, INTR3, INTR4, and RESET, and can be connected directly to the bus. The system bus interface buffers (D0-D7, INTR1-4) are capable of sinking 24mA, the parallel port interface signals are capable of sinking 16mA.

Figure 1. 82C601 Block Diagram
## Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>$V_{CC}$</td>
<td>3.0</td>
<td>7.0</td>
<td>V</td>
</tr>
<tr>
<td>Supply Current</td>
<td>$I_{CC}$</td>
<td>tbd</td>
<td>tbd</td>
<td>mA</td>
</tr>
<tr>
<td>Input Voltage</td>
<td>$V_{I}$</td>
<td>-0.5</td>
<td>5.5</td>
<td>V</td>
</tr>
<tr>
<td>Operating Temperature</td>
<td>$T_{A}$</td>
<td>0</td>
<td>70</td>
<td>°C</td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>$T_{STG}$</td>
<td>-40</td>
<td>125</td>
<td>°C</td>
</tr>
</tbody>
</table>

## 82C601 DC Characteristics

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Test Condition</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{CC}$</td>
<td>PWRGD active, 1.8432MHz Osc. is on ISTBY</td>
<td>4.57</td>
<td>5.0</td>
<td>5.25</td>
<td>V</td>
</tr>
<tr>
<td>$I_{CC}$</td>
<td>Standby current without clocks, @ $V_{CC}$ MIN, PWRGD is inactive ISTBY</td>
<td>tbd</td>
<td>tbd</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>$I_{OL}$</td>
<td>$V_{OL \ MAX} = 0.4\ V$</td>
<td>2.0</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>$V_{OL \ MAX} = 0.4\ V$</td>
<td>8.0</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>$V_{OL \ MAX} = 0.4\ V$</td>
<td>16</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>$V_{OL \ MAX} = 0.5\ V$</td>
<td>24</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>$I_{OH}$</td>
<td>$V_{OH \ MIN} = 2.4\ V$</td>
<td>-0.2</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>$V_{OH \ MIN} = 2.4\ V$</td>
<td>-1.0</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>$V_{OH \ MIN} = 2.4\ V$</td>
<td>-8.0</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>$I_{IL}$</td>
<td>$V_{CC}$ MAX, $V_{IL}$ = 0.4V, all inputs</td>
<td></td>
<td>-20</td>
<td></td>
<td>μA</td>
</tr>
<tr>
<td>$I_{IH}$</td>
<td>$V_{CC}$ MAX, $V_{IH}$ = 2.7V, all inputs</td>
<td></td>
<td>-20</td>
<td></td>
<td>μA</td>
</tr>
<tr>
<td>$V_{IL}$</td>
<td>All inputs</td>
<td>0.8</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{IH}$</td>
<td>All inputs</td>
<td>2.0</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{OL}$</td>
<td>$I_{OL \ MAX}$, $V_{CC}$ MIN, $V_{IL}$ MAX, $V_{IH}$ = 2V</td>
<td>0.4</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{OH}$</td>
<td>$I_{OH \ MAX}$, $V_{CC}$ MIN, $V_{IL}$ = 0.5V, $V_{IH}$ = 2V</td>
<td>2.4</td>
<td></td>
<td></td>
<td>V</td>
</tr>
</tbody>
</table>

## Ordering Information

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Package Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>P82C601</td>
<td>84 PLCC</td>
</tr>
<tr>
<td>F82C601</td>
<td>80 PFP</td>
</tr>
</tbody>
</table>
The 82C607 Multifunction Controller incorporates a single channel UART, an analog floppy disk data separator, and the host interface logic compatible with IBM PS/2 model 50, 60, and 80 personal computers.

The UART is functionally compatible to NS16550 Asynchronous Communications Element. The data separator contains a self-calibrated analog phase locked loop (PLL), write precompensation circuit, and the logic interface to the industry standard 765A/765B/8272A floppy disk controller. It supports three standard data rates: 250K, 300K, and 500K bits per second, each selectable by software.

Together with 765A/765B/8272A, the 82C607 provides a very cost effective and high performance implementation for the serial port and the floppy disk sub-system for systems compatible to the PS/2 environment.

The 82C607 is implemented using advanced CMOS technology; available in 68 pin PLCC or 80 pin Flat Pack packages.
82C710 PC AT-COMPATIBLE MULTIFUNCTION FLOPPY CONTROLLER

- Low Power Advanced 1.5µ CMOS Technology, 100 QFP Package
- 16450- Compatible Serial Port
- Enhanced Bi-Directional Parallel Port with 16 mA Output Drive
- General Purpose Programmable Chip Select
- PS/2™-Compatible Type Mouse Port Logic With Driver Support
- IDE Interface For Embedded PC AT™ and PC XT™ Hard Disk Drives

- Integrated Floppy Subsystem
  - μPD72065B- Compatible Floppy Controller
  - Analog PLL with Transfer Rates Up To 1 Mbits
  - 48 mA Floppy Drive Interface Buffers
  - Programmable Precompensation Modes
- 100% IBM® PC XT/AT-Compatible Register Set
- 16 mA PC XT/AT-Compatible Host Interface Drive Capability
- Complete On-Board Power Management Features

---

Figure 1. 82C710 Block Diagram
The 82C710 is a single chip offering the complete I/O solution for the PC XT- & PC AT-compatible motherboard environments today. The 82C710 provides the functionality of a 16450-compatible UART, which when coupled with a 145406 and a 1488 results in the implementation of a complete PC XT/AT-compatible serial port. The parallel port is just like the one on the PC XT/AT-compatible and supports the PS/2-compatible bi-directional mode of operation. In addition it supports a drive capability of 16 mA, which alleviates the need for external buffers. A PS/2-Compatible mouse port is provided, along with the drivers necessary to support it in a PC XT/AT-compatible environment. The IDE interface logic needed on the host end to support embedded XT/AT-compatible hard disk drives is provided by the 82C710, thereby contributing to lower chip count on the motherboard. A complete floppy subsystem consisting of a $\mu$PD72065B floppy core, an analog data separator, capable of transfer rates up to 1 Mbits/s and the host interface registers, is on-board in the 82C710. The 82C710 provides complete power management, and software configurability, thus providing the most optimum solution of its kind in the market today.
82C780 MICRO CHANNEL-COMPATIBLE HARD DISK CONTROLLER

- Low Power advanced 1.5µ CMOS technology, 144 QFP package
- 5 volt single power supply
- On board Micro Channel™ Compatible Arbitration & Bus Acquisition logic
- On board Fixed Disk POS registers & programmable Card ID support
- Programmable burst length for DMA transfers
- Supports ST506 Fixed Disk register file for command & status
- Slave DMA controller supports up to 5 Mbytes/s microchannel bandwidth
- Capability to address up to 64K of local buffer memory (static RAMs)

- NRZ Disk Data rates up to 15 Mbits/s
- Provides 16-bit CRC and 32/48-bit ECC with hardware correction
- Programmable Disk Sequencer RAM (30 x 4) bytes
- Supports 8751 & 68HC11-compatible microcontrollers
- Provides support for microcontroller access of local buffer
- Supports 1:1 interleave
- 48 mA configurable I/O port for disk control signals

Figure 1. 82C780 Block Diagram
The 82C780 is a single chip hard disk controller for Micro Channel based IBM PS/2™-Compatible personal computers. It consists of three main blocks, viz. the microchannel interface block which controls the microchannel arbitration and bus acquisition, the data manager block which controls the transfer of data between the local buffer memory and the host or disk and the formatter block which controls the disk sequencing process as well as the interface to the local microprocessor. When used in conjunction with the 82C784, it facilitates the implementation of a low cost Fixed Disk Adapter for the PS/2-Micro Channel-Compatible environment. This solution optimizes board space, cost savings, while providing increased performance. The high level of integration requires only a microcontroller like 8751, microcode ROM and a pair of buffers in addition to realize the complete Fixed Disk Adapter. Also the flexibility of the 82C780 & 82C784, results in simultaneous handling of MFM, 2,7 RLL and even ESDI type of disk drives.
**82C781 HARD DISK MICRO CHANNEL INTERFACE CHIP**

- Low power advanced 1.5µ CMOS technology
- On-board Micro Channel™ Compatible Arbitration Logic
- On-board Bus Acquisition Logic
- On-board POS 102 and 103 register
- Provides CARD ID read controls
- Provides programmable address select capability through the POS 104 and 105 registers
- Provides optional, register-definable CARD ID in conjunction with the 82C782.
- Provides synchronous and asynchronous bus transfer cycle extension
- Programmable burst length capability
- Provides external read decodes for diagnostic registers
- 68-pin PLCC or 80-pin Flat Pack

**Functional Description:**

The 82C781 Hard Disk Micro Channel Compatible Interface Chip provides the interface between the Micro Channel bus and the hard disk controller or other DMA/IO slave-oriented peripherals.

When used in a hard disk mode, it works in conjunction with the 82C782 Hard Disk Data Manager Chip to facilitate bus acquisition and DMA transfers. It also decodes the bus addresses and status (M/IO, S0, S1) for I/O slave reads. When used in the general purpose mode, it will work in conjunction with other DMA or I/O slave peripherals (as long as the handshake requirements are met) to provide the Micro Channel interface functions.

Together with the 82C782, a disk formatter and a data separator/endec, the 82C781 provides a very cost-effective and high-performance implementation of the Fixed Disk Adapter for systems compatible to the PS/2 environment. On the other hand, the 82C781 provides the Micro Channel interface for other DMA/IO slave oriented peripheral adapters, thus allowing the designer to concentrate on the main task of adapter design.

**Figure 1. 82C781 Block Diagram**
82C782 HARD DISK DATA MANAGER

- Low power advanced 1.5µ CMOS technology
- PS/2™ Model 50/60-compatible
- On-board register file for command and status
- Slave DMA controller, max 2.5 MBytes/s to the host
- 8-/16-bit data pipeline to sustain high bus transfer rates
- On-board address generation for local buffer
- Provides address generation during local CPU buffer accesses, with optional auto-increment capabilities
- Addresses up to 64K of static RAM
- Supports both 8751 and 68HC11 microcontroller families
- Provides interrupt to the local CPU
- Supports Adaptec AIC-011 and compatible formatters
- Supports 1:1 interleave
- Supports ST506 type drives
- 84-pin PLCC package

Functional Description:

The 82C782 Hard Disk Data Manager Chip provides the DMA, buffer management and register file functions for the Fixed Disk Adapter in the PS/2-Micro Channel™ environment. The slave DMA controller is responsible for transfer of data between the disk and local buffer and also between the local buffer and the host. It ensures an interleaved data transfer between disk and host, and hence facilitates a 1:1 interleave capability. It operates at 10MHz and supports up to 64K of direct static RAM.

Figure 1. 82C782 Block Diagram
addressing capability. It also provides the PS/2-Compatible register file of Control, Status, Atention and Interupt Status register.

The 82C782 works in conjunction with the 82C781 and a local microcontroller to provide the data path functions between the disk and the host. This, combined with a disk formatter and a data separator/ender, results in a low-cost Fixed Disk Adapter implementation for systems compatible with the PS/2 environment.
82C784 MFM/RLL DATA SEPARATOR & ENDEC

- Low Power advanced 1.5\(\mu\) CMOS technology
- Onboard 5 Mbits/s MFM(1,3) encoder/decoder
- Onboard 7.5 Mbits/s RLL(2,7) encoder/decoder
- Synchronous start-up Phase-Locked Oscillator (PLO)
- MFM Write Precompensation with built in delay line
- De-glitched Read/Reference Clock output

The 82C784 provides the Data Separation function and a user selectable MFM or 2,7RLL encode/decode function, for the Disk Data Path. When used in conjunction with the

- Onboard Address Mark Detection circuitry
- Provides NRZ interface to the disk controller chip
- Dedicated Analog Vcc/Gnd for better noise immunity
- Onboard 48 mA drivers/receivers for disk data lines
- Single +5V operation (Digital & Analog)
- 44 pin PLCC package

82C780, it results in the implementation of a low cost Fixed Disk Adapter for the PS/2™ Micro Channel™ Compatible environment and greatly reduces board space, while enhancing the performance.

![82C784 Block Diagram](image)

Figure 1. 82C784 Block Diagram
The 82C784 boasts of a high level of integration by supporting both the MFM & RLL encode/decode schemes, along with the synchronous start-up Phase Locked Oscillator and the differential driver/receiver pairs for the disk data path signals. The advanced architecture also results in the use of a minimum number of passive components.
OC8233PEAK/386™ AT-Compatible BIOS

- Fully compatible with the IBM AT™ BIOS
- Optimized for performance with the CS8233 PEAK/386 CHIPSet™
- Includes Keyboard Controller BIOS
- Supports CPU speeds up to 40 MHz
- SETUP embedded in BIOS
- Built-in support for CHIPS Multifunction Controllers

Overview

The OC8233 PEAK/386 Basic Input/Output System (BIOS) is an enhanced, high performance product that is used with the CS8233 PEAK/386 CHIPSet to provide an integrated hardware and software solution. The BIOS is fully compatible with the IBM AT BIOS. It provides all of the standard features, including support for:

- 80386 processor and 80387 math coprocessor operating at clock speeds from 20 MHz to 40 MHz
- 84, 101, or 102 key keyboards
- High and low capacity 5.25-inch or 3.5-inch diskette drives
- Monochrome and CGA video adapters
- Power-on self test diagnostics

BIOS Extensions

The BIOS utilizes the extended capabilities of the CS8233 CHIPSet to provide the user with enhanced functionality and better performance. The BIOS is also designed to be customized by the OEM and to be easily used in the development/debug process. The additional functions include support for:

- 32 bit memory operations
- 82C206 Integrated Peripheral Controller
- 82C601, 82C604, and 82C605 Multifunction Controllers
- Developed using Clean-Room Methodology
- Easy customization of key BIOS parameters
- Built-In Development/Debug Support
- Total Hardware/Software Support

- Setup and usage of cache options
- Embedded SETUP program for machine configuration
- Moving BIOS to shadow RAM to improve performance
- Dynamic memory sizing

Complete BIOS Solution

The OC8233 BIOS is available in two forms to best meet the needs of the OEM. The SK8233 BIOS Software Kit provides a production-ready master copy of the system BIOS, a keyboard controller BIOS, and utility programs to customize the BIOS and support the development/debug process.

The SC8233 BIOS Source Kit provides the source code and documentation for the system and Keyboard Controller BIOS, as well as all support utilities.

All CHIPS BIOS products are designed to be customized to meet OEM requirements. A BIOS modification utility program is provided in both the software and source kit. It allows many common modifications of BIOS and CHIPSet configuration parameters, including the fixed disk table, the default CMOS values, and the sign-on message. This provides a method for an OEM to customize the BIOS without requiring access to the source code.

The consistent, modular structure of CHIPS' BIOS products allows creation of additional modules to support custom applications. Once a module is developed, it can be in-
Integrated into the BIOS with minimal effort. CHIPS also provides in-house customization services.

CHIPS system BIOS products are designed with built-in support to aid in the development/debug process. The BIOS is designed to allow the CHIPSet registers to be loaded from saved information during power-up. The registers and their values that will be loaded can be controlled by a program that is included in the software kit.

Clean Room Methodology

The BIOS was developed using a clean-room methodology that helps ensure CHIPS BIOS products do not infringe on any applicable copyrights. The methodology used is well documented and is available for review upon request.

Total Hardware/Software Support

CHIPS offers complete hardware and software support for customers using the CS8233 CHIPSet with the BIOS. The CHIPSet together with the BIOS have been extensively tested for quality, reliability and compatibility. CHIPS has an in-house compatibility test department that tests all CHIPS BIOS products using industry standard software and hardware. CHIPS has a technical support staff available to assist in resolving any hardware or software problems that may arise.

Ordering Information

<table>
<thead>
<tr>
<th>Order Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>OC8233</td>
<td>PEAK/386 BIOS (Label)</td>
</tr>
<tr>
<td>CB8233</td>
<td>CS8233 PEAK/386 CHIPSet with OC8233 BIOS (Label)</td>
</tr>
<tr>
<td>SK8233</td>
<td>PEAK/386 BIOS Software Kit</td>
</tr>
<tr>
<td>SC8233</td>
<td>PEAK/386 BIOS Source Code Kit</td>
</tr>
</tbody>
</table>

CHIPS BIOS products are licensed on a per copy royalty basis. A CHIPS BIOS Object Code or Source Code license must be signed and returned before ordering a CHIPS BIOS product. A software kit or source kit can then be ordered to obtain a master copy of the BIOS. For each BIOS ordered, the OEM receives an EPROM label and is entitled to make one copy of the BIOS from the master.

To obtain further information contact your local Chips and Technologies, Inc. sales representative.
LAPTOP CHIPSet SOLUTIONS
CS8223/CS8283 LeAPset™ LAPTOP SUPPORT CIRCUITS

- Part of a complete laptop solution from Chips and Technologies
- Optimized power conservation
  - Sleep mode for short intervals of power reduction
  - Stand-by mode for maximum power savings
  - Support for slow refresh DRAMs
  - Software selectable operating frequency
  - Auto-power off for display backlight
  - Power-on at user request, after a programmable interval or in response to a modem ring
- 100% PC/AT™-compatible
- Supports both the '286/C286 and the '386SX
- Multiple speeds: 12, 16 and 20MHz
- Optimizations for OS/2™

The LeAPset package of integrated circuits is the first complete solution for full-function battery-powered portable computers. All of the CPU and AT bus control functions, memory control logic, VGA graphics, peripheral support and special laptop features are integrated into 6 CMOS flat-pack devices.

LeAPset CS8223 supports the 80286 and the 802C286 while LeAPset-sx CS8283 supports the 80386SX. Both work together with the 82C601 Multifunction Controller, the 82C455 Flat Panel/CRT VGA Controller and the 82C456 Advanced Flat Panel/CRT Controller. Using the LeAPset solution, a complete laptop motherboard requires a total of only 29 ICs plus memory.

Four chips are included in the LeAPset system controller circuits: the 82C242 data/address buffers and bus conversion logic, the 82C636 Power Control Unit (PCU) and the 82C206 Integrated Peripheral Controller (IPC) and the appropriate CPU/bus/memory controller. The 82C241 is the CPU controller used with the '286 and contained in the CS8223. The 82C841 is the CPU controller used with the '386SX and contained in the CS8283.

Power Saving Features

Both CHIPSets support features tailored for laptops, such as power conservation features to increase battery life. Such features include sleep mode, stand-by mode and automatic shut-off for power-hungry devices.

In sleep mode, clocks to static devices (such as the 'C286) are shut off. Clock to dynamic devices (such as the '386SX) are reduced to the 1/2, 1/4 or 1/8 of normal operating frequency.

In stand-by mode, all devices except DRAM and memory controller chips are powered off; DRAM chips are refreshed. The state of the machine, including the display buffer, can be saved in battery-backed slow refresh DRAMs. After the user strikes the power switch, a
Figure 1. CS8223/CS8283 Block Diagram
programmed interval or the telephone lines to the modem ring, power is turned back on, state is restored and the application can be resumed where it was left off.

Power-hungry subsystems such as the display backlight can be automatically shut off. For example, if the user does not strike a key within a programmed interval, the LeAPset PCU will automatically turn off power to the backlight. If the power has been shut off, power is restored as soon as the user strikes any key.

**Board Space**

When using the LeAPset system, the designer can take advantage of several features to help reduce space on the main system board. For example, both system and VGA BIOS can be squeezed into a single 128 kilobyte EPROM. In addition there are several programmable decoders that can be used to replace external SSI for decoding addresses to subsystems on the motherboard. All LeAPset circuits are packaged in space-saving surface mount flat packs.

**Performance Features**

The LeAPset circuits are backward-compatible with the NEAT CHIPSet CS8221; all LeAPset internal registers are a superset of NEAT registers. As a result, all of the performance features that have been designed into the NEAT CHIPSet are available for laptops. These features include optimization for OS/2, 2-way and 4-way page interleaving, shadow RAM and software-selectable command delays, wait states and memory organizations, and 4 on-chip EMS page registers.

**Complete Solutions**

Because optimum designs must take into account system-wide issues, CHIPS offers complementary integrated circuits and services. The 82C455 VGA Flat Panel/CRT Controller and the 82C456 Advanced VGA Flat Panel/CRT Controller drive LCD, gas plasma, electroluminescent displays as well as CRTs. Both provide 100% compatibility with IBM VGA along with intelligent color to gray scale conversion and power save modes. The 82C601 Single Chip Peripheral Controller is also 100% IBM compatible and contains 2 UARTs, one bi-directional parallel port and an IDE hard disk interface. In addition, CHIPS offers ready-made BIOS as well as software and hardware design services.
82C100
IBM™ PS/2 Model 30 and Super XT™ Compatible Chip

- 100% PC/XT compatible
- Build IBM PS/2™ Model 30 with XT software compatibility
- Bus Interface compatible with 8086, 80C86, V30, 8088, 80C88, V20
- Includes all PC/XT functional units compatible with:
  8284, 8288, 8237, 8259, 8254, 8255, DRAM control, SRAM control, Keyboard control, Parity Generation and Configuration registers

The 82C100 is a single chip implementation of most of the system logic necessary to implement a super XT compatible system with PS/2 Model 30 functionality using either an 8086 or 8088 microprocessor. The 82C100 can be used with either 8 or 16-bit microprocessors. The 82C100 includes features which will enable the PC manufacturer to design a super PS/2 Model 30/XT compatible system with the highest performance at 10 MHz zero wait state system with an 8086, the highest functionality with dual clock and 2.5 MB DRAM (with integrated Extended Memory System control logic), the lowest power implementation by utilizing the on-chip power management features and the highest integration with the lowest component count SMT design.

The 82C100 can be combined with CHIPS' 82C601 Multifunction Controller and 82C451 VGA Graphics Controller to provide a high performance, high integration PS/2 Model 30 type system.
The 82C100 supports most of the peripheral functions on the PS/2 Model 30 planar board: 8284 compatible clock generator with the option of 2 independent oscillators, 8288 compatible bus controller, 8237 compatible DMA controller, 8259 compatible interrupt controller, 8254 compatible timer/counter, 8255 compatible peripheral I/O port, XT Keyboard interface, Parity Generation and Checking for DRAM memory and memory controller for DRAM and SRAM memory sub-systems.

The 82C100 enables the user to add PS/2 Model 30 superset functionality on the planar board: dual clock with synchronized switching between the two clocks, built-in Lotus-Intel-Microsoft™ (LIM) EMS support for up to 2.5 Megabytes of DRAM and power management features for SLEEP mode as well as SUSPEND/RESUME operations. The SLEEP and SUSPEND/RESUME features help in preserving the battery life in laptop portable applications.

The 82C100 supports a very flexible memory architecture. For systems with DRAMs, the DRAM controller supports 64K, 256K and 1M DRAMs. These DRAMs can be organized in four banks of up to a maximum of 2.5 MB on the planar board. The 2.5 MB memory can be implemented with 2 banks of 1M × 1 DRAMs, partitioned locally as 640KB of real memory and 1.875MB of EMS memory. For systems which require low operating power and minimum standby power dissipation, the chips provide the decode logic which in conjunction with external decoders allows selection of up to 640KB of static RAM. This option is useful in laptop portable applications.

The 82C100 is packaged in a 100-pin plastic flatpack.
82C230
High Performance Model 30 Compatible CHIPSet™

- 100% IBM Model 30 (8086) Compatible, but uses the 80286 CPU for increased performance.
- Single chip includes:
  - CPU Support Logic
  - Memory Controller w/ EMS
  - Keyboard and Mouse Ports
  - Bus Interface/Conversion Logic
  - 8237, 8254, 8255, 8259 Equivalents
  - Numeric Processor Interface
  - Peripheral Chip Selects
- Supports up to 8 Megabytes of Memory with EMS and Shadow RAM capabilities.
- Supports CPU speeds of 8, 10, 12.5, 16 and 20 MHz
- Supports 8 or 16 bit 82C451 VGA interfaces.
- Supports 82C601 Multi-Function Peripheral Chip.
- Has flexible bus timing to solve adapter compatibility problems.
- Supports either 8 or 16 bit ROMs for space and cost savings.
- High level of integration allows a Model 30 footprint without the need to surface mount all components.
- Single chip implementation in 144 Pin Flat Pack.

MODEL 30 SYSTEM BLOCK DIAGRAM
The 82C230 is a single chip that contains most of the core logic required to support the system logic functions required to build a 100% IBM Model 30 (8086) Compatible computer, but based on the higher performance 80286 processor. This allows the OEM to offer a compatible solution for the low end of the marketplace that out-performs the offerings from IBM or compatibles based on the 8086 CPU.

The 82C230 contains CPU control logic including clocks, a DRAM controller that supports up to 8 megabytes of memory with EMS and Shadow RAM capabilities, 8259, 8237, 8254 and 8255 equivalents, refresh controller, expansion bus interface, keyboard and mouse interfaces, numeric processor interface, and peripheral chip selects for floppy and hard disks, real-time-clock, video, serial and parallel ports.

The 82C230 can be combined with the 82C601 multi-function peripheral chip and the 82C451 VGA chip to build a complete Model 30 compatible motherboard that offers superior performance with much higher integration. The 82C230 can support the 82C451 on the 8-bit system bus, or on the 16 bit local bus for higher performance.

The 82C230 DRAM controller can support zero wait state designs at CPU speeds of 12.5 MHz using 80 ns DRAM, or 16 MHz with 60 ns DRAM. Wait states can be inserted so that lower speed DRAMs may be used with high speed processors.

The 82C230 memory controller supports up to 8 megabytes of DRAM. The CPU can access this memory directly or through an EMS 4.0 compatible register set. BIOS ROM support is provided for both 8 and 16 bit wide data paths. Since Shadow RAM is also supported, an OEM can choose to save board space and costs by using a single 8 bit ROM and copying it to shadow RAM for fast execution.

For today's low-end machines, which must have performance levels greater than yesterday's high-end machines, the 82C230 is the clear choice.
82C455 VGA FLAT PANEL/CRT CONTROLLER DATA SHEET

- VGA-Compatible flat panel controller optimized for laptop computer applications.
- Supports CRT, LCD, Plasma and Electro-Luminescent displays of varying resolutions.
- Single chip implementation tightly couples to the CHIPS/250 and CHIPS/280 and interfaces with 8 and 16 bit PC bus and MCA (an interface compatible with the MicroChannel™).

The 82C455 Graphics Controller provides a complete solution for implementing a Video Graphics Array-compatible controller. The 82C455 is supplied in a 144-pin PFP package. It can be used in 8 and 16-bit PC bus and in 16-bit MCA bus environments.

Display Types Supported
CGA, EGA, MDA, Multifrequency, IBM PS/2™ and other monitors can be used. The choice of flat panel displays includes EL, plasma, as well as single panel/single drive, dual panel/single drive and dual panel/double drive LCDs. Both gray scale and monochrome panels are supported; a proprietary frame rate control algorithm provides gray scale capability on monochrome panels.

CHIPS/250 and CHIPS/280 Interface
The 82C455 interfaces directly to the CHIPS/250 and CHIPS/280, providing a simple, cost-effective solution for PS/2 compatible systems. When used with one of these CHIPSets®, the 82C455 can execute FAST memory cycles at a speed greater than that normally available on the MCA bus.

Backward Compatibility
The 82C455 is compatible with IBM’s EGA, CGA and MDA, in addition to offering a Hercules monochrome-graphics-compatible mode. On-chip compensation registers permit software designed for low resolution displays to utilize the entire screen area on a flat panel with higher resolution.

Hardware Support for Context Switching
Multitasking and windowing environments can be implemented easily since all internal registers of the 82C455 can be read and written.
82C455 Functional Description

The 82C455 offers a complete solution for implementing a VGA/MCGA/EGA/CGA/MDA/Hercules-compatible display system. By integrating all necessary logic the device ensures that total chip count for a VGA-compatible solution can be as low as 14 chips (includes 82C455, display memory, buffers and drivers).

Any one of a variety of CRT monitors or flat panel displays can be driven. Internal compensation registers ensure that industry-standard software designed for different displays can be executed on the single flat panel used in an implementation. Mode initialization is supported at the BIOS and register levels, ensuring compatibility with all application software. The 256 Kbytes of display memory size is comprised of 8 64K*4 DRAMs. Display memory refresh is controlled by the 82C455; it is transparent to the CPU.

For support of multitasking environments and context switching, the entire state of the 82C455 (internal registers and latches) is readable and writable. This feature is 100% compatible to IBM's VGA.

The 82C455 directly interfaces to 8-bit PC and PC/XT, 16-bit PC/AT and 8 or 16-bit MCA buses. All operations necessary to ensure proper operation in these various environments are handled in a fashion transparent to the CPU. These include internal decoding of all memory and I/O addresses, bus width translations and generation of the necessary control signals.

The 82C455 contains 16 color palette registers. It also interfaces directly to an external Inmos G171 (or compatible) color palette and D/A converter. Like the VGA, it is capable of display resolutions of 640*480 with 16 on-screen colors (internal palette) and 320*200 with 256 on-screen colors from an external palette of 256 thousand (or 16 million) colors. The 82C455 can also be programmed for higher resolutions up to 800*600 in 16 colors.

The 82C455 integrates four different modules as follows:

Graphics Controller

The Graphics Controller interfaces the 8 or 16-bit CPU data bus to the 32-bit data bus used by the four planes (Maps) of display memory. It also latches and supplies to the Attribute Controller display memory data for use in refreshing the screen image. For text modes this data is supplied in parallel form (character generator data and an attribute code); for graphics modes it is converted to serial form (one bit from each of four bytes form a single pixel). The Graphics Controller also performs any one of several types of logical operations on data while reading it from or writing it to display memory or the CPU data bus.

Sequencer

The Sequencer generates all CPU and display memory timing signals. It controls CPU access of display memory by inserting cycles dedicated to CPU access and contains mask registers which can prevent writes of individual display memory planes.

Attribute Controller

The Attribute Controller generates the 4-bit-wide video data stream used to refresh the display. This is created in text modes from a font pattern and an attribute code which pass through a parallel to serial conversion. In graphics modes, the display memory contains the 4-bit pixel data. In text and graphic modes the 4-bit pixel data acts as an index into a set of internal palette registers which generate a 6-bit stream. Two additional bits of color data are added if 256-color mode is enabled. Text blink, underline and cursor are also the responsibility of the Attribute Controller.

CRT Controller

The CRT Controller generates all the sync and timing signals for the display and also generates the multiplexed row and column addresses used for both display refresh and CPU access of display memory.
82C605/82C606
CHIPSpak/CHIPSport MULTIFUNCTION CONTROLLERS

- 100% Compatible to IBM™ PC, XT and AT
- Fully compatible to the NS16450 Asynchronous Communications Element, and the Motorola™ 146818A Real Time Clock (82C606 only)
- Provides a parallel interface which can be configured for use with either a printer or a scanner
- Provides two UART channels which can be powered from external sources
- Support for a game port
- Provides a Real Time Clock with 100 year calendar (82C606 only)
- CMOS Configuration RAM with Battery Backup support permits software selection of internal register base addresses (82C606 only)
- 114 bytes of CMOS RAM
- Single chip 68-pin CMOS implementation

The 82C606 CHIPSpak Multifunction Controller incorporates two UARTs, one parallel port, one game port decoder and one Real Time Clock. The UARTs are fully compatible to the NS16450 and the Real Time Clock is fully compatible with the Motorola 146818A. The 82C606 thus offers a single chip implementation of the most commonly used IBM PC, XT or AT peripherals. While offering complete compatibility with the IBM architecture, the chip offers enhanced features. These include support for power derived from three sources (main, auxiliary and standby), an additional 64 bytes of user RAM for the Real Time Clock and a software configuration scheme which permits development of a system configuration program.

The CHIPSpak Multifunction Controller can be used on the system board to provide serial and parallel ports or on a multifunction card to create a low cost, high density peripheral for use with general purpose microcomputer systems.

The 82C605 CHIPSport is a functional sub-set of 82C606 CHIPSpak. The two products are identical, with the exception of the Real Time Clock. The 82C605 does not integrate the Real Time Clock.

![Figure 1. 82C605/606 CHIPSpak/CHIPSport Multifunction Controller Block Diagram](image-url)
OC8223
LEAPSet™/LEAPSetsx™ AT-Compatible BIOS

- Fully compatible with the IBM AT™ BIOS
- Optimized for the CS8223 LEAPSet and CS8283 LEAPSetsx
- Suspend/Resume Mode
- Sleep Mode and Smart Sleep Mode
- Clock Speed Selection
- Automatic Screen Blanking
- Pop-Up Laptop Set-Up Window and Embedded System Set-Up

Overview

The OC8223 LEAPSet/LEAPSetsx BIOS is an enhanced, high performance BIOS that is used with the CS8223 LEAPSet or CS8283 LEAPSetsx to provide an integrated hardware and software solution for Laptop computers. The BIOS is fully compatible with the IBM AT BIOS, is optimized to utilize the extended capabilities of LEAPSet and LEAPSetsx and provides several extended features, including Smart Sleep Mode. The BIOS is also designed to be easily customized by the OEM and to be easily used in the development/debug process.

BIOS Extensions

The Laptop features of LEAPSet and LEAPSetsx supported by the BIOS include Suspend/Resume Mode, Sleep Mode, clock speed selection and automatic screen blanking. A pop-up window and hot-keys are provided for the user to set-up, enter and exit these modes.

Suspend/Resume Mode places the system in an ultra low power mode of operation that appears as if the system is turned off. Suspend is entered by turning power off, pressing a hot-key or by calling a BIOS function from an application. Resume to normal operation is performed by turning the power switch on.

Sleep Mode puts the system in a low power mode of operation that appears as if the system is operating normally. Sleep Mode is entered automatically whenever the BIOS is idle, such as waiting for a key to be pressed, or when selected by the user. The system will wake up when the BIOS is no longer idle or when the user presses a key.

The screen is automatically blanked and shut off to conserve power after a user-specified time of keyboard inactivity. The time is specified by the user in the pop-up window.

The BIOS supports Smart Sleep Mode to allow a Laptop computer to operate with an even longer battery life. Smart Sleep Mode automatically detects when an application is idle and puts the system to sleep until the application is no longer idle.

The extended AT-Compatible features contained in the OC8223 BIOS include an embedded set-up, dynamic memory sizing, shadow RAM support, EMS register initialization and support for other CHIPS multifunction controllers. The set-up capability allows the system configuration to be set up without the need for an external set-up program. Dynamic memory sizing automatically initializes the system for the type and amount of memory used. The Shadow RAM support feature moves the BIOS into RAM at the same location as the BIOS ROM to improve BIOS operation speed. The CHIPS multifunction controllers supported by the BIOS include the 82C601, 82C605 and 82C710.
Complete BIOS Solution

The SK8223 BIOS Software Kit provides a production-ready master copy of the OC8223 BIOS, a production-ready master copy of the AT keyboard controller BIOS, and utility programs to customize the BIOS and to support the development/debug process. The SC8223 BIOS Source Kit provides the source code for the BIOS and keyboard controller BIOS and all of the contents of the SK8223.

All CHIPS BIOS products are designed to be customized to meet OEM requirements. A BIOS modification utility program allows modifications of BIOS and CHIPSet™ configuration parameters, including the fixed disk table, the default Laptop and system set-up values, and the sign-on message. This provides a method for an OEM to customize the BIOS without requiring access to the source code.

The consistent, modular structure of CHIPS' BIOS products allows creation of additional modules by a source code OEM to support custom applications. Once a module is developed, it can be integrated into the BIOS with minimal effort. CHIPS also provides in-house customization services.

CHIPS system BIOS products are designed with built-in support to aid the development/debug process. The BIOS is designed to allow the CHIPSet registers to be loaded from battery backed-up memory on power-up. A utility program is provided to edit which registers are to be loaded and the values that are to be loaded.

The BIOS was developed using a clean-room methodology that helps ensure CHIPS BIOS products do not infringe on any applicable copyrights. The methodology used is well documented and is available for review.

Total Hardware/Software Support

CHIPS offers complete hardware and software support for customers using the CS8223 LEAPSet or CS8283 LEAPSetsx with the OC8223 BIOS. The CHIPSet together with the BIOS have been extensively tested for quality, reliability and compatibility. CHIPS has an in-house compatibility test department that tests all CHIPS BIOS products using industry standard software and hardware. CHIPS has a technical support staff available to assist in resolving any hardware or software problems that may arise.

Ordering Information

<table>
<thead>
<tr>
<th>OC8223</th>
<th>LEAPSet/LEAPSetsx BIOS (Label)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CB8223</td>
<td>CS8223 LEAPSet with OC8223 BIOS (Label)</td>
</tr>
<tr>
<td>CB8283</td>
<td>CS8283 LEAPSetsx with OC8223 BIOS (Label)</td>
</tr>
<tr>
<td>SK8223</td>
<td>LEAPSet/LEAPSetsx BIOS Software Kit</td>
</tr>
<tr>
<td>SC8223</td>
<td>LEAPSet/LEAPSetsx BIOS Source Code Kit</td>
</tr>
</tbody>
</table>

CHIPS BIOS products are licensed on a per copy royalty basis. A CHIPS BIOS Object Code or Source Code license must be signed and returned before ordering a CHIPS BIOS product. A software kit or source kit can then be ordered to obtain a master copy of the BIOS. For each BIOS ordered, the OEM receives an EPROM label and is entitled to make one copy of the BIOS from the master.

To obtain further information contact Chips and Technologies, Inc. or your local sales representative.
CHIPS Regional Sales Offices

UNITED STATES
California, Irvine
Chips & Technologies, Inc.
714-852-8721
California, San Jose
Chips & Technologies, Inc.
408-437-8877
Georgia, Norcross
Chips & Technologies, Inc.
404-662-5098

Illinois, Itasca
Chips & Technologies, Inc.
312-250-0075
Massachusetts, Burlington
Chips & Technologies, Inc.
617-273-3500
Pennsylvania, Blue Bell
Chips & Technologies, Inc.
215-540-2214
Texas, Dallas
Chips & Technologies, Inc.
214-702-9856

INTERNATIONAL
Germany, Munich
Chips & Technologies, Inc.
4989-463-074
Korea, Seoul
Chips & Technologies, Inc.
82-2-558-5559
Taiwan, R.O.C.
Taipei
Chips & Technologies, Inc.
8862-717-5595